<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">X86ISelLowering.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="X86ISelLowering_8h_source.html">X86ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86ShuffleDecode_8h_source.html">MCTargetDesc/X86ShuffleDecode.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86_8h_source.html">X86.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86CallingConv_8h_source.html">X86CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86FrameLowering_8h_source.html">X86FrameLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86InstrBuilder_8h_source.html">X86InstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86IntrinsicsInfo_8h_source.html">X86IntrinsicsInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86MachineFunctionInfo_8h_source.html">X86MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetMachine_8h_source.html">X86TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetObjectFile_8h_source.html">X86TargetObjectFile.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallBitVector_8h_source.html">llvm/ADT/SmallBitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringExtras_8h_source.html">llvm/ADT/StringExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringSwitch_8h_source.html">llvm/ADT/StringSwitch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BlockFrequencyInfo_8h_source.html">llvm/Analysis/BlockFrequencyInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="EHPersonalities_8h_source.html">llvm/Analysis/EHPersonalities.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ProfileSummaryInfo_8h_source.html">llvm/Analysis/ProfileSummaryInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicLowering_8h_source.html">llvm/CodeGen/IntrinsicLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="WinEHFuncInfo_8h_source.html">llvm/CodeGen/WinEHFuncInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalAlias_8h_source.html">llvm/IR/GlobalAlias.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalVariable_8h_source.html">llvm/IR/GlobalVariable.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCSymbol_8h_source.html">llvm/MC/MCSymbol.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;numeric&gt;</code><br />
</div>
<p><a href="X86ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1X86" id="r_namespacellvm_1_1X86"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html">llvm::X86</a></td></tr>
<tr class="memdesc:namespacellvm_1_1X86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define some predicates that are used for node matching. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a290aaab2d34a6ea303fab92c815e14" id="r_a0a290aaab2d34a6ea303fab92c815e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a290aaab2d34a6ea303fab92c815e14">NODE_NAME_CASE</a>(<a class="el" href="AVRISelLowering_8cpp.html#a2e1214d6023fa12e254e244835f2ba99">NODE</a>)&#160;&#160;&#160;case X86ISD::NODE: return &quot;X86ISD::&quot; #<a class="el" href="AVRISelLowering_8cpp.html#a2e1214d6023fa12e254e244835f2ba99">NODE</a>;</td></tr>
<tr class="separator:a0a290aaab2d34a6ea303fab92c815e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ad8ee7ebd5a8f3424157ea93a93eabc36" id="r_ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> { <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36a694261730e898274cf0072b2d6adf2b5">NotStructReturn</a>
, <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36adcccb398003cc5f2eae5b3a446aa1758">RegStructReturn</a>
, <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36af77969de70717a8fc2b79ed87e0cd529">StackStructReturn</a>
 }</td></tr>
<tr class="memdesc:ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">CallIsStructReturn - Determines whether a call uses struct return semantics.  <a href="#ad8ee7ebd5a8f3424157ea93a93eabc36">More...</a><br /></td></tr>
<tr class="separator:ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06788932cd1a15c825f8a90f2285034" id="r_ac06788932cd1a15c825f8a90f2285034"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> { <a class="el" href="#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>
, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>
, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>
, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>
 }</td></tr>
<tr class="memdesc:ac06788932cd1a15c825f8a90f2285034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Different mul shrinking modes.  <a href="#ac06788932cd1a15c825f8a90f2285034">More...</a><br /></td></tr>
<tr class="separator:ac06788932cd1a15c825f8a90f2285034"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b" id="r_a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">NumTailCalls</a>, &quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tail</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">calls&quot;</a>)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df9cc3269d03373740e69dcb005d729" id="r_a9df9cc3269d03373740e69dcb005d729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9df9cc3269d03373740e69dcb005d729">errorUnsupported</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *Msg)</td></tr>
<tr class="memdesc:a9df9cc3269d03373740e69dcb005d729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when the user attempts to do something unsupported, like returning a double without SSE2 enabled on x86_64.  <br /></td></tr>
<tr class="separator:a9df9cc3269d03373740e69dcb005d729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bee4eedbbc7bcd5f3b37572c9bf2a67" id="r_a6bee4eedbbc7bcd5f3b37572c9bf2a67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6bee4eedbbc7bcd5f3b37572c9bf2a67">handleMaskRegisterForCallingConv</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumElts</a>, <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a6bee4eedbbc7bcd5f3b37572c9bf2a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c9c6945a82cfdf0cd02fe49f3a4107" id="r_a79c9c6945a82cfdf0cd02fe49f3a4107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79c9c6945a82cfdf0cd02fe49f3a4107">getMaxByValAlign</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="structllvm_1_1Align.html">Align</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MaxAlign</a>)</td></tr>
<tr class="memdesc:a79c9c6945a82cfdf0cd02fe49f3a4107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for getByValTypeAlignment to determine the desired ByVal argument alignment.  <br /></td></tr>
<tr class="separator:a79c9c6945a82cfdf0cd02fe49f3a4107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf395b1362beab9f5199bd2094f3d19c" id="r_aaf395b1362beab9f5199bd2094f3d19c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf395b1362beab9f5199bd2094f3d19c">hasStackGuardSlotTLS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple)</td></tr>
<tr class="separator:aaf395b1362beab9f5199bd2094f3d19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79386cf093def5a3d20ae9b066c8b037" id="r_a79386cf093def5a3d20ae9b066c8b037"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79386cf093def5a3d20ae9b066c8b037">SegmentOffset</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;IRB, <a class="el" href="classunsigned.html">unsigned</a> Offset, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>)</td></tr>
<tr class="separator:a79386cf093def5a3d20ae9b066c8b037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb03836327f532e092a6308a11f502b2" id="r_adb03836327f532e092a6308a11f502b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb03836327f532e092a6308a11f502b2">lowerMasksToReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValArg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValLoc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dl</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adb03836327f532e092a6308a11f502b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowers masks values (v*i1) to the local register values.  <br /></td></tr>
<tr class="separator:adb03836327f532e092a6308a11f502b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb56579f633f729aed5a0604f5d2aad6" id="r_afb56579f633f729aed5a0604f5d2aad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb56579f633f729aed5a0604f5d2aad6">Passv64i1ArgInRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dl</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RegsToPass</a>, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">VA</a>, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NextVA</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:afb56579f633f729aed5a0604f5d2aad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Breaks v64i1 value into two registers and adds the new node to the DAG.  <br /></td></tr>
<tr class="separator:afb56579f633f729aed5a0604f5d2aad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56b6b241a7da328f8016e1d6316bf16" id="r_aa56b6b241a7da328f8016e1d6316bf16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa56b6b241a7da328f8016e1d6316bf16">getv64i1Argument</a> (<a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">VA</a>, <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NextVA</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Root, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dl</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">InFlag</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>)</td></tr>
<tr class="memdesc:aa56b6b241a7da328f8016e1d6316bf16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads two 32 bit registers and creates a 64 bit mask value.  <br /></td></tr>
<tr class="separator:aa56b6b241a7da328f8016e1d6316bf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67936b5bf3f18e3143d26c72f2e2547" id="r_ad67936b5bf3f18e3143d26c72f2e2547"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad67936b5bf3f18e3143d26c72f2e2547">lowerRegToMasks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValArg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ValVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValLoc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dl</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad67936b5bf3f18e3143d26c72f2e2547"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function will lower a register of various sizes (8/16/32/64) to a mask value of the expected size (v8i1/v16i1/v32i1/v64i1)  <br /></td></tr>
<tr class="separator:ad67936b5bf3f18e3143d26c72f2e2547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a356fd0cfb8f472ba8fc4e27e497cd653" id="r_a356fd0cfb8f472ba8fc4e27e497cd653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a356fd0cfb8f472ba8fc4e27e497cd653">callIsStructReturn</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; Outs, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsMCU</a>)</td></tr>
<tr class="separator:a356fd0cfb8f472ba8fc4e27e497cd653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4807a7887fbdadeeddb3d97d8ad7343" id="r_ad4807a7887fbdadeeddb3d97d8ad7343"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4807a7887fbdadeeddb3d97d8ad7343">argsAreStructReturn</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; Ins, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsMCU</a>)</td></tr>
<tr class="memdesc:ad4807a7887fbdadeeddb3d97d8ad7343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines whether a function uses struct return semantics.  <br /></td></tr>
<tr class="separator:ad4807a7887fbdadeeddb3d97d8ad7343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9ebb68837f38cc7f83ab4fb11b3267" id="r_a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c9ebb68837f38cc7f83ab4fb11b3267">CreateCopyOfByValArgument</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make a copy of an aggregate at address specified by "Src" to address "Dst" with size and alignment information specified by the specific parameter attribute.  <br /></td></tr>
<tr class="separator:a8c9ebb68837f38cc7f83ab4fb11b3267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea" id="r_a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <br /></td></tr>
<tr class="separator:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504" id="r_ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bae7076c284f85288d5edb636823176" id="r_a6bae7076c284f85288d5edb636823176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6bae7076c284f85288d5edb636823176">shouldGuaranteeTCO</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a class="el" href="classbool.html">bool</a> GuaranteedTailCallOpt)</td></tr>
<tr class="memdesc:a6bae7076c284f85288d5edb636823176"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the function is being made into a tailcall target by changing its ABI.  <br /></td></tr>
<tr class="separator:a6bae7076c284f85288d5edb636823176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cae70a500da5c8a5837ba96f095daf" id="r_a57cae70a500da5c8a5837ba96f095daf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57cae70a500da5c8a5837ba96f095daf">get64BitArgumentGPRs</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a57cae70a500da5c8a5837ba96f095daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e407b052af514018b5030abcadbdbc5" id="r_a4e407b052af514018b5030abcadbdbc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e407b052af514018b5030abcadbdbc5">get64BitArgumentXMMs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4e407b052af514018b5030abcadbdbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54abb6932796b17143639e3fcf318b01" id="r_a54abb6932796b17143639e3fcf318b01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54abb6932796b17143639e3fcf318b01">isSortedByValueNo</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">ArgLocs</a>)</td></tr>
<tr class="separator:a54abb6932796b17143639e3fcf318b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e32d9a4b0cb160ffd67dfdf53f7fa6" id="r_aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">EmitTailCallStoreRetAddr</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RetAddrFrIdx</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PtrVT</a>, <a class="el" href="classunsigned.html">unsigned</a> SlotSize, int FPDiff, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a store of the return address if tail call optimization is performed and it is required (FPDiff!=0).  <br /></td></tr>
<tr class="separator:aa3e32d9a4b0cb160ffd67dfdf53f7fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba15b33a7b6d8fd6431d14dc3d3c5e9" id="r_aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaba15b33a7b6d8fd6431d14dc3d3c5e9">getMOVL</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle mask for an movs{s|d}, movd operation of specified width.  <br /></td></tr>
<tr class="separator:aaba15b33a7b6d8fd6431d14dc3d3c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313bdf934f1f8454b6800d8d997801d2" id="r_a313bdf934f1f8454b6800d8d997801d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a313bdf934f1f8454b6800d8d997801d2">MatchingStackOffset</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="classunsigned.html">unsigned</a> Offset, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">VA</a>)</td></tr>
<tr class="memdesc:a313bdf934f1f8454b6800d8d997801d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given stack call argument is already available in the same position (relatively) of the caller's incoming argument stack.  <br /></td></tr>
<tr class="separator:a313bdf934f1f8454b6800d8d997801d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac544efad1cac95359912f6a25560ae82" id="r_ac544efad1cac95359912f6a25560ae82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac544efad1cac95359912f6a25560ae82">MayFoldLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ac544efad1cac95359912f6a25560ae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6299b467109b7b3562cd9563a619064e" id="r_a6299b467109b7b3562cd9563a619064e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6299b467109b7b3562cd9563a619064e">MayFoldIntoStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a6299b467109b7b3562cd9563a619064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad098ee8bd373a87acb0eb025cbf7ac" id="r_a0ad098ee8bd373a87acb0eb025cbf7ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ad098ee8bd373a87acb0eb025cbf7ac">MayFoldIntoZeroExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a0ad098ee8bd373a87acb0eb025cbf7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e9ffc69ac314ed0568b4dff93aa60f" id="r_a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91e9ffc69ac314ed0568b4dff93aa60f">isTargetShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c9be43724d8bd97c0292a22a9628" id="r_aabb1c9be43724d8bd97c0292a22a9628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabb1c9be43724d8bd97c0292a22a9628">isTargetShuffleVariableMask</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aabb1c9be43724d8bd97c0292a22a9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969517c0163f0598dd83c966edacbf4a" id="r_a969517c0163f0598dd83c966edacbf4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a969517c0163f0598dd83c966edacbf4a">isTargetShuffleSplat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a969517c0163f0598dd83c966edacbf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dac1d71afa3d79d42946a8fc81a77ab" id="r_a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dac1d71afa3d79d42946a8fc81a77ab">isX86CCSigned</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>)</td></tr>
<tr class="memdesc:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the condition is an signed comparison operation.  <br /></td></tr>
<tr class="separator:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8208dbb5e1bd820d048068a9c7e41bb" id="r_ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8208dbb5e1bd820d048068a9c7e41bb">TranslateIntegerX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SetCCOpcode</a>)</td></tr>
<tr class="separator:ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e4cb621551faefc62d285fd35db6a8" id="r_ab2e4cb621551faefc62d285fd35db6a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2e4cb621551faefc62d285fd35db6a8">TranslateX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SetCCOpcode</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isFP</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2e4cb621551faefc62d285fd35db6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do a one-to-one translation of a <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make.  <br /></td></tr>
<tr class="separator:ab2e4cb621551faefc62d285fd35db6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd81b6b6c94f4d8bc640c9e18cf39186" id="r_afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd81b6b6c94f4d8bc640c9e18cf39186">hasFPCMov</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>)</td></tr>
<tr class="memdesc:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu.  <br /></td></tr>
<tr class="separator:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffe79bb38686b4c283e3959fdf8b31" id="r_a90ffe79bb38686b4c283e3959fdf8b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90ffe79bb38686b4c283e3959fdf8b31">isUndefOrEqual</a> (int Val, int <a class="el" href="classllvm_1_1ilist__node__impl.html">CmpVal</a>)</td></tr>
<tr class="memdesc:a90ffe79bb38686b4c283e3959fdf8b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is the undef sentinel value or equal to the specified value.  <br /></td></tr>
<tr class="separator:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8a120f777ff4dc79c2bcda21b9be9b" id="r_aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef8a120f777ff4dc79c2bcda21b9be9b">isUndefOrZero</a> (int Val)</td></tr>
<tr class="memdesc:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is either the undef or zero sentinel value.  <br /></td></tr>
<tr class="separator:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f70409be6aadf7e5967d643c821d44f" id="r_a6f70409be6aadf7e5967d643c821d44f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f70409be6aadf7e5967d643c821d44f">isUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="memdesc:a6f70409be6aadf7e5967d643c821d44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value.  <br /></td></tr>
<tr class="separator:a6f70409be6aadf7e5967d643c821d44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac0f0c7139f1e0d84956fbdc78a5c8e" id="r_a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ac0f0c7139f1e0d84956fbdc78a5c8e">isUndefLowerHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose lower half is undefined.  <br /></td></tr>
<tr class="separator:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fff877cacd45bec356194e6bec57f2" id="r_a61fff877cacd45bec356194e6bec57f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61fff877cacd45bec356194e6bec57f2">isUndefUpperHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a61fff877cacd45bec356194e6bec57f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose upper half is undefined.  <br /></td></tr>
<tr class="separator:a61fff877cacd45bec356194e6bec57f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884776a595f070c30713cfdc12602ae3" id="r_a884776a595f070c30713cfdc12602ae3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a884776a595f070c30713cfdc12602ae3">isInRange</a> (int Val, int Low, int Hi)</td></tr>
<tr class="memdesc:a884776a595f070c30713cfdc12602ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a884776a595f070c30713cfdc12602ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e36e5bb680d0d59602e5ba15ad5bd3" id="r_a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78e36e5bb680d0d59602e5ba15ad5bd3">isAnyInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int Hi)</td></tr>
<tr class="memdesc:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99689589cdaf9234c2835f05623a842" id="r_ae99689589cdaf9234c2835f05623a842"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae99689589cdaf9234c2835f05623a842">isAnyZero</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:ae99689589cdaf9234c2835f05623a842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask is the zero sentinel value.  <br /></td></tr>
<tr class="separator:ae99689589cdaf9234c2835f05623a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa918c5d3579eabe089d56f7333b28d6" id="r_aaa918c5d3579eabe089d56f7333b28d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa918c5d3579eabe089d56f7333b28d6">isAnyZeroOrUndef</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aaa918c5d3579eabe089d56f7333b28d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask is the zero or undef sentinel values.  <br /></td></tr>
<tr class="separator:aaa918c5d3579eabe089d56f7333b28d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e04027bce62ec4ab85683196cf97716" id="r_a9e04027bce62ec4ab85683196cf97716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e04027bce62ec4ab85683196cf97716">isUndefOrInRange</a> (int Val, int Low, int Hi)</td></tr>
<tr class="memdesc:a9e04027bce62ec4ab85683196cf97716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a9e04027bce62ec4ab85683196cf97716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc633e249c53dfc9c4ad4a7a3683307" id="r_acdc633e249c53dfc9c4ad4a7a3683307"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdc633e249c53dfc9c4ad4a7a3683307">isUndefOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int Hi)</td></tr>
<tr class="memdesc:acdc633e249c53dfc9c4ad4a7a3683307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:acdc633e249c53dfc9c4ad4a7a3683307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b15fb1db61f62b231736ee83c5370b0" id="r_a9b15fb1db61f62b231736ee83c5370b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b15fb1db61f62b231736ee83c5370b0">isUndefOrZeroOrInRange</a> (int Val, int Low, int Hi)</td></tr>
<tr class="memdesc:a9b15fb1db61f62b231736ee83c5370b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef, zero or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a9b15fb1db61f62b231736ee83c5370b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccdcea2404253ccf30e5edeaeedd854" id="r_a8ccdcea2404253ccf30e5edeaeedd854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ccdcea2404253ccf30e5edeaeedd854">isUndefOrZeroOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int Hi)</td></tr>
<tr class="memdesc:a8ccdcea2404253ccf30e5edeaeedd854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a8ccdcea2404253ccf30e5edeaeedd854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62c6be38ef70e3cb785ca99e3642a52" id="r_af62c6be38ef70e3cb785ca99e3642a52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af62c6be38ef70e3cb785ca99e3642a52">isSequentialOrUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int Low, int Step=1)</td></tr>
<tr class="memdesc:af62c6be38ef70e3cb785ca99e3642a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef.  <br /></td></tr>
<tr class="separator:af62c6be38ef70e3cb785ca99e3642a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59c1884c0993f538346305371165751" id="r_ad59c1884c0993f538346305371165751"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad59c1884c0993f538346305371165751">isSequentialOrUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int Low, int Step=1)</td></tr>
<tr class="memdesc:ad59c1884c0993f538346305371165751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero.  <br /></td></tr>
<tr class="separator:ad59c1884c0993f538346305371165751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206d09d378fc9700fa93cd72adba2257" id="r_a206d09d378fc9700fa93cd72adba2257"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a206d09d378fc9700fa93cd72adba2257">isUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="memdesc:a206d09d378fc9700fa93cd72adba2257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero.  <br /></td></tr>
<tr class="separator:a206d09d378fc9700fa93cd72adba2257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fc8ed265d8edfefb78f7985fed146e" id="r_ad6fc8ed265d8edfefb78f7985fed146e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6fc8ed265d8edfefb78f7985fed146e">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">WidenedMask</a>)</td></tr>
<tr class="memdesc:ad6fc8ed265d8edfefb78f7985fed146e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled.  <br /></td></tr>
<tr class="separator:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b34d93dd35343dbb2d4d9496ed85cd9" id="r_a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b34d93dd35343dbb2d4d9496ed85cd9">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V2IsZero</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">WidenedMask</a>)</td></tr>
<tr class="separator:a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90b7c018c6482771ca6f21a58842810" id="r_af90b7c018c6482771ca6f21a58842810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af90b7c018c6482771ca6f21a58842810">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:af90b7c018c6482771ca6f21a58842810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14321b844507103cd4de1f202c33f455" id="r_a14321b844507103cd4de1f202c33f455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14321b844507103cd4de1f202c33f455">scaleShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumDstElts</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ScaledMask</a>)</td></tr>
<tr class="separator:a14321b844507103cd4de1f202c33f455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2105859ef64dda1ac442681719f5c33b" id="r_a2105859ef64dda1ac442681719f5c33b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2105859ef64dda1ac442681719f5c33b">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Values, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsMask</a>=false)</td></tr>
<tr class="separator:a2105859ef64dda1ac442681719f5c33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fee8159812bebf4f298bb3c525cdb2f" id="r_a7fee8159812bebf4f298bb3c525cdb2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fee8159812bebf4f298bb3c525cdb2f">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; Bits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Undefs, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:a7fee8159812bebf4f298bb3c525cdb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac007ab17eae964d8d0dc51a9cd535667" id="r_ac007ab17eae964d8d0dc51a9cd535667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac007ab17eae964d8d0dc51a9cd535667">getZeroVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ac007ab17eae964d8d0dc51a9cd535667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all zero elements.  <br /></td></tr>
<tr class="separator:ac007ab17eae964d8d0dc51a9cd535667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2572a2d7cf0d8584f28c2c1c2e14c8" id="r_a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d2572a2d7cf0d8584f28c2c1c2e14c8">extractSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxVal</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">vectorWidth</a>)</td></tr>
<tr class="separator:a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1235e2e2ca58b93e3b22bc6c8b3d9ab" id="r_af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1235e2e2ca58b93e3b22bc6c8b3d9ab">extract128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxVal</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 128-bits from a vector &gt; 128 bits.  <br /></td></tr>
<tr class="separator:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433dc6459ebb75035c03803968a2cd7" id="r_a2433dc6459ebb75035c03803968a2cd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2433dc6459ebb75035c03803968a2cd7">extract256BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxVal</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a2433dc6459ebb75035c03803968a2cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 256-bits from a 512-bit vector.  <br /></td></tr>
<tr class="separator:a2433dc6459ebb75035c03803968a2cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb0f27acb965339dde328392c1adaf7" id="r_a7cb0f27acb965339dde328392c1adaf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7cb0f27acb965339dde328392c1adaf7">insertSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxVal</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">vectorWidth</a>)</td></tr>
<tr class="separator:a7cb0f27acb965339dde328392c1adaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d41ad70a90ca184815fa009b650b97" id="r_a22d41ad70a90ca184815fa009b650b97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22d41ad70a90ca184815fa009b650b97">insert128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxVal</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a22d41ad70a90ca184815fa009b650b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to put 128-bits into a vector &gt; 128 bits.  <br /></td></tr>
<tr class="separator:a22d41ad70a90ca184815fa009b650b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edfdb2ee22d183ae51d57796e56f8e3" id="r_a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6edfdb2ee22d183ae51d57796e56f8e3">widenSubVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ZeroNewElements</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <br /></td></tr>
<tr class="separator:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52454f48bb708641ee0dd9853e5f1558" id="r_a52454f48bb708641ee0dd9853e5f1558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52454f48bb708641ee0dd9853e5f1558">widenSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ZeroNewElements</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">WideSizeInBits</a>)</td></tr>
<tr class="memdesc:a52454f48bb708641ee0dd9853e5f1558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <br /></td></tr>
<tr class="separator:a52454f48bb708641ee0dd9853e5f1558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64faeaa5f83f9668acd436dd513366af" id="r_a64faeaa5f83f9668acd436dd513366af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64faeaa5f83f9668acd436dd513366af">collectConcatOps</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops)</td></tr>
<tr class="separator:a64faeaa5f83f9668acd436dd513366af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b77cecfc2091e2d9c9116ca578983e2" id="r_a8b77cecfc2091e2d9c9116ca578983e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b77cecfc2091e2d9c9116ca578983e2">splitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:a8b77cecfc2091e2d9c9116ca578983e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1756190e422665c39bfae034c2a44eb7" id="r_a1756190e422665c39bfae034c2a44eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1756190e422665c39bfae034c2a44eb7">splitVectorIntUnary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1756190e422665c39bfae034c2a44eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab373f17a297501bd5b475e98b1b67b81" id="r_ab373f17a297501bd5b475e98b1b67b81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab373f17a297501bd5b475e98b1b67b81">splitVectorIntBinary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab373f17a297501bd5b475e98b1b67b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a binary integer operation into 2 half sized ops and then concatenate the result back.  <br /></td></tr>
<tr class="separator:ab373f17a297501bd5b475e98b1b67b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3" id="r_af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classllvm_1_1ilist__node__impl.html">typename</a> <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#af0409fb04e071cd7a523f022dffec2a3">SplitOpsAndApply</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> Builder, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CheckBWI</a>=<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="separator:af0409fb04e071cd7a523f022dffec2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c34ea579237aedce7149724afc490ab" id="r_a1c34ea579237aedce7149724afc490ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c34ea579237aedce7149724afc490ab">insert1BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1c34ea579237aedce7149724afc490ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert i1-subvector to i1-vector.  <br /></td></tr>
<tr class="separator:a1c34ea579237aedce7149724afc490ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11671a35605d3033849a1e314831179" id="r_ac11671a35605d3033849a1e314831179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac11671a35605d3033849a1e314831179">concatSubVectors</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:ac11671a35605d3033849a1e314831179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a458b41b670c695bfe6c37217b7007c" id="r_a4a458b41b670c695bfe6c37217b7007c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a458b41b670c695bfe6c37217b7007c">getOnesVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a4a458b41b670c695bfe6c37217b7007c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all bits set.  <br /></td></tr>
<tr class="separator:a4a458b41b670c695bfe6c37217b7007c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136206ccfa6a67de0a11b22c6c846555" id="r_a136206ccfa6a67de0a11b22c6c846555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a136206ccfa6a67de0a11b22c6c846555">getOpcode_EXTEND_VECTOR_INREG</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a136206ccfa6a67de0a11b22c6c846555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07359ec6bb378e2e47684038eda7f79" id="r_aa07359ec6bb378e2e47684038eda7f79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa07359ec6bb378e2e47684038eda7f79">getExtendInVec</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa07359ec6bb378e2e47684038eda7f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5055e9107156103743e70869e1f922" id="r_a9a5055e9107156103743e70869e1f922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a5055e9107156103743e70869e1f922">IsNOT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OneUse</a>=false)</td></tr>
<tr class="separator:a9a5055e9107156103743e70869e1f922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d76fc058d7841446bf38993ecd56b66" id="r_a0d76fc058d7841446bf38993ecd56b66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d76fc058d7841446bf38993ecd56b66">getUnpackl</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:a0d76fc058d7841446bf38993ecd56b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackl operation.  <br /></td></tr>
<tr class="separator:a0d76fc058d7841446bf38993ecd56b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009ec0505144f168fe1e21ee7c252fa2" id="r_a009ec0505144f168fe1e21ee7c252fa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a009ec0505144f168fe1e21ee7c252fa2">getUnpackh</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:a009ec0505144f168fe1e21ee7c252fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackh operation.  <br /></td></tr>
<tr class="separator:a009ec0505144f168fe1e21ee7c252fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadeaf4ecc93abb786c5e2aae78a5355c" id="r_aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aadeaf4ecc93abb786c5e2aae78a5355c">getShuffleVectorZeroOrUndef</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, int <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector_shuffle of the specified vector of zero or undef vector.  <br /></td></tr>
<tr class="separator:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b587f36ca36e4b1ea00677b054254f3" id="r_a9b587f36ca36e4b1ea00677b054254f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b587f36ca36e4b1ea00677b054254f3">getTargetConstantFromBasePtr</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr)</td></tr>
<tr class="separator:a9b587f36ca36e4b1ea00677b054254f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb270c4647dee5b3ba4ff11bf30016" id="r_ab0bb270c4647dee5b3ba4ff11bf30016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0bb270c4647dee5b3ba4ff11bf30016">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Load)</td></tr>
<tr class="separator:ab0bb270c4647dee5b3ba4ff11bf30016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65019b9eb5c8ddb340cd59e8e15470b0" id="r_a65019b9eb5c8ddb340cd59e8e15470b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65019b9eb5c8ddb340cd59e8e15470b0">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a65019b9eb5c8ddb340cd59e8e15470b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9113ea8e53ba9c81f55f15c11c7a522" id="r_ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9113ea8e53ba9c81f55f15c11c7a522">getTargetConstantBitsFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EltSizeInBits</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UndefElts</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">EltBits</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowWholeUndefs</a>=<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowPartialUndefs</a>=<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="separator:ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae914ecbf92d09be7f8da203ec3dd5bbc" id="r_ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#ae914ecbf92d09be7f8da203ec3dd5bbc">llvm::X86::isConstantSplat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SplatVal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowPartialUndefs</a>=<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="memdesc:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">If Op is a constant whose elements are all the same constant or undefined, return true and return the constant value in <code>SplatVal</code>.  <br /></td></tr>
<tr class="separator:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05ad372d1e6700f8125ad1fee07271b" id="r_ab05ad372d1e6700f8125ad1fee07271b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab05ad372d1e6700f8125ad1fee07271b">getTargetShuffleMaskIndices</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskNode</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskEltSizeInBits</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; uint64_t &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RawMask</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UndefElts</a>)</td></tr>
<tr class="separator:ab05ad372d1e6700f8125ad1fee07271b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b3bd2cd0e9fba1b88684b186f08b0b" id="r_ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7b3bd2cd0e9fba1b88684b186f08b0b">createPackShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classbool.html">bool</a> Unary, <a class="el" href="classunsigned.html">unsigned</a> NumStages=1)</td></tr>
<tr class="memdesc:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a shuffle mask that matches the PACKSS/PACKUS truncation.  <br /></td></tr>
<tr class="separator:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33cb0aa9b4fbae99810b4d70d29f25" id="r_a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e33cb0aa9b4fbae99810b4d70d29f25">getPackDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedLHS</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedRHS</a>)</td></tr>
<tr class="separator:a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c620fc470731fdb2a41678c294a1e6c" id="r_a8c620fc470731fdb2a41678c294a1e6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c620fc470731fdb2a41678c294a1e6c">getHorizDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedLHS</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedRHS</a>)</td></tr>
<tr class="separator:a8c620fc470731fdb2a41678c294a1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f658c75b135fdd8ffee5218e907db3" id="r_a75f658c75b135fdd8ffee5218e907db3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75f658c75b135fdd8ffee5218e907db3">getTargetShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowSentinelZero</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsUnary</a>)</td></tr>
<tr class="memdesc:a75f658c75b135fdd8ffee5218e907db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the shuffle mask corresponding to the target-specific opcode.  <br /></td></tr>
<tr class="separator:a75f658c75b135fdd8ffee5218e907db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21ca860de08b06c8c3d51c536ba0c90" id="r_ac21ca860de08b06c8c3d51c536ba0c90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac21ca860de08b06c8c3d51c536ba0c90">computeZeroableShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownUndef</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownZero</a>)</td></tr>
<tr class="memdesc:ac21ca860de08b06c8c3d51c536ba0c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute whether each element of a shuffle is zeroable.  <br /></td></tr>
<tr class="separator:ac21ca860de08b06c8c3d51c536ba0c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71303967827d0c63f1caa626e59aa38" id="r_af71303967827d0c63f1caa626e59aa38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af71303967827d0c63f1caa626e59aa38">getTargetShuffleAndZeroables</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownUndef</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownZero</a>)</td></tr>
<tr class="memdesc:af71303967827d0c63f1caa626e59aa38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs.  <br /></td></tr>
<tr class="separator:af71303967827d0c63f1caa626e59aa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735ccd5c4f719f05d522e22a0ade0a26" id="r_a735ccd5c4f719f05d522e22a0ade0a26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a735ccd5c4f719f05d522e22a0ade0a26">resolveTargetShuffleFromZeroables</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownUndef</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownZero</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ResolveKnownZeros</a>=<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="separator:a735ccd5c4f719f05d522e22a0ade0a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf9c73db3d255463a574759f2ee030c" id="r_aebf9c73db3d255463a574759f2ee030c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebf9c73db3d255463a574759f2ee030c">resolveZeroablesFromTargetShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownUndef</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownZero</a>)</td></tr>
<tr class="separator:aebf9c73db3d255463a574759f2ee030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b34fc66e60ef605f6c399f60cf265a" id="r_a06b34fc66e60ef605f6c399f60cf265a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06b34fc66e60ef605f6c399f60cf265a">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ResolveKnownElts</a>)</td></tr>
<tr class="separator:a06b34fc66e60ef605f6c399f60cf265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc43ca790e9a82ad51249f2e93d2e17" id="r_a4fc43ca790e9a82ad51249f2e93d2e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fc43ca790e9a82ad51249f2e93d2e17">getFauxShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ResolveKnownElts</a>)</td></tr>
<tr class="separator:a4fc43ca790e9a82ad51249f2e93d2e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ed119a74aa160e44fcd158476e353e" id="r_a69ed119a74aa160e44fcd158476e353e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69ed119a74aa160e44fcd158476e353e">resolveTargetShuffleInputsAndMask</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask)</td></tr>
<tr class="memdesc:a69ed119a74aa160e44fcd158476e353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes unused/repeated shuffle source inputs and adjusts the shuffle mask.  <br /></td></tr>
<tr class="separator:a69ed119a74aa160e44fcd158476e353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb74cb21d8fa460f25834fb226bfc6fa" id="r_acb74cb21d8fa460f25834fb226bfc6fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb74cb21d8fa460f25834fb226bfc6fa">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownUndef</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">KnownZero</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ResolveKnownElts</a>)</td></tr>
<tr class="memdesc:acb74cb21d8fa460f25834fb226bfc6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values.  <br /></td></tr>
<tr class="separator:acb74cb21d8fa460f25834fb226bfc6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7f52028e75ee798b0fbbde2445b95e" id="r_ada7f52028e75ee798b0fbbde2445b95e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada7f52028e75ee798b0fbbde2445b95e">getShuffleScalarElt</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> Index, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="memdesc:ada7f52028e75ee798b0fbbde2445b95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the scalar element that will make up the i'th element of the result of the vector shuffle.  <br /></td></tr>
<tr class="separator:ada7f52028e75ee798b0fbbde2445b95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9458fa4d4d23fefb2536bc3d193ad7" id="r_a2a9458fa4d4d23fefb2536bc3d193ad7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a9458fa4d4d23fefb2536bc3d193ad7">LowerBuildVectorAsInsert</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NonZeros</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumNonZero</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumZero</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2a9458fa4d4d23fefb2536bc3d193ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa340b0c2ddbad481b8516e856579a7b8" id="r_aa340b0c2ddbad481b8516e856579a7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa340b0c2ddbad481b8516e856579a7b8">LowerBuildVectorv16i8</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NonZeros</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumNonZero</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumZero</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa340b0c2ddbad481b8516e856579a7b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v16i8.  <br /></td></tr>
<tr class="separator:aa340b0c2ddbad481b8516e856579a7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d451fb0677b82483068e61235d8828" id="r_af3d451fb0677b82483068e61235d8828"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3d451fb0677b82483068e61235d8828">LowerBuildVectorv8i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NonZeros</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumNonZero</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumZero</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af3d451fb0677b82483068e61235d8828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v8i16.  <br /></td></tr>
<tr class="separator:af3d451fb0677b82483068e61235d8828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c05613343fb93ecfd517f7b20ce1e8" id="r_a24c05613343fb93ecfd517f7b20ce1e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24c05613343fb93ecfd517f7b20ce1e8">LowerBuildVectorv4x32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a24c05613343fb93ecfd517f7b20ce1e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v4i32 or v4f32.  <br /></td></tr>
<tr class="separator:a24c05613343fb93ecfd517f7b20ce1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ea3e3b3362aee4beee97df4ed04ec2" id="r_a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82ea3e3b3362aee4beee97df4ed04ec2">getVShift</a> (<a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isLeft</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classunsigned.html">unsigned</a> NumBits, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector logical shift node.  <br /></td></tr>
<tr class="separator:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8679ab19e5fd70f2011394a4923d7c43" id="r_a8679ab19e5fd70f2011394a4923d7c43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8679ab19e5fd70f2011394a4923d7c43">LowerAsSplatVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8679ab19e5fd70f2011394a4923d7c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d13ace08d99a3db97ddf471924d6da5" id="r_a9d13ace08d99a3db97ddf471924d6da5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d13ace08d99a3db97ddf471924d6da5">findEltLoadSrc</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Elt</a>, <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Ld</a>, int64_t &amp;ByteOffset)</td></tr>
<tr class="separator:a9d13ace08d99a3db97ddf471924d6da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0b1dab753daa60492f876c73299d0a" id="r_a6d0b1dab753daa60492f876c73299d0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d0b1dab753daa60492f876c73299d0a">EltsFromConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">Elts</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isAfterLegalize</a>)</td></tr>
<tr class="memdesc:a6d0b1dab753daa60492f876c73299d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'.  <br /></td></tr>
<tr class="separator:a6d0b1dab753daa60492f876c73299d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba11611f640a6cf7184001f5d76fcceb" id="r_aba11611f640a6cf7184001f5d76fcceb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba11611f640a6cf7184001f5d76fcceb">combineToConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isAfterLegalize</a>)</td></tr>
<tr class="separator:aba11611f640a6cf7184001f5d76fcceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee99e97f96cb26e6b8208e4d6c98fec" id="r_abee99e97f96cb26e6b8208e4d6c98fec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abee99e97f96cb26e6b8208e4d6c98fec">getConstantVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SplatValue</a>, <a class="el" href="classunsigned.html">unsigned</a> SplatBitSize, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:abee99e97f96cb26e6b8208e4d6c98fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2740fb8073dd44c958e5ee272444fde8" id="r_a2740fb8073dd44c958e5ee272444fde8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2740fb8073dd44c958e5ee272444fde8">isFoldableUseOfShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a2740fb8073dd44c958e5ee272444fde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8789038e7539ab67b16290473e1cbf0" id="r_ae8789038e7539ab67b16290473e1cbf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8789038e7539ab67b16290473e1cbf0">isSplatZeroExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NumElt</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">EltType</a>)</td></tr>
<tr class="separator:ae8789038e7539ab67b16290473e1cbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3bd738a3a35386f7ca6f45b7d8bff3" id="r_aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad3bd738a3a35386f7ca6f45b7d8bff3">lowerBuildVectorAsBroadcast</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">BVOp</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a.  <br /></td></tr>
<tr class="separator:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf1cbe4bd00ba18fb62321d5cbe4646" id="r_afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afaf1cbe4bd00ba18fb62321d5cbe4646">getUnderlyingExtractedFromVec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ExtractedFromVec</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtIdx</a>)</td></tr>
<tr class="memdesc:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index.  <br /></td></tr>
<tr class="separator:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f41e4536175781a5dd1e2efc374952" id="r_a65f41e4536175781a5dd1e2efc374952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65f41e4536175781a5dd1e2efc374952">buildFromShuffleMostly</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a65f41e4536175781a5dd1e2efc374952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829630b309f5c67aa0425af36b41b745" id="r_a829630b309f5c67aa0425af36b41b745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a829630b309f5c67aa0425af36b41b745">LowerBUILD_VECTORvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a829630b309f5c67aa0425af36b41b745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b17ed3f1a97f1d8aa795465e732cf8" id="r_ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8b17ed3f1a97f1d8aa795465e732cf8">isHorizontalBinOpPart</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseIdx</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LastIdx</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V0</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>)</td></tr>
<tr class="memdesc:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a helper function of <a class="el" href="#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>.  <br /></td></tr>
<tr class="separator:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8b7d7b4d4abd86ab48a0f51f8a6c80" id="r_a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">ExpandHorizontalBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V0</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">X86Opcode</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isUndefLO</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isUndefHI</a>)</td></tr>
<tr class="memdesc:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector.  <br /></td></tr>
<tr class="separator:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f0c9e6db4a0388d577d2da5a0487ca" id="r_a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10f0c9e6db4a0388d577d2da5a0487ca">isAddSubOrSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">BV</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NumExtracts</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsSubAdd</a>)</td></tr>
<tr class="memdesc:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation.  <br /></td></tr>
<tr class="separator:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababdb755e930b1b856496616c735a117" id="r_ababdb755e930b1b856496616c735a117"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ababdb755e930b1b856496616c735a117">isFMAddSubOrFMSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Opnd2</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExpectedUses</a>)</td></tr>
<tr class="memdesc:ababdb755e930b1b856496616c735a117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>).  <br /></td></tr>
<tr class="separator:ababdb755e930b1b856496616c735a117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95322999c3b7eed83b5467bf0b929e3" id="r_ab95322999c3b7eed83b5467bf0b929e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab95322999c3b7eed83b5467bf0b929e3">lowerToAddSubOrFMAddSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">BV</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab95322999c3b7eed83b5467bf0b929e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">X86ISD::FMADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">X86ISD::FMSUBADD</a> node.  <br /></td></tr>
<tr class="separator:ab95322999c3b7eed83b5467bf0b929e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deed7d39c19fcbc3252b3b0551d3c92" id="r_a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">BV</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">HOpcode</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V0</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>)</td></tr>
<tr class="separator:a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178918533dcdc74ccc95c9ae8c43dcac" id="r_a178918533dcdc74ccc95c9ae8c43dcac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a178918533dcdc74ccc95c9ae8c43dcac">getHopForBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">BV</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HOpcode</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V0</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>)</td></tr>
<tr class="separator:a178918533dcdc74ccc95c9ae8c43dcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9f20ebd030add135aa3cf106dbf993" id="r_a2d9f20ebd030add135aa3cf106dbf993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d9f20ebd030add135aa3cf106dbf993">LowerToHorizontalOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">BV</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2d9f20ebd030add135aa3cf106dbf993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower BUILD_VECTOR to a horizontal add/sub operation if possible.  <br /></td></tr>
<tr class="separator:a2d9f20ebd030add135aa3cf106dbf993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1dfb57da0320c661933ff2d6d7cde7" id="r_a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b1dfb57da0320c661933ff2d6d7cde7">LowerShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a7f57e28a59968ade9b2852d164df6" id="r_a95a7f57e28a59968ade9b2852d164df6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95a7f57e28a59968ade9b2852d164df6">lowerBuildVectorToBitOp</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a95a7f57e28a59968ade9b2852d164df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors.  <br /></td></tr>
<tr class="separator:a95a7f57e28a59968ade9b2852d164df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4375fa908198f2e372148f631c5409b7" id="r_a4375fa908198f2e372148f631c5409b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4375fa908198f2e372148f631c5409b7">materializeVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4375fa908198f2e372148f631c5409b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a vector constant without a load.  <br /></td></tr>
<tr class="separator:a4375fa908198f2e372148f631c5409b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5db80d29dfef7133b98ecb6a250666" id="r_add5db80d29dfef7133b98ecb6a250666"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add5db80d29dfef7133b98ecb6a250666">createVariablePermute</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IndicesVec</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:add5db80d29dfef7133b98ecb6a250666"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices.  <br /></td></tr>
<tr class="separator:add5db80d29dfef7133b98ecb6a250666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67470d27f3c6deda45ad7fe5e6addb79" id="r_a67470d27f3c6deda45ad7fe5e6addb79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67470d27f3c6deda45ad7fe5e6addb79">LowerBUILD_VECTORAsVariablePermute</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a67470d27f3c6deda45ad7fe5e6addb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac500e16c74b6cb60304069a03b41a946" id="r_ac500e16c74b6cb60304069a03b41a946"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac500e16c74b6cb60304069a03b41a946">LowerAVXCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac500e16c74b6cb60304069a03b41a946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d2c4e634576e31a243b938a43112af" id="r_a20d2c4e634576e31a243b938a43112af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20d2c4e634576e31a243b938a43112af">LowerCONCAT_VECTORSvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a20d2c4e634576e31a243b938a43112af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff2581ea82c371cd3c4706d5f5a1cfb" id="r_aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaff2581ea82c371cd3c4706d5f5a1cfb">LowerCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78abc288ee7112f9f3df8f148a7e7af" id="r_aa78abc288ee7112f9f3df8f148a7e7af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa78abc288ee7112f9f3df8f148a7e7af">isNoopShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa78abc288ee7112f9f3df8f148a7e7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tiny helper function to identify a no-op mask.  <br /></td></tr>
<tr class="separator:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585054f95cdb1b92f7d0d74194936b3d" id="r_a585054f95cdb1b92f7d0d74194936b3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a585054f95cdb1b92f7d0d74194936b3d">isLaneCrossingShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LaneSizeInBits</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ScalarSizeInBits</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a585054f95cdb1b92f7d0d74194936b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask.  <br /></td></tr>
<tr class="separator:a585054f95cdb1b92f7d0d74194936b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30164b8008b40271942859d6196d0d8" id="r_aa30164b8008b40271942859d6196d0d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa30164b8008b40271942859d6196d0d8">is128BitLaneCrossingShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa30164b8008b40271942859d6196d0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing 128-bit lanes in this shuffle mask.  <br /></td></tr>
<tr class="separator:aa30164b8008b40271942859d6196d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc10bf9c359bf4ec9dee418334a39443" id="r_afc10bf9c359bf4ec9dee418334a39443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc10bf9c359bf4ec9dee418334a39443">isRepeatedShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LaneSizeInBits</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RepeatedMask</a>)</td></tr>
<tr class="memdesc:afc10bf9c359bf4ec9dee418334a39443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each sub-lane.  <br /></td></tr>
<tr class="separator:afc10bf9c359bf4ec9dee418334a39443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd446e684755fec65fa6ed3647fbb05" id="r_a2cd446e684755fec65fa6ed3647fbb05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cd446e684755fec65fa6ed3647fbb05">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RepeatedMask</a>)</td></tr>
<tr class="memdesc:a2cd446e684755fec65fa6ed3647fbb05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 128-bit lane.  <br /></td></tr>
<tr class="separator:a2cd446e684755fec65fa6ed3647fbb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9703e1717da1bad9f8bbd3785517dc" id="r_aab9703e1717da1bad9f8bbd3785517dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab9703e1717da1bad9f8bbd3785517dc">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:aab9703e1717da1bad9f8bbd3785517dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f482a133174a75f0ba10057f7adbb5" id="r_a41f482a133174a75f0ba10057f7adbb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41f482a133174a75f0ba10057f7adbb5">is256BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RepeatedMask</a>)</td></tr>
<tr class="memdesc:a41f482a133174a75f0ba10057f7adbb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 256-bit lane.  <br /></td></tr>
<tr class="separator:a41f482a133174a75f0ba10057f7adbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606dcc597bd47391259bdb57694b8466" id="r_a606dcc597bd47391259bdb57694b8466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a606dcc597bd47391259bdb57694b8466">isRepeatedTargetShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LaneSizeInBits</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RepeatedMask</a>)</td></tr>
<tr class="memdesc:a606dcc597bd47391259bdb57694b8466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a target shuffle mask is equivalent within each sub-lane.  <br /></td></tr>
<tr class="separator:a606dcc597bd47391259bdb57694b8466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338847a696a91311d359bb401cf695fc" id="r_a338847a696a91311d359bb401cf695fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a338847a696a91311d359bb401cf695fc">isShuffleEquivalent</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">ExpectedMask</a>)</td></tr>
<tr class="memdesc:a338847a696a91311d359bb401cf695fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a shuffle mask is equivalent to an explicit list of arguments.  <br /></td></tr>
<tr class="separator:a338847a696a91311d359bb401cf695fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18226a1d94046a44ac486fa4f688b9be" id="r_a18226a1d94046a44ac486fa4f688b9be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18226a1d94046a44ac486fa4f688b9be">isTargetShuffleEquivalent</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">ExpectedMask</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>())</td></tr>
<tr class="memdesc:a18226a1d94046a44ac486fa4f688b9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a target shuffle mask is equivalent to an explicit pattern.  <br /></td></tr>
<tr class="separator:a18226a1d94046a44ac486fa4f688b9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592257bda16ad5708411b083fc0cec19" id="r_a592257bda16ad5708411b083fc0cec19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a592257bda16ad5708411b083fc0cec19">createShuffleMaskFromVSELECT</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>)</td></tr>
<tr class="separator:a592257bda16ad5708411b083fc0cec19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f8fc808b3c083ac8b376f26d8ac8f7" id="r_a69f8fc808b3c083ac8b376f26d8ac8f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69f8fc808b3c083ac8b376f26d8ac8f7">isUnpackWdShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a69f8fc808b3c083ac8b376f26d8ac8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0e12a60675938c9879e53d5f194cd4" id="r_adb0e12a60675938c9879e53d5f194cd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb0e12a60675938c9879e53d5f194cd4">is128BitUnpackShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:adb0e12a60675938c9879e53d5f194cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac920f476758be52d3901976f91f26552" id="r_ac920f476758be52d3901976f91f26552"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac920f476758be52d3901976f91f26552">hasIdenticalHalvesShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:ac920f476758be52d3901976f91f26552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a shuffle mask chooses elements identically in its top and bottom halves.  <br /></td></tr>
<tr class="separator:ac920f476758be52d3901976f91f26552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d002525e00017d195765b959cd0bc9" id="r_a72d002525e00017d195765b959cd0bc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72d002525e00017d195765b959cd0bc9">getV4X86ShuffleImm</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a72d002525e00017d195765b959cd0bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a 4-lane 8-bit shuffle immediate for a mask.  <br /></td></tr>
<tr class="separator:a72d002525e00017d195765b959cd0bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c868e1b38f5eb5034beb9ce6d7ef0" id="r_a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e1c868e1b38f5eb5034beb9ce6d7ef0">getV4X86ShuffleImm8ForMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc45a2f128604768ee950e2e50b4b2c" id="r_adbc45a2f128604768ee950e2e50b4b2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbc45a2f128604768ee950e2e50b4b2c">isNonZeroElementsInOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;<a class="el" href="classVectorType.html">VectorType</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsZeroSideLeft</a>)</td></tr>
<tr class="separator:adbc45a2f128604768ee950e2e50b4b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf11dbde3c84d0f3867d8f25f738149" id="r_a1cf11dbde3c84d0f3867d8f25f738149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cf11dbde3c84d0f3867d8f25f738149">lowerShuffleWithPSHUFB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1cf11dbde3c84d0f3867d8f25f738149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle with a single PSHUFB of V1 or V2.  <br /></td></tr>
<tr class="separator:a1cf11dbde3c84d0f3867d8f25f738149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb1a2451497dfdf1119bd9343bd3052" id="r_a7fb1a2451497dfdf1119bd9343bd3052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fb1a2451497dfdf1119bd9343bd3052">getMaskNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskVT</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a7fb1a2451497dfdf1119bd9343bd3052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics.  <br /></td></tr>
<tr class="separator:a7fb1a2451497dfdf1119bd9343bd3052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae449eea2801b2319108d4d4f23500b45" id="r_ae449eea2801b2319108d4d4f23500b45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae449eea2801b2319108d4d4f23500b45">lowerShuffleToEXPAND</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae449eea2801b2319108d4d4f23500b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2586726258d4a6f1ee767165e7b64e" id="r_a7a2586726258d4a6f1ee767165e7b64e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a2586726258d4a6f1ee767165e7b64e">matchShuffleWithUNPCK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UnpackOpcode</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsUnary</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">TargetMask</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7a2586726258d4a6f1ee767165e7b64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766b151698176d3663cbbe4f5d56b272" id="r_a766b151698176d3663cbbe4f5d56b272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a766b151698176d3663cbbe4f5d56b272">lowerShuffleWithUNPCK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a766b151698176d3663cbbe4f5d56b272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6abd9e2ada4d329511d45bb245bb5fe" id="r_ab6abd9e2ada4d329511d45bb245bb5fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6abd9e2ada4d329511d45bb245bb5fe">lowerShuffleWithUNPCK256</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the mask can be mapped to a preliminary shuffle (vperm 64-bit) followed by unpack 256-bit.  <br /></td></tr>
<tr class="separator:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabdb7ba50c76e8a7a040985d783f507" id="r_acabdb7ba50c76e8a7a040985d783f507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acabdb7ba50c76e8a7a040985d783f507">matchShuffleAsVTRUNC</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstVT</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:acabdb7ba50c76e8a7a040985d783f507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c4c431f28929dfd7510659c0f6c9db" id="r_a65c4c431f28929dfd7510659c0f6c9db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65c4c431f28929dfd7510659c0f6c9db">matchShuffleAsVPMOV</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SwappedOps</a>, int Delta)</td></tr>
<tr class="separator:a65c4c431f28929dfd7510659c0f6c9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696fdc64449b3aae39ce3c47e0e87d79" id="r_a696fdc64449b3aae39ce3c47e0e87d79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a696fdc64449b3aae39ce3c47e0e87d79">lowerShuffleWithVPMOV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a696fdc64449b3aae39ce3c47e0e87d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919e0b963b577f49fbe79a99ba16a8cd" id="r_a919e0b963b577f49fbe79a99ba16a8cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a919e0b963b577f49fbe79a99ba16a8cd">canLowerByDroppingEvenElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsSingleInput</a>)</td></tr>
<tr class="memdesc:a919e0b963b577f49fbe79a99ba16a8cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether a compaction lowering can be done by dropping even elements and compute how many times even elements must be dropped.  <br /></td></tr>
<tr class="separator:a919e0b963b577f49fbe79a99ba16a8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b22cacf2673e36d786546a32f9e8883" id="r_a6b22cacf2673e36d786546a32f9e8883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b22cacf2673e36d786546a32f9e8883">matchShuffleWithPACK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PackOpcode</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">TargetMask</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaxStages</a>=1)</td></tr>
<tr class="separator:a6b22cacf2673e36d786546a32f9e8883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40aead6994aed6d0d353677bcbb632e9" id="r_a40aead6994aed6d0d353677bcbb632e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40aead6994aed6d0d353677bcbb632e9">lowerShuffleWithPACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a40aead6994aed6d0d353677bcbb632e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419747b6445cfb3e87ebb2905eb6ae3a" id="r_a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a419747b6445cfb3e87ebb2905eb6ae3a">lowerShuffleAsBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a bitmask instruction for a shuffle.  <br /></td></tr>
<tr class="separator:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e4483d03d2add97c23c0c74c7ede61" id="r_a52e4483d03d2add97c23c0c74c7ede61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52e4483d03d2add97c23c0c74c7ede61">lowerShuffleAsBitBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a52e4483d03d2add97c23c0c74c7ede61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle using bit math.  <br /></td></tr>
<tr class="separator:a52e4483d03d2add97c23c0c74c7ede61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efc9c5964a347b59ed81340d86e29e" id="r_a27efc9c5964a347b59ed81340d86e29e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27efc9c5964a347b59ed81340d86e29e">getVectorMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PreservedSrc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a27efc9c5964a347b59ed81340d86e29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics.  <br /></td></tr>
<tr class="separator:a27efc9c5964a347b59ed81340d86e29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f03521de518b7a1bdb24159c3cf78f2" id="r_a5f03521de518b7a1bdb24159c3cf78f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f03521de518b7a1bdb24159c3cf78f2">matchShuffleAsBlend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ForceV1Zero</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ForceV2Zero</a>, uint64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BlendMask</a>)</td></tr>
<tr class="separator:a5f03521de518b7a1bdb24159c3cf78f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773313738753b97c7efdf953cdc27477" id="r_a773313738753b97c7efdf953cdc27477"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a773313738753b97c7efdf953cdc27477">scaleVectorShuffleBlendMask</a> (uint64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">BlendMask</a>, int <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int Scale)</td></tr>
<tr class="separator:a773313738753b97c7efdf953cdc27477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cca449265297eb5a0bde5f0e48b7c22" id="r_a9cca449265297eb5a0bde5f0e48b7c22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cca449265297eb5a0bde5f0e48b7c22">lowerShuffleAsBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Original, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9cca449265297eb5a0bde5f0e48b7c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle.  <br /></td></tr>
<tr class="separator:a9cca449265297eb5a0bde5f0e48b7c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbaff79ac149c03dc9043429f143ac2" id="r_a8dbaff79ac149c03dc9043429f143ac2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dbaff79ac149c03dc9043429f143ac2">lowerShuffleAsBlendAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ImmBlends</a>=false)</td></tr>
<tr class="memdesc:a8dbaff79ac149c03dc9043429f143ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as a blend of elements from two inputs followed by a single-input permutation.  <br /></td></tr>
<tr class="separator:a8dbaff79ac149c03dc9043429f143ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada1954ec063385c2412de5ae3f7912b" id="r_aada1954ec063385c2412de5ae3f7912b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aada1954ec063385c2412de5ae3f7912b">lowerShuffleAsUNPCKAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aada1954ec063385c2412de5ae3f7912b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as an unpack of elements from two inputs followed by a single-input permutation.  <br /></td></tr>
<tr class="separator:aada1954ec063385c2412de5ae3f7912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d5b5c5c822cce481fecad41374b43" id="r_ae64d5b5c5c822cce481fecad41374b43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae64d5b5c5c822cce481fecad41374b43">lowerShuffleAsByteRotateAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae64d5b5c5c822cce481fecad41374b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place.  <br /></td></tr>
<tr class="separator:ae64d5b5c5c822cce481fecad41374b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73594674fe0f8a6ccd67875c7e51e09b" id="r_a73594674fe0f8a6ccd67875c7e51e09b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73594674fe0f8a6ccd67875c7e51e09b">lowerShuffleAsDecomposedShuffleBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a73594674fe0f8a6ccd67875c7e51e09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to decompose a shuffle and blend into independent blends and permutes.  <br /></td></tr>
<tr class="separator:a73594674fe0f8a6ccd67875c7e51e09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7c3e256f4f2912c037bd65b585cf4c" id="r_a7b7c3e256f4f2912c037bd65b585cf4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b7c3e256f4f2912c037bd65b585cf4c">matchShuffleAsBitRotate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int <a class="el" href="classllvm_1_1ilist__node__impl.html">NumSubElts</a>)</td></tr>
<tr class="memdesc:a7b7c3e256f4f2912c037bd65b585cf4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a bit rotation.  <br /></td></tr>
<tr class="separator:a7b7c3e256f4f2912c037bd65b585cf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d33c0896d1afa7242d2984185d7432" id="r_a82d33c0896d1afa7242d2984185d7432"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82d33c0896d1afa7242d2984185d7432">matchShuffleAsBitRotate</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RotateVT</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">EltSizeInBits</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:a82d33c0896d1afa7242d2984185d7432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceafaa0dd0c305fcd694e3211db2f9c2" id="r_aceafaa0dd0c305fcd694e3211db2f9c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aceafaa0dd0c305fcd694e3211db2f9c2">lowerShuffleAsBitRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower shuffle using <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">X86ISD::VROTLI</a> rotations.  <br /></td></tr>
<tr class="separator:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8d92cd399108599c754d242288eadc" id="r_a9a8d92cd399108599c754d242288eadc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a8d92cd399108599c754d242288eadc">matchShuffleAsElementRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a9a8d92cd399108599c754d242288eadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to match a vector shuffle as an element rotation.  <br /></td></tr>
<tr class="separator:a9a8d92cd399108599c754d242288eadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb42fd1c2e2adbd26d6050f7979e05" id="r_adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcfb42fd1c2e2adbd26d6050f7979e05">matchShuffleAsByteRotate</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte rotation.  <br /></td></tr>
<tr class="separator:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad564305780050370c351e4dfa35ca35a" id="r_ad564305780050370c351e4dfa35ca35a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad564305780050370c351e4dfa35ca35a">lowerShuffleAsByteRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad564305780050370c351e4dfa35ca35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec377cd72f70cb35802c97c0309b02f6" id="r_aec377cd72f70cb35802c97c0309b02f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec377cd72f70cb35802c97c0309b02f6">lowerShuffleAsVALIGN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aec377cd72f70cb35802c97c0309b02f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a dword/qword rotation.  <br /></td></tr>
<tr class="separator:aec377cd72f70cb35802c97c0309b02f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa54817a233f0f0b0e3fb5f733c0b273" id="r_aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa54817a233f0f0b0e3fb5f733c0b273">lowerShuffleAsByteShiftMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte shift sequence.  <br /></td></tr>
<tr class="separator:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3030662cab4f127ea42c4f8f5a0b907" id="r_ab3030662cab4f127ea42c4f8f5a0b907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3030662cab4f127ea42c4f8f5a0b907">matchShuffleAsShift</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ShiftVT</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ScalarSizeInBits</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskOffset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab3030662cab4f127ea42c4f8f5a0b907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a bit shift (shifts in zeros).  <br /></td></tr>
<tr class="separator:ab3030662cab4f127ea42c4f8f5a0b907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6603d91c239142185ad49fe7cb80cd68" id="r_a6603d91c239142185ad49fe7cb80cd68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6603d91c239142185ad49fe7cb80cd68">lowerShuffleAsShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6603d91c239142185ad49fe7cb80cd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4e93889aaf56eb87af0a51dce84d0d" id="r_a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e4e93889aaf56eb87af0a51dce84d0d">matchShuffleAsEXTRQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, uint64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BitLen</a>, uint64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BitIdx</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>)</td></tr>
<tr class="separator:a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55af9657dc82151b4fe283322a9db6d" id="r_af55af9657dc82151b4fe283322a9db6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af55af9657dc82151b4fe283322a9db6d">matchShuffleAsINSERTQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, uint64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BitLen</a>, uint64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BitIdx</a>)</td></tr>
<tr class="separator:af55af9657dc82151b4fe283322a9db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944d68a54d7d2b97bc900a1f6b2d2910" id="r_a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a944d68a54d7d2b97bc900a1f6b2d2910">lowerShuffleWithSSE4A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ.  <br /></td></tr>
<tr class="separator:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48800ce6340e294183a533b91c1c6b60" id="r_a48800ce6340e294183a533b91c1c6b60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48800ce6340e294183a533b91c1c6b60">lowerShuffleAsSpecificZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, int Scale, int Offset, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AnyExt</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">InputV</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a48800ce6340e294183a533b91c1c6b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle as a zero or any extension.  <br /></td></tr>
<tr class="separator:a48800ce6340e294183a533b91c1c6b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b222d1c28274048f4f94c8df23038fc" id="r_a5b222d1c28274048f4f94c8df23038fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b222d1c28274048f4f94c8df23038fc">lowerShuffleAsZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5b222d1c28274048f4f94c8df23038fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a zero extension on any microarch.  <br /></td></tr>
<tr class="separator:a5b222d1c28274048f4f94c8df23038fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d9a708e0caf9a4220ab7563f7c2ea5" id="r_ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6d9a708e0caf9a4220ab7563f7c2ea5">getScalarValueForVectorElement</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get a scalar value for a specific element of a vector.  <br /></td></tr>
<tr class="separator:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308a98eacddb4eaa55f1ab3723416253" id="r_a308a98eacddb4eaa55f1ab3723416253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a308a98eacddb4eaa55f1ab3723416253">isShuffleFoldableLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:a308a98eacddb4eaa55f1ab3723416253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to test for a load that can be folded with x86 shuffles.  <br /></td></tr>
<tr class="separator:a308a98eacddb4eaa55f1ab3723416253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f002d1380244ed0e6fbd6af6d65881" id="r_a31f002d1380244ed0e6fbd6af6d65881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31f002d1380244ed0e6fbd6af6d65881">lowerShuffleAsElementInsertion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a31f002d1380244ed0e6fbd6af6d65881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower insertion of a single element into a zero vector.  <br /></td></tr>
<tr class="separator:a31f002d1380244ed0e6fbd6af6d65881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dffd133ed36ade03df8e0b74619e7fc" id="r_a3dffd133ed36ade03df8e0b74619e7fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3dffd133ed36ade03df8e0b74619e7fc">lowerShuffleAsTruncBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V0</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">BroadcastIdx</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3dffd133ed36ade03df8e0b74619e7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements.  <br /></td></tr>
<tr class="separator:a3dffd133ed36ade03df8e0b74619e7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d05d163b9fe668c6e62786abb5a53e" id="r_a77d05d163b9fe668c6e62786abb5a53e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77d05d163b9fe668c6e62786abb5a53e">isSingleSHUFPSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a77d05d163b9fe668c6e62786abb5a53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether this can be lowered with a single SHUFPS instruction.  <br /></td></tr>
<tr class="separator:a77d05d163b9fe668c6e62786abb5a53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d14869834e07743880f9eac8f6d98b" id="r_a94d14869834e07743880f9eac8f6d98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94d14869834e07743880f9eac8f6d98b">lowerShuffleOfExtractsAsVperm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">N1</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a94d14869834e07743880f9eac8f6d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering.  <br /></td></tr>
<tr class="separator:a94d14869834e07743880f9eac8f6d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699145421612880595f18dd1b31bf7cb" id="r_a699145421612880595f18dd1b31bf7cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a699145421612880595f18dd1b31bf7cb">lowerShuffleAsBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a699145421612880595f18dd1b31bf7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single element.  <br /></td></tr>
<tr class="separator:a699145421612880595f18dd1b31bf7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8e7c708b19e092719fd83ed67c8bfd" id="r_adb8e7c708b19e092719fd83ed67c8bfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb8e7c708b19e092719fd83ed67c8bfd">matchShuffleAsInsertPS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsertPSMask</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adb8e7c708b19e092719fd83ed67c8bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc759db9e3d1280da2c27d3a473ead9" id="r_a0bc759db9e3d1280da2c27d3a473ead9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bc759db9e3d1280da2c27d3a473ead9">lowerShuffleAsInsertPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0bc759db9e3d1280da2c27d3a473ead9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8099113c1625de3abb0a7cb0da3628" id="r_add8099113c1625de3abb0a7cb0da3628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add8099113c1625de3abb0a7cb0da3628">lowerShuffleAsPermuteAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:add8099113c1625de3abb0a7cb0da3628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction.  <br /></td></tr>
<tr class="separator:add8099113c1625de3abb0a7cb0da3628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977d9d87a9acedc6deb64f7f666455c6" id="r_a977d9d87a9acedc6deb64f7f666455c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a977d9d87a9acedc6deb64f7f666455c6">lowerV2F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a977d9d87a9acedc6deb64f7f666455c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a977d9d87a9acedc6deb64f7f666455c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad875c7cc64de6e878b36609f1fd03bc6" id="r_ad875c7cc64de6e878b36609f1fd03bc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad875c7cc64de6e878b36609f1fd03bc6">lowerV2I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad875c7cc64de6e878b36609f1fd03bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit integer shuffles.  <br /></td></tr>
<tr class="separator:ad875c7cc64de6e878b36609f1fd03bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af206105ce0e34fda78f7cc2398a3e948" id="r_af206105ce0e34fda78f7cc2398a3e948"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af206105ce0e34fda78f7cc2398a3e948">lowerShuffleWithSHUFPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af206105ce0e34fda78f7cc2398a3e948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle using the SHUFPS instruction.  <br /></td></tr>
<tr class="separator:af206105ce0e34fda78f7cc2398a3e948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130eb4b069f1ba74f4b41396cbc33f83" id="r_a130eb4b069f1ba74f4b41396cbc33f83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a130eb4b069f1ba74f4b41396cbc33f83">lowerV4F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a130eb4b069f1ba74f4b41396cbc33f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane 32-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a130eb4b069f1ba74f4b41396cbc33f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f17de21891f3bfb04410592e553b63" id="r_a84f17de21891f3bfb04410592e553b63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84f17de21891f3bfb04410592e553b63">lowerV4I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a84f17de21891f3bfb04410592e553b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane i32 vector shuffles.  <br /></td></tr>
<tr class="separator:a84f17de21891f3bfb04410592e553b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96929c573ae5a98213a4d8c25554e53f" id="r_a96929c573ae5a98213a4d8c25554e53f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96929c573ae5a98213a4d8c25554e53f">lowerV8I16GeneralSingleInputShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96929c573ae5a98213a4d8c25554e53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part.  <br /></td></tr>
<tr class="separator:a96929c573ae5a98213a4d8c25554e53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54417063f7f8e0abb49ebde4ffd4857" id="r_af54417063f7f8e0abb49ebde4ffd4857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af54417063f7f8e0abb49ebde4ffd4857">lowerShuffleAsBlendOfPSHUFBs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1InUse</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V2InUse</a>)</td></tr>
<tr class="memdesc:af54417063f7f8e0abb49ebde4ffd4857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used.  <br /></td></tr>
<tr class="separator:af54417063f7f8e0abb49ebde4ffd4857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d418ee6f30e69c9e0bbb4c770995028" id="r_a6d418ee6f30e69c9e0bbb4c770995028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d418ee6f30e69c9e0bbb4c770995028">lowerV8I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6d418ee6f30e69c9e0bbb4c770995028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of 8-lane i16 shuffles.  <br /></td></tr>
<tr class="separator:a6d418ee6f30e69c9e0bbb4c770995028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9ce51177fb829933797679cf064780" id="r_a0c9ce51177fb829933797679cf064780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c9ce51177fb829933797679cf064780">lowerShuffleWithPERMV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0c9ce51177fb829933797679cf064780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7304188de3005e0d0f0a62cbff5ad31" id="r_ac7304188de3005e0d0f0a62cbff5ad31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7304188de3005e0d0f0a62cbff5ad31">lowerV16I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac7304188de3005e0d0f0a62cbff5ad31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of v16i8 shuffles.  <br /></td></tr>
<tr class="separator:ac7304188de3005e0d0f0a62cbff5ad31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3750167f96cdf724a4be01f1cb6cb756" id="r_a3750167f96cdf724a4be01f1cb6cb756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3750167f96cdf724a4be01f1cb6cb756">lower128BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3750167f96cdf724a4be01f1cb6cb756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dispatching routine to lower various 128-bit x86 vector shuffles.  <br /></td></tr>
<tr class="separator:a3750167f96cdf724a4be01f1cb6cb756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2fb25fb122099a4f68952ea2f9f3c3" id="r_a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d2fb25fb122099a4f68952ea2f9f3c3">splitAndLowerShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to split vector shuffle into half-sized shuffles.  <br /></td></tr>
<tr class="separator:a9d2fb25fb122099a4f68952ea2f9f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255d172a12765f42d8097c1a33e73f63" id="r_a255d172a12765f42d8097c1a33e73f63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a255d172a12765f42d8097c1a33e73f63">lowerShuffleAsSplitOrBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a255d172a12765f42d8097c1a33e73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Either split a vector in halves or decompose the shuffles and the blend.  <br /></td></tr>
<tr class="separator:a255d172a12765f42d8097c1a33e73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa756e372b4d7da6ee89c3c01d5226f50" id="r_aa756e372b4d7da6ee89c3c01d5226f50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa756e372b4d7da6ee89c3c01d5226f50">lowerShuffleAsLanePermuteAndSHUFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa756e372b4d7da6ee89c3c01d5226f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf260b0a7ee2cfa1e24f28b771a5f24" id="r_a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cf260b0a7ee2cfa1e24f28b771a5f24">lowerShuffleAsLanePermuteAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation.  <br /></td></tr>
<tr class="separator:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270e46f49c0e0cb4e64e1dc05d4b60fd" id="r_a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a270e46f49c0e0cb4e64e1dc05d4b60fd">lowerShuffleAsLanePermuteAndShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation.  <br /></td></tr>
<tr class="separator:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf10af4763fc3f16c6e810e203b343ee" id="r_abf10af4763fc3f16c6e810e203b343ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf10af4763fc3f16c6e810e203b343ee">lowerV2X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:abf10af4763fc3f16c6e810e203b343ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering 2-lane 128-bit shuffles.  <br /></td></tr>
<tr class="separator:abf10af4763fc3f16c6e810e203b343ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e8de83af5610677bfb2759b16ed30a" id="r_a75e8de83af5610677bfb2759b16ed30a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75e8de83af5610677bfb2759b16ed30a">lowerShuffleAsLanePermuteAndRepeatedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a75e8de83af5610677bfb2759b16ed30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane.  <br /></td></tr>
<tr class="separator:a75e8de83af5610677bfb2759b16ed30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f61cf26d62c676d9c56f47aff24c055" id="r_a4f61cf26d62c676d9c56f47aff24c055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f61cf26d62c676d9c56f47aff24c055">getHalfShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">HalfMask</a>, int &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">HalfIdx1</a>, int &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">HalfIdx2</a>)</td></tr>
<tr class="memdesc:a4f61cf26d62c676d9c56f47aff24c055"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true.  <br /></td></tr>
<tr class="separator:a4f61cf26d62c676d9c56f47aff24c055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4f8734623aa917fe30c3cce1abf4a3" id="r_a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c4f8734623aa917fe30c3cce1abf4a3">getShuffleHalfVectors</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">HalfMask</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">HalfIdx1</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">HalfIdx2</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">UndefLower</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">UseConcat</a>=false)</td></tr>
<tr class="memdesc:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the output values from <a class="el" href="#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width.  <br /></td></tr>
<tr class="separator:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae7a219ba4edae3c3b73ed2e34a4b01" id="r_a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ae7a219ba4edae3c3b73ed2e34a4b01">lowerShuffleWithUndefHalf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF.  <br /></td></tr>
<tr class="separator:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a577e058575e5c1a377758eafcaf621" id="r_a2a577e058575e5c1a377758eafcaf621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a577e058575e5c1a377758eafcaf621">isShuffleMaskInputInPlace</a> (int Input, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a2a577e058575e5c1a377758eafcaf621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether the specified input (0 or 1) is in-place blended by the given mask.  <br /></td></tr>
<tr class="separator:a2a577e058575e5c1a377758eafcaf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35209eee5fcb8ae6f7f27dcf1aad26f2" id="r_a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35209eee5fcb8ae6f7f27dcf1aad26f2">lowerShuffleAsRepeatedMaskAndLanePermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes.  <br /></td></tr>
<tr class="separator:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5126ab4b72405faf02b4f15471e44afa" id="r_a5126ab4b72405faf02b4f15471e44afa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5126ab4b72405faf02b4f15471e44afa">matchShuffleWithSHUFPD</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ForceV1Zero</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ForceV2Zero</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ShuffleImm</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>)</td></tr>
<tr class="separator:a5126ab4b72405faf02b4f15471e44afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d59f381efe14f0ff45673a947d5e752" id="r_a5d59f381efe14f0ff45673a947d5e752"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d59f381efe14f0ff45673a947d5e752">lowerShuffleWithSHUFPD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5d59f381efe14f0ff45673a947d5e752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa56217f486efff0ef3cbf1b6a7f524" id="r_a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2fa56217f486efff0ef3cbf1b6a7f524">lowerShuffleAsVTRUNCAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95949df6cb1d7bda100278739b387ae4" id="r_a95949df6cb1d7bda100278739b387ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95949df6cb1d7bda100278739b387ae4">lowerV4F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a95949df6cb1d7bda100278739b387ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a95949df6cb1d7bda100278739b387ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49b62c7c6aee5221b1edd2922d43463" id="r_aa49b62c7c6aee5221b1edd2922d43463"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa49b62c7c6aee5221b1edd2922d43463">lowerV4I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa49b62c7c6aee5221b1edd2922d43463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit integer shuffles.  <br /></td></tr>
<tr class="separator:aa49b62c7c6aee5221b1edd2922d43463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a4583d15a1549667880c7bfb8d1515" id="r_ae4a4583d15a1549667880c7bfb8d1515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4a4583d15a1549667880c7bfb8d1515">lowerV8F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae4a4583d15a1549667880c7bfb8d1515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:ae4a4583d15a1549667880c7bfb8d1515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18af24f5c6174c2b5745fb2df1f6681f" id="r_a18af24f5c6174c2b5745fb2df1f6681f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18af24f5c6174c2b5745fb2df1f6681f">lowerV8I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a18af24f5c6174c2b5745fb2df1f6681f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a18af24f5c6174c2b5745fb2df1f6681f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9825a4649a44796ca264c208c18860" id="r_a3a9825a4649a44796ca264c208c18860"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a9825a4649a44796ca264c208c18860">lowerV16I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3a9825a4649a44796ca264c208c18860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 16-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a3a9825a4649a44796ca264c208c18860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd9ae65ec61dd5e07e5ed4b98c68312" id="r_a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bd9ae65ec61dd5e07e5ed4b98c68312">lowerV32I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 8-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d6ff96109b9309efae5cbdbcb04fed" id="r_a96d6ff96109b9309efae5cbdbcb04fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96d6ff96109b9309efae5cbdbcb04fed">lower256BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96d6ff96109b9309efae5cbdbcb04fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 256-bit x86 vector shuffles.  <br /></td></tr>
<tr class="separator:a96d6ff96109b9309efae5cbdbcb04fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7c6d51f5fc88c995098264f649357b" id="r_a1e7c6d51f5fc88c995098264f649357b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e7c6d51f5fc88c995098264f649357b">lowerV4X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1e7c6d51f5fc88c995098264f649357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a 128-bit shuffles.  <br /></td></tr>
<tr class="separator:a1e7c6d51f5fc88c995098264f649357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2d4b16b821d90cb2506496f4fe1cf" id="r_a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80b2d4b16b821d90cb2506496f4fe1cf">lowerV8F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafaf042072012185fe6b59d16b306644" id="r_aafaf042072012185fe6b59d16b306644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafaf042072012185fe6b59d16b306644">lowerV16F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aafaf042072012185fe6b59d16b306644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:aafaf042072012185fe6b59d16b306644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3532954b1c7887a8a0bc00311abd20" id="r_a8f3532954b1c7887a8a0bc00311abd20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f3532954b1c7887a8a0bc00311abd20">lowerV8I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8f3532954b1c7887a8a0bc00311abd20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a8f3532954b1c7887a8a0bc00311abd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764da3f6d8f5529a23fc52e4705d2fc8" id="r_a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a764da3f6d8f5529a23fc52e4705d2fc8">lowerV16I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f422515233e6de0de7b3114bc268d68" id="r_a5f422515233e6de0de7b3114bc268d68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f422515233e6de0de7b3114bc268d68">lowerV32I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5f422515233e6de0de7b3114bc268d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 16-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a5f422515233e6de0de7b3114bc268d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6932db7c5cddedce4a015637df0efa" id="r_a6a6932db7c5cddedce4a015637df0efa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a6932db7c5cddedce4a015637df0efa">lowerV64I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6a6932db7c5cddedce4a015637df0efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 64-lane 8-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a6a6932db7c5cddedce4a015637df0efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab470d50a207c5981bf85006f581a740b" id="r_ab470d50a207c5981bf85006f581a740b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab470d50a207c5981bf85006f581a740b">lower512BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab470d50a207c5981bf85006f581a740b"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 512-bit x86 vector shuffles.  <br /></td></tr>
<tr class="separator:ab470d50a207c5981bf85006f581a740b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5330aee63fc1e1cf7f4f0889d64631d5" id="r_a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5330aee63fc1e1cf7f4f0889d64631d5">lower1BitShuffleAsKSHIFTR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd7eb8543c78919acfa6775f750617" id="r_a0bdd7eb8543c78919acfa6775f750617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bdd7eb8543c78919acfa6775f750617">match1BitShuffleAsKSHIFT</a> (<a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskOffset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>)</td></tr>
<tr class="separator:a0bdd7eb8543c78919acfa6775f750617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c4d94b8b92e288f152e1f1d9e2598d" id="r_a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70c4d94b8b92e288f152e1f1d9e2598d">lower1BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd85fc336a77111219214bf7e779d1f" id="r_a6dd85fc336a77111219214bf7e779d1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dd85fc336a77111219214bf7e779d1f">canonicalizeShuffleMaskWithCommute</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a6dd85fc336a77111219214bf7e779d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that returns true if the shuffle mask should be commuted to improve canonicalization.  <br /></td></tr>
<tr class="separator:a6dd85fc336a77111219214bf7e779d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c1fef093fb9dfcad2e86ddd0a2a4e6" id="r_ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">lowerVECTOR_SHUFFLE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level lowering for x86 vector shuffles.  <br /></td></tr>
<tr class="separator:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac402e710afa6a0549f89ee90e9fa4cab" id="r_ac402e710afa6a0549f89ee90e9fa4cab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac402e710afa6a0549f89ee90e9fa4cab">lowerVSELECTtoVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac402e710afa6a0549f89ee90e9fa4cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a VSELECT instruction to a vector shuffle.  <br /></td></tr>
<tr class="separator:ac402e710afa6a0549f89ee90e9fa4cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6a6ccf92180726bf08404b1e112fe3" id="r_a3d6a6ccf92180726bf08404b1e112fe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d6a6ccf92180726bf08404b1e112fe3">LowerEXTRACT_VECTOR_ELT_SSE4</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4acdb0d749d0537888000052aadf256" id="r_af4acdb0d749d0537888000052aadf256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4acdb0d749d0537888000052aadf256">ExtractBitFromMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4acdb0d749d0537888000052aadf256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extract one bit from mask vector, like v16i1 or v8i1.  <br /></td></tr>
<tr class="separator:af4acdb0d749d0537888000052aadf256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753b74cc2bc0353743c54e17f9e8acb3" id="r_a753b74cc2bc0353743c54e17f9e8acb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a753b74cc2bc0353743c54e17f9e8acb3">InsertBitToMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a753b74cc2bc0353743c54e17f9e8acb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert one bit to mask vector, like v16i1 or v8i1.  <br /></td></tr>
<tr class="separator:a753b74cc2bc0353743c54e17f9e8acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e26c281236fd29f5a93e58a4397601" id="r_ae1e26c281236fd29f5a93e58a4397601"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1e26c281236fd29f5a93e58a4397601">LowerSCALAR_TO_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae1e26c281236fd29f5a93e58a4397601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebfb235de18f6e17d6d5de0a8b90b55" id="r_a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ebfb235de18f6e17d6d5de0a8b90b55">LowerINSERT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b17710e28f01fe6b3f57216670ca8a" id="r_ae9b17710e28f01fe6b3f57216670ca8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9b17710e28f01fe6b3f57216670ca8a">LowerEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae9b17710e28f01fe6b3f57216670ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74fd4c6931a775f0c91f363e37296a7" id="r_af74fd4c6931a775f0c91f363e37296a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af74fd4c6931a775f0c91f363e37296a7">GetTLSADDR</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">GA</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">InFlag</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PtrVT</a>, <a class="el" href="classunsigned.html">unsigned</a> ReturnReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classchar.html">char</a> OperandFlags, <a class="el" href="classbool.html">bool</a> LocalDynamic=false)</td></tr>
<tr class="separator:af74fd4c6931a775f0c91f363e37296a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e0473bcc59ce3b0c760f5a812be9ad" id="r_ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7e0473bcc59ce3b0c760f5a812be9ad">LowerToTLSGeneralDynamicModel32</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">GA</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PtrVT</a>)</td></tr>
<tr class="separator:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81621636cd7b12b67d6770529cb5411f" id="r_a81621636cd7b12b67d6770529cb5411f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81621636cd7b12b67d6770529cb5411f">LowerToTLSGeneralDynamicModel64</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">GA</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PtrVT</a>)</td></tr>
<tr class="separator:a81621636cd7b12b67d6770529cb5411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7701c80097736828e5b56c9066f03b5f" id="r_a7701c80097736828e5b56c9066f03b5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7701c80097736828e5b56c9066f03b5f">LowerToTLSLocalDynamicModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">GA</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PtrVT</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>)</td></tr>
<tr class="separator:a7701c80097736828e5b56c9066f03b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7092b8371f80f3acf826e7bfc1e00d92" id="r_a7092b8371f80f3acf826e7bfc1e00d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7092b8371f80f3acf826e7bfc1e00d92">LowerToTLSExecModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">GA</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PtrVT</a>, <a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">model</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isPIC</a>)</td></tr>
<tr class="separator:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63812eb1fe4e44df46b0b789597a8b5f" id="r_a63812eb1fe4e44df46b0b789597a8b5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63812eb1fe4e44df46b0b789597a8b5f">LowerShiftParts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a63812eb1fe4e44df46b0b789597a8b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount.  <br /></td></tr>
<tr class="separator:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1278833d086e5f200fcc7e576d2efa17" id="r_a1278833d086e5f200fcc7e576d2efa17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1278833d086e5f200fcc7e576d2efa17">LowerFunnelShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1278833d086e5f200fcc7e576d2efa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46ba9bbc15f412436d64a0c4197a624" id="r_ad46ba9bbc15f412436d64a0c4197a624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad46ba9bbc15f412436d64a0c4197a624">LowerI64IntToFP_AVX512DQ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad46ba9bbc15f412436d64a0c4197a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da15799bcbc2b44ff28821c1d6d8938" id="r_a1da15799bcbc2b44ff28821c1d6d8938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1da15799bcbc2b44ff28821c1d6d8938">useVectorCast</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FromVT</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ToVT</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1da15799bcbc2b44ff28821c1d6d8938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d9ecf254874e64ccf965ac120225b2" id="r_a20d9ecf254874e64ccf965ac120225b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20d9ecf254874e64ccf965ac120225b2">vectorizeExtractedCast</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Cast</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a20d9ecf254874e64ccf965ac120225b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction.  <br /></td></tr>
<tr class="separator:a20d9ecf254874e64ccf965ac120225b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eaaa8f69ab6ebfdb866e186a9a73335" id="r_a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9eaaa8f69ab6ebfdb866e186a9a73335">lowerFPToIntToFP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CastToFP</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a scalar cast to FP with a cast to integer operand (almost an ftrunc), try to vectorize the cast ops.  <br /></td></tr>
<tr class="separator:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d3eda20e8c2509c27df8a69efa727f" id="r_aa9d3eda20e8c2509c27df8a69efa727f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9d3eda20e8c2509c27df8a69efa727f">lowerINT_TO_FP_vXi64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa9d3eda20e8c2509c27df8a69efa727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2ee23542d36ae5b3a1e92a0ba347b" id="r_a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80b2ee23542d36ae5b3a1e92a0ba347b">shouldUseHorizontalOp</a> (<a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsSingleSource</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Horizontal vector math instructions may be slower than normal math with shuffles.  <br /></td></tr>
<tr class="separator:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29641e3c24cbb1b35105b997e9c9706c" id="r_a29641e3c24cbb1b35105b997e9c9706c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29641e3c24cbb1b35105b997e9c9706c">LowerUINT_TO_FP_i64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a29641e3c24cbb1b35105b997e9c9706c"><td class="mdescLeft">&#160;</td><td class="mdescRight">64-bit unsigned integer to double expansion.  <br /></td></tr>
<tr class="separator:a29641e3c24cbb1b35105b997e9c9706c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab788a4c731deb3197f1b67c44547dd2b" id="r_ab788a4c731deb3197f1b67c44547dd2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab788a4c731deb3197f1b67c44547dd2b">LowerUINT_TO_FP_i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab788a4c731deb3197f1b67c44547dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit unsigned integer to float expansion.  <br /></td></tr>
<tr class="separator:ab788a4c731deb3197f1b67c44547dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877d2e5fee683a94bd9b3f900d4c4ec4" id="r_a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a877d2e5fee683a94bd9b3f900d4c4ec4">lowerUINT_TO_FP_v2i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98731b22c0582184ad3b6b9594291fdc" id="r_a98731b22c0582184ad3b6b9594291fdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98731b22c0582184ad3b6b9594291fdc">lowerUINT_TO_FP_vXi32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a98731b22c0582184ad3b6b9594291fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c2360d891e5990c6706c81b907294b" id="r_a37c2360d891e5990c6706c81b907294b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37c2360d891e5990c6706c81b907294b">lowerUINT_TO_FP_vec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a37c2360d891e5990c6706c81b907294b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d872d30f268db85a654038c87afa4a" id="r_a84d872d30f268db85a654038c87afa4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84d872d30f268db85a654038c87afa4a">LowerAVXExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a84d872d30f268db85a654038c87afa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1071afbf745020c496e125cc4b4951" id="r_a0c1071afbf745020c496e125cc4b4951"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c1071afbf745020c496e125cc4b4951">SplitAndExtendv16i1</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtOpc</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0c1071afbf745020c496e125cc4b4951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2ea32f73b6a5220cec5e5386cbd365" id="r_afd2ea32f73b6a5220cec5e5386cbd365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd2ea32f73b6a5220cec5e5386cbd365">LowerZERO_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afd2ea32f73b6a5220cec5e5386cbd365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37beb02a4ace10bc841524083344c448" id="r_a37beb02a4ace10bc841524083344c448"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37beb02a4ace10bc841524083344c448">LowerZERO_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a37beb02a4ace10bc841524083344c448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa038574a2252340dd1eb6885856717ce" id="r_aa038574a2252340dd1eb6885856717ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa038574a2252340dd1eb6885856717ce">truncateVectorWithPACK</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DstVT</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa038574a2252340dd1eb6885856717ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to recursively truncate vector elements in half with PACKSS/PACKUS.  <br /></td></tr>
<tr class="separator:aa038574a2252340dd1eb6885856717ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ae18855aebf3ce81f6bfcd6b251c6b" id="r_a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81ae18855aebf3ce81f6bfcd6b251c6b">LowerTruncateVecI1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb575c2fb66cdcd28cdb35faaf88621" id="r_a5eb575c2fb66cdcd28cdb35faaf88621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5eb575c2fb66cdcd28cdb35faaf88621">LowerFP16_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5eb575c2fb66cdcd28cdb35faaf88621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd78cdbc9a4862c30576152d2412277" id="r_a1dd78cdbc9a4862c30576152d2412277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dd78cdbc9a4862c30576152d2412277">LowerFP_TO_FP16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1dd78cdbc9a4862c30576152d2412277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2767f8eee1081f134faf268a76b0d6" id="r_a4d2767f8eee1081f134faf268a76b0d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d2767f8eee1081f134faf268a76b0d6">lowerAddSubToHorizontalOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4d2767f8eee1081f134faf268a76b0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation.  <br /></td></tr>
<tr class="separator:a4d2767f8eee1081f134faf268a76b0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2731249115c18b6fbd58ad75ce431f9" id="r_ab2731249115c18b6fbd58ad75ce431f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2731249115c18b6fbd58ad75ce431f9">LowerFROUND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2731249115c18b6fbd58ad75ce431f9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a> is defined to round to nearest with ties rounding away from 0.  <br /></td></tr>
<tr class="separator:ab2731249115c18b6fbd58ad75ce431f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05773b4901540ea7eaeb572cce9b00d" id="r_ac05773b4901540ea7eaeb572cce9b00d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac05773b4901540ea7eaeb572cce9b00d">LowerFABSorFNEG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac05773b4901540ea7eaeb572cce9b00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The only differences between FABS and FNEG are the mask and the logic op.  <br /></td></tr>
<tr class="separator:ac05773b4901540ea7eaeb572cce9b00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7ab426f010b3402a1e9e6a9fef1327" id="r_abc7ab426f010b3402a1e9e6a9fef1327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc7ab426f010b3402a1e9e6a9fef1327">LowerFCOPYSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1203a47f70c03c0125b4333f900452d" id="r_aa1203a47f70c03c0125b4333f900452d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1203a47f70c03c0125b4333f900452d">LowerFGETSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1203a47f70c03c0125b4333f900452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a82db92ba93d25912aaff75190896d" id="r_a10a82db92ba93d25912aaff75190896d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10a82db92ba93d25912aaff75190896d">getSETCC</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EFLAGS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a10a82db92ba93d25912aaff75190896d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for creating a <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> node.  <br /></td></tr>
<tr class="separator:a10a82db92ba93d25912aaff75190896d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079f719b6af4bba305e041821a1e3da0" id="r_a079f719b6af4bba305e041821a1e3da0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a079f719b6af4bba305e041821a1e3da0">matchScalarReduction</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> BinOp, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;SrcOps, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; *<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcMask</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>)</td></tr>
<tr class="memdesc:a079f719b6af4bba305e041821a1e3da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for matching OR(EXTRACTELT(X,0),OR(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns.  <br /></td></tr>
<tr class="separator:a079f719b6af4bba305e041821a1e3da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04cafcab84139fba2f8ba5a54c571646" id="r_a04cafcab84139fba2f8ba5a54c571646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04cafcab84139fba2f8ba5a54c571646">LowerVectorAllZero</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>)</td></tr>
<tr class="separator:a04cafcab84139fba2f8ba5a54c571646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1815c4bfbc2bc521fcddd45c47eade" id="r_aaf1815c4bfbc2bc521fcddd45c47eade"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf1815c4bfbc2bc521fcddd45c47eade">MatchVectorAllZeroTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>)</td></tr>
<tr class="separator:aaf1815c4bfbc2bc521fcddd45c47eade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37275b44ee2af4598d1782f93d9204f3" id="r_a37275b44ee2af4598d1782f93d9204f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37275b44ee2af4598d1782f93d9204f3">hasNonFlagsUse</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a37275b44ee2af4598d1782f93d9204f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if <code>Op</code> has a use that doesn't just read flags.  <br /></td></tr>
<tr class="separator:a37275b44ee2af4598d1782f93d9204f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22da37f57bbc851650a8f862d2d8446" id="r_ab22da37f57bbc851650a8f862d2d8446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab22da37f57bbc851650a8f862d2d8446">isProfitableToUseFlagOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ab22da37f57bbc851650a8f862d2d8446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e92ebfc4928d306bab0f2049c710c6" id="r_a82e92ebfc4928d306bab0f2049c710c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82e92ebfc4928d306bab0f2049c710c6">EmitTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a82e92ebfc4928d306bab0f2049c710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "test Op0,Op0", or something equivalent.  <br /></td></tr>
<tr class="separator:a82e92ebfc4928d306bab0f2049c710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a1701790033b3d84938d44c913da11" id="r_aa4a1701790033b3d84938d44c913da11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4a1701790033b3d84938d44c913da11">EmitCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa4a1701790033b3d84938d44c913da11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent.  <br /></td></tr>
<tr class="separator:aa4a1701790033b3d84938d44c913da11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169a5444936c426ebb00c38f8ad66f49" id="r_a169a5444936c426ebb00c38f8ad66f49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a169a5444936c426ebb00c38f8ad66f49">LowerAndToBT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>)</td></tr>
<tr class="memdesc:a169a5444936c426ebb00c38f8ad66f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Result of 'and' is compared against zero.  <br /></td></tr>
<tr class="separator:a169a5444936c426ebb00c38f8ad66f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a9e42036b3abfc6817945874ad750" id="r_a081a9e42036b3abfc6817945874ad750"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a081a9e42036b3abfc6817945874ad750">translateX86FSETCC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SetCCOpcode</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsAlwaysSignaling</a>)</td></tr>
<tr class="memdesc:a081a9e42036b3abfc6817945874ad750"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turns an <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> into a value suitable for SSE floating-point mask CMPs.  <br /></td></tr>
<tr class="separator:a081a9e42036b3abfc6817945874ad750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76cdaa0d25879801aad7e979d150c2ff" id="r_a76cdaa0d25879801aad7e979d150c2ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76cdaa0d25879801aad7e979d150c2ff">splitIntVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a76cdaa0d25879801aad7e979d150c2ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back.  <br /></td></tr>
<tr class="separator:a76cdaa0d25879801aad7e979d150c2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378cceaec077c863e95c8994ad9ba58b" id="r_a378cceaec077c863e95c8994ad9ba58b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a378cceaec077c863e95c8994ad9ba58b">LowerIntVSETCC_AVX512</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a378cceaec077c863e95c8994ad9ba58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6aa89a7623063db8a64b10f9cf02fd" id="r_a0f6aa89a7623063db8a64b10f9cf02fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f6aa89a7623063db8a64b10f9cf02fd">incDecVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsInc</a>)</td></tr>
<tr class="memdesc:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a buildvector constant, return a new vector constant with each element incremented or decremented.  <br /></td></tr>
<tr class="separator:a0f6aa89a7623063db8a64b10f9cf02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2accb7898d532d8c1ed1b70621dcf22d" id="r_a2accb7898d532d8c1ed1b70621dcf22d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2accb7898d532d8c1ed1b70621dcf22d">LowerVSETCCWithSUBUS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2accb7898d532d8c1ed1b70621dcf22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">As another special case, use PSUBUS[BW] when it's profitable.  <br /></td></tr>
<tr class="separator:a2accb7898d532d8c1ed1b70621dcf22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd57a066d3b3d5ca417117df41ca120c" id="r_abd57a066d3b3d5ca417117df41ca120c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd57a066d3b3d5ca417117df41ca120c">LowerVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abd57a066d3b3d5ca417117df41ca120c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18843293b20477a5002cce9ce51ca48" id="r_af18843293b20477a5002cce9ce51ca48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af18843293b20477a5002cce9ce51ca48">EmitAVX512Test</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">X86CC</a>)</td></tr>
<tr class="separator:af18843293b20477a5002cce9ce51ca48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651517ed6e7ef461a9ef4f78a060f18a" id="r_a651517ed6e7ef461a9ef4f78a060f18a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a651517ed6e7ef461a9ef4f78a060f18a">getX86XALUOOp</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a651517ed6e7ef461a9ef4f78a060f18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f" id="r_aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78847db29ed7d2a85930f543e6e76843" id="r_a78847db29ed7d2a85930f543e6e76843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78847db29ed7d2a85930f543e6e76843">isX86LogicalCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a78847db29ed7d2a85930f543e6e76843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if opcode is a X86 logical comparison.  <br /></td></tr>
<tr class="separator:a78847db29ed7d2a85930f543e6e76843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdf309a14a1e82cc28f67e6f45745b5" id="r_aecdf309a14a1e82cc28f67e6f45745b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecdf309a14a1e82cc28f67e6f45745b5">isTruncWithZeroHighBitsInput</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14326d7be5cc69f8a745d0aed1af3ab" id="r_af14326d7be5cc69f8a745d0aed1af3ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af14326d7be5cc69f8a745d0aed1af3ab">LowerSIGN_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af14326d7be5cc69f8a745d0aed1af3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c1da0d6397508803e61b56652580f6" id="r_a14c1da0d6397508803e61b56652580f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14c1da0d6397508803e61b56652580f6">LowerANY_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a14c1da0d6397508803e61b56652580f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a2f745da12a487f957812160298aa7" id="r_ad1a2f745da12a487f957812160298aa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1a2f745da12a487f957812160298aa7">LowerEXTEND_VECTOR_INREG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad1a2f745da12a487f957812160298aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b19574b3ca4ba61aec3275548e416e4" id="r_a8b19574b3ca4ba61aec3275548e416e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b19574b3ca4ba61aec3275548e416e4">LowerSIGN_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8b19574b3ca4ba61aec3275548e416e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e73a48328462ff271d3a9bb6c4694af" id="r_a6e73a48328462ff271d3a9bb6c4694af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e73a48328462ff271d3a9bb6c4694af">splitVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6e73a48328462ff271d3a9bb6c4694af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change a vector store into a pair of half-size vector stores.  <br /></td></tr>
<tr class="separator:a6e73a48328462ff271d3a9bb6c4694af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda6315d246cafab6d912b425d4e7218" id="r_aeda6315d246cafab6d912b425d4e7218"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeda6315d246cafab6d912b425d4e7218">scalarizeVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">StoreVT</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aeda6315d246cafab6d912b425d4e7218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scalarize a vector store, bitcasting to TargetVT to determine the scalar type.  <br /></td></tr>
<tr class="separator:aeda6315d246cafab6d912b425d4e7218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05914158f39e230548b1b743eee2e5f6" id="r_a05914158f39e230548b1b743eee2e5f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05914158f39e230548b1b743eee2e5f6">LowerStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05914158f39e230548b1b743eee2e5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47413709ef916baf36607da462d93ccc" id="r_a47413709ef916baf36607da462d93ccc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47413709ef916baf36607da462d93ccc">LowerLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a47413709ef916baf36607da462d93ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20572d2a5543e9ee62228ec92cabc614" id="r_a20572d2a5543e9ee62228ec92cabc614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20572d2a5543e9ee62228ec92cabc614">isAndOrOfSetCCs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc)</td></tr>
<tr class="memdesc:a20572d2a5543e9ee62228ec92cabc614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if node is an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a> or <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> of two <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> nodes each of which has no other use apart from the AND / OR.  <br /></td></tr>
<tr class="separator:a20572d2a5543e9ee62228ec92cabc614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84269093cb913d8f68ea84f72d75dee1" id="r_a84269093cb913d8f68ea84f72d75dee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84269093cb913d8f68ea84f72d75dee1">LowerVACOPY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a84269093cb913d8f68ea84f72d75dee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae1a1e766f05a764ea4cb9ca42212d7" id="r_adae1a1e766f05a764ea4cb9ca42212d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adae1a1e766f05a764ea4cb9ca42212d7">getTargetVShiftUniformOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsVariable</a>)</td></tr>
<tr class="separator:adae1a1e766f05a764ea4cb9ca42212d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cedb117165debe9de7d0a038f9da333" id="r_a4cedb117165debe9de7d0a038f9da333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cedb117165debe9de7d0a038f9da333">getTargetVShiftByConstNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, uint64_t ShiftAmt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a4cedb117165debe9de7d0a038f9da333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts where the shift amount is a constant.  <br /></td></tr>
<tr class="separator:a4cedb117165debe9de7d0a038f9da333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316cc12c0a64a8cca4bc0f2253adc9c3" id="r_a316cc12c0a64a8cca4bc0f2253adc9c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a316cc12c0a64a8cca4bc0f2253adc9c3">getTargetVShiftNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ShAmt</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a316cc12c0a64a8cca4bc0f2253adc9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts where the shift amount may or may not be a constant.  <br /></td></tr>
<tr class="separator:a316cc12c0a64a8cca4bc0f2253adc9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f821dff38ffee838e1212ab490c9d" id="r_a364f821dff38ffee838e1212ab490c9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a364f821dff38ffee838e1212ab490c9d">getScalarMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PreservedSrc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a364f821dff38ffee838e1212ab490c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an SDNode for a predicated scalar operation.  <br /></td></tr>
<tr class="separator:a364f821dff38ffee838e1212ab490c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3638f5716ead3f20d8d8e348c10d8619" id="r_a3638f5716ead3f20d8d8e348c10d8619"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3638f5716ead3f20d8d8e348c10d8619">getSEHRegistrationNodeSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn)</td></tr>
<tr class="separator:a3638f5716ead3f20d8d8e348c10d8619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfeaf9db4445cbd2d43f260218036006" id="r_adfeaf9db4445cbd2d43f260218036006"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfeaf9db4445cbd2d43f260218036006">recoverFramePointer</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EntryEBP</a>)</td></tr>
<tr class="memdesc:adfeaf9db4445cbd2d43f260218036006"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP.  <br /></td></tr>
<tr class="separator:adfeaf9db4445cbd2d43f260218036006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0563473c2eed4e233b639b9ae36911" id="r_aee0563473c2eed4e233b639b9ae36911"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee0563473c2eed4e233b639b9ae36911">getAVX2GatherNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ScaleOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aee0563473c2eed4e233b639b9ae36911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c0a729d679d7c1b8504537fbec5840" id="r_a75c0a729d679d7c1b8504537fbec5840"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75c0a729d679d7c1b8504537fbec5840">getGatherNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ScaleOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a75c0a729d679d7c1b8504537fbec5840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f02653f9d350105b1ffc704762f90a" id="r_a58f02653f9d350105b1ffc704762f90a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58f02653f9d350105b1ffc704762f90a">getScatterNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ScaleOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a58f02653f9d350105b1ffc704762f90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faf3b82955e9d3292cda43f3e23c706" id="r_a5faf3b82955e9d3292cda43f3e23c706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5faf3b82955e9d3292cda43f3e23c706">getPrefetchNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ScaleOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5faf3b82955e9d3292cda43f3e23c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53402f6e918f527e92ecdc700d88c472" id="r_a53402f6e918f527e92ecdc700d88c472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53402f6e918f527e92ecdc700d88c472">expandIntrinsicWChainHelper</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> TargetOpcode, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:a53402f6e918f527e92ecdc700d88c472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX.  <br /></td></tr>
<tr class="separator:a53402f6e918f527e92ecdc700d88c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae020054e3ff6b34b048afacab677d69b" id="r_ae020054e3ff6b34b048afacab677d69b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae020054e3ff6b34b048afacab677d69b">getReadTimeStampCounter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:ae020054e3ff6b34b048afacab677d69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp).  <br /></td></tr>
<tr class="separator:ae020054e3ff6b34b048afacab677d69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7e327f795df40244e9d4588012967e" id="r_a1b7e327f795df40244e9d4588012967e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b7e327f795df40244e9d4588012967e">LowerREADCYCLECOUNTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1b7e327f795df40244e9d4588012967e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e2f37a60e885bd69486129d21fa2e3" id="r_ab9e2f37a60e885bd69486129d21fa2e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9e2f37a60e885bd69486129d21fa2e3">MarkEHRegistrationNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab9e2f37a60e885bd69486129d21fa2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60042ade4e9f78685951abca938adfbe" id="r_a60042ade4e9f78685951abca938adfbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60042ade4e9f78685951abca938adfbe">MarkEHGuard</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a60042ade4e9f78685951abca938adfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6fb007544370ca4b58acfb265f652b" id="r_a9a6fb007544370ca4b58acfb265f652b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a6fb007544370ca4b58acfb265f652b">EmitTruncSStore</a> (<a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SignedSat</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dl</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr, <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MemVT</a>, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9a6fb007544370ca4b58acfb265f652b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Truncating Store with signed or unsigned saturation.  <br /></td></tr>
<tr class="separator:a9a6fb007544370ca4b58acfb265f652b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a7555a5e8952967c42a91439bd617" id="r_a021a7555a5e8952967c42a91439bd617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a021a7555a5e8952967c42a91439bd617">EmitMaskedTruncSStore</a> (<a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SignedSat</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dl</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Ptr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MemVT</a>, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a021a7555a5e8952967c42a91439bd617"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Masked Truncating Store with signed or unsigned saturation.  <br /></td></tr>
<tr class="separator:a021a7555a5e8952967c42a91439bd617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a5e94166cf78354826b46e402ebcd9" id="r_a25a5e94166cf78354826b46e402ebcd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25a5e94166cf78354826b46e402ebcd9">LowerINTRINSIC_W_CHAIN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a25a5e94166cf78354826b46e402ebcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187168567f5f0395fd0a59b85c35342b" id="r_a187168567f5f0395fd0a59b85c35342b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a187168567f5f0395fd0a59b85c35342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4692dbbc5a351d59bc68fe4f3fa0ed3" id="r_af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4692dbbc5a351d59bc68fe4f3fa0ed3">LowerVectorCTLZ_AVX512CDI</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector CTLZ using native supported vector CTLZ instruction.  <br /></td></tr>
<tr class="separator:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b1fa269a5cff8ff05a92e60a39427b" id="r_a18b1fa269a5cff8ff05a92e60a39427b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18b1fa269a5cff8ff05a92e60a39427b">LowerVectorCTLZInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a18b1fa269a5cff8ff05a92e60a39427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b7c811809d981b2f927c388aa43648" id="r_ad4b7c811809d981b2f927c388aa43648"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4b7c811809d981b2f927c388aa43648">LowerVectorCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4b7c811809d981b2f927c388aa43648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb99d43948db877f0e3482ae01b8a07" id="r_a3bb99d43948db877f0e3482ae01b8a07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bb99d43948db877f0e3482ae01b8a07">LowerCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bb99d43948db877f0e3482ae01b8a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e895a2d7ffa6503288c78b2979ab0e8" id="r_a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e895a2d7ffa6503288c78b2979ab0e8">LowerCTTZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285bb9e7e94d9755aadf7680ebf4af97" id="r_a285bb9e7e94d9755aadf7680ebf4af97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a285bb9e7e94d9755aadf7680ebf4af97">lowerAddSub</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a285bb9e7e94d9755aadf7680ebf4af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9601b4bf1ad70c2fe4534ecf69c165f" id="r_ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9601b4bf1ad70c2fe4534ecf69c165f">LowerADDSAT_SUBSAT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9488f8e3a8bd2dafa658fc48419f3b2" id="r_af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9488f8e3a8bd2dafa658fc48419f3b2">LowerABS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6c0d3c5a9c3ebaf43a95e44f41a54f" id="r_a2d6c0d3c5a9c3ebaf43a95e44f41a54f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d6c0d3c5a9c3ebaf43a95e44f41a54f">LowerMINMAX</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2d6c0d3c5a9c3ebaf43a95e44f41a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b5afe10336a33630e00f86fab07c87" id="r_ae3b5afe10336a33630e00f86fab07c87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3b5afe10336a33630e00f86fab07c87">LowerMUL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae3b5afe10336a33630e00f86fab07c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b50dba6968ef240c092133600946ef9" id="r_a4b50dba6968ef240c092133600946ef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b50dba6968ef240c092133600946ef9">LowerMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b50dba6968ef240c092133600946ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41791bc04255e428963e9f7406a5d34" id="r_ae41791bc04255e428963e9f7406a5d34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae41791bc04255e428963e9f7406a5d34">SupportedVectorShiftWithImm</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:ae41791bc04255e428963e9f7406a5d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6eb35df4fc48b6df49939330ead515" id="r_aee6eb35df4fc48b6df49939330ead515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee6eb35df4fc48b6df49939330ead515">SupportedVectorShiftWithBaseAmnt</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aee6eb35df4fc48b6df49939330ead515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffc020a5ff49cc3075808be7356e089" id="r_aeffc020a5ff49cc3075808be7356e089"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeffc020a5ff49cc3075808be7356e089">SupportedVectorVarShift</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aeffc020a5ff49cc3075808be7356e089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79dfafcd02289a12260b66bb465e09df" id="r_a79dfafcd02289a12260b66bb465e09df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79dfafcd02289a12260b66bb465e09df">LowerScalarImmediateShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a79dfafcd02289a12260b66bb465e09df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c398417d5a2075561c4f59a3929511" id="r_a51c398417d5a2075561c4f59a3929511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51c398417d5a2075561c4f59a3929511">LowerScalarVariableShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a51c398417d5a2075561c4f59a3929511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbea4eec70051ce3e57b94badc624a2" id="r_a3bbea4eec70051ce3e57b94badc624a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bbea4eec70051ce3e57b94badc624a2">convertShiftLeftToScale</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Amt</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bbea4eec70051ce3e57b94badc624a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4871d6290298d9eaae5b5da0160e5a21" id="r_a4871d6290298d9eaae5b5da0160e5a21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4871d6290298d9eaae5b5da0160e5a21">LowerRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4871d6290298d9eaae5b5da0160e5a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9eafdb86a4886460650cc2b9cec78f" id="r_aca9eafdb86a4886460650cc2b9cec78f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca9eafdb86a4886460650cc2b9cec78f">emitLockedStackOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:aca9eafdb86a4886460650cc2b9cec78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix.  <br /></td></tr>
<tr class="separator:aca9eafdb86a4886460650cc2b9cec78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51119c288ceff3e4c55b87c3dbcedeb3" id="r_a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51119c288ceff3e4c55b87c3dbcedeb3">LowerATOMIC_FENCE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f436f6b3196efa8801aadaaf8dd52e" id="r_af9f436f6b3196efa8801aadaaf8dd52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9f436f6b3196efa8801aadaaf8dd52e">LowerCMP_SWAP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9f436f6b3196efa8801aadaaf8dd52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9cc3992fa2c2c207bcbbba87b02760" id="r_a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d9cc3992fa2c2c207bcbbba87b02760">getPMOVMSKB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce8ae9aaa34fdd7062856c126e18f43" id="r_a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ce8ae9aaa34fdd7062856c126e18f43">LowerBITCAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dce3b2fe48f1863a7902d7c02692db5" id="r_a5dce3b2fe48f1863a7902d7c02692db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dce3b2fe48f1863a7902d7c02692db5">LowerHorizontalByteSum</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5dce3b2fe48f1863a7902d7c02692db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the horizontal sum of bytes in V for the elements of VT.  <br /></td></tr>
<tr class="separator:a5dce3b2fe48f1863a7902d7c02692db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e64ed34d142c2680648d09c25ee51e4" id="r_a2e64ed34d142c2680648d09c25ee51e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e64ed34d142c2680648d09c25ee51e4">LowerVectorCTPOPInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2e64ed34d142c2680648d09c25ee51e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240e5690e86df4dda7eaf9a8788c0980" id="r_a240e5690e86df4dda7eaf9a8788c0980"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a240e5690e86df4dda7eaf9a8788c0980">LowerVectorCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a240e5690e86df4dda7eaf9a8788c0980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc542a55f0fcdd04e45a769ea8fca8f" id="r_a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fc542a55f0fcdd04e45a769ea8fca8f">LowerCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada7984f8ada9c0d22fe9b269f60f614" id="r_aada7984f8ada9c0d22fe9b269f60f614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aada7984f8ada9c0d22fe9b269f60f614">LowerBITREVERSE_XOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aada7984f8ada9c0d22fe9b269f60f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2689b832f03d85c8c3f2a096b653f75" id="r_ab2689b832f03d85c8c3f2a096b653f75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2689b832f03d85c8c3f2a096b653f75">LowerBITREVERSE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab2689b832f03d85c8c3f2a096b653f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5271931ee931884bd81330b82a17f9f9" id="r_a5271931ee931884bd81330b82a17f9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5271931ee931884bd81330b82a17f9f9">lowerAtomicArithWithLOCK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5271931ee931884bd81330b82a17f9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7d14ce641064b70c1b921dd97afd3e" id="r_a3b7d14ce641064b70c1b921dd97afd3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b7d14ce641064b70c1b921dd97afd3e">lowerAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a3b7d14ce641064b70c1b921dd97afd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower atomic_load_ops into LOCK-prefixed operations.  <br /></td></tr>
<tr class="separator:a3b7d14ce641064b70c1b921dd97afd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62712c499928ed783ba6329269bbc8f9" id="r_a62712c499928ed783ba6329269bbc8f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62712c499928ed783ba6329269bbc8f9">LowerATOMIC_STORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a62712c499928ed783ba6329269bbc8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab958d0f7e896ff9eaf3f724852032fa7" id="r_ab958d0f7e896ff9eaf3f724852032fa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab958d0f7e896ff9eaf3f724852032fa7">LowerADDSUBCARRY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab958d0f7e896ff9eaf3f724852032fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e11fac59331e5e9704295214a2d5ee" id="r_a51e11fac59331e5e9704295214a2d5ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51e11fac59331e5e9704295214a2d5ee">LowerFSINCOS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51e11fac59331e5e9704295214a2d5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5470848197ac902e80545f0d08aa1c" id="r_a8c5470848197ac902e80545f0d08aa1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c5470848197ac902e80545f0d08aa1c">ExtendToType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">InOp</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NVT</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FillWithZeroes</a>=false)</td></tr>
<tr class="memdesc:a8c5470848197ac902e80545f0d08aa1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector input to a vector of NVT.  <br /></td></tr>
<tr class="separator:a8c5470848197ac902e80545f0d08aa1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f26c84bb612e3bd4acb003a3cdbdc7" id="r_a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42f26c84bb612e3bd4acb003a3cdbdc7">LowerMSCATTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af682dbf33bab9c483fe52d9edd85422c" id="r_af682dbf33bab9c483fe52d9edd85422c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af682dbf33bab9c483fe52d9edd85422c">LowerMLOAD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af682dbf33bab9c483fe52d9edd85422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbf01443deb8406807eaf5afe109f56" id="r_a8cbf01443deb8406807eaf5afe109f56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cbf01443deb8406807eaf5afe109f56">LowerMSTORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8cbf01443deb8406807eaf5afe109f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8245c7a15b6042f1346d528db83476a9" id="r_a8245c7a15b6042f1346d528db83476a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8245c7a15b6042f1346d528db83476a9">LowerMGATHER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8245c7a15b6042f1346d528db83476a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3d665855cae4e412e40108809ea91d" id="r_a8d3d665855cae4e412e40108809ea91d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d3d665855cae4e412e40108809ea91d">LowerADDRSPACECAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d3d665855cae4e412e40108809ea91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9238cf9b77cdeb78b65281c229d2dfd0" id="r_a9238cf9b77cdeb78b65281c229d2dfd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9238cf9b77cdeb78b65281c229d2dfd0">LowerCVTPS2PH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9238cf9b77cdeb78b65281c229d2dfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10cf44c8132db33091188f9530e9dee" id="r_af10cf44c8132db33091188f9530e9dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af10cf44c8132db33091188f9530e9dee">isEFLAGSLiveAfter</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Itr</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)</td></tr>
<tr class="separator:af10cf44c8132db33091188f9530e9dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a9214d6e92afcb3e956a5891522bed" id="r_a13a9214d6e92afcb3e956a5891522bed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13a9214d6e92afcb3e956a5891522bed">emitXBegin</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a13a9214d6e92afcb3e956a5891522bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to emit xbegin specifying the start of an RTM region.  <br /></td></tr>
<tr class="separator:a13a9214d6e92afcb3e956a5891522bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c612539445f4446eb1900f515b438ea" id="r_a3c612539445f4446eb1900f515b438ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c612539445f4446eb1900f515b438ea">checkAndUpdateEFLAGSKill</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SelectItr</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a3c612539445f4446eb1900f515b438ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668dc2e56825f61a14fbb3116315668f" id="r_a668dc2e56825f61a14fbb3116315668f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a668dc2e56825f61a14fbb3116315668f">isCMOVPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a668dc2e56825f61a14fbb3116315668f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22444fb95050a5bef1c689e5bc9b064e" id="r_a22444fb95050a5bef1c689e5bc9b064e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22444fb95050a5bef1c689e5bc9b064e">createPHIsForCMOVsInSinkBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MIItBegin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MIItEnd</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">TrueMBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">FalseMBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SinkMBB</a>)</td></tr>
<tr class="separator:a22444fb95050a5bef1c689e5bc9b064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6420ad77b9c213cea2ae49052e0ff55a" id="r_a6420ad77b9c213cea2ae49052e0ff55a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6420ad77b9c213cea2ae49052e0ff55a">getSUBriOpcode</a> (<a class="el" href="classbool.html">bool</a> IsLP64, int64_t Imm)</td></tr>
<tr class="separator:a6420ad77b9c213cea2ae49052e0ff55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f8d5cb14c373704b5faf9320598eb3" id="r_ac6f8d5cb14c373704b5faf9320598eb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6f8d5cb14c373704b5faf9320598eb3">getOpcodeForIndirectThunk</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RPOpc</a>)</td></tr>
<tr class="separator:ac6f8d5cb14c373704b5faf9320598eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72580c3c077be0ea41a3636088e0e9d0" id="r_a72580c3c077be0ea41a3636088e0e9d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72580c3c077be0ea41a3636088e0e9d0">getIndirectThunkSymbol</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a72580c3c077be0ea41a3636088e0e9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb3e984dfd51a52d5ab5050a30cd4d4" id="r_addb3e984dfd51a52d5ab5050a30cd4d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#addb3e984dfd51a52d5ab5050a30cd4d4">narrowLoadToVZLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">LN</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MemVT</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:addb3e984dfd51a52d5ab5050a30cd4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d330eb9d6ec769b93a28153f07680cc" id="r_a5d330eb9d6ec769b93a28153f07680cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d330eb9d6ec769b93a28153f07680cc">matchUnaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskVT</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowFloatDomain</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowIntDomain</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstVT</a>)</td></tr>
<tr class="separator:a5d330eb9d6ec769b93a28153f07680cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ede4b99a277cb2f722c399ad683a167" id="r_a1ede4b99a277cb2f722c399ad683a167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ede4b99a277cb2f722c399ad683a167">matchUnaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskVT</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowFloatDomain</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowIntDomain</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ShuffleVT</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PermuteImm</a>)</td></tr>
<tr class="separator:a1ede4b99a277cb2f722c399ad683a167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8006302bcaef8b07c0b8da5ea36fc2" id="r_aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad8006302bcaef8b07c0b8da5ea36fc2">matchBinaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskVT</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowFloatDomain</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowIntDomain</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstVT</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsUnary</a>)</td></tr>
<tr class="separator:aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a69bfc728391a45832d24dca6c93abc" id="r_a0a69bfc728391a45832d24dca6c93abc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a69bfc728391a45832d24dca6c93abc">matchBinaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaskVT</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zeroable</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowFloatDomain</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowIntDomain</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">V1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ShuffleVT</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PermuteImm</a>)</td></tr>
<tr class="separator:a0a69bfc728391a45832d24dca6c93abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d43a70a4dcc8f8acaa0815aaa7a3b7e" id="r_a3d43a70a4dcc8f8acaa0815aaa7a3b7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d43a70a4dcc8f8acaa0815aaa7a3b7e">combineX86ShuffleChainWithExtract</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseMask</a>, int Depth, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasVariableMask</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowVariableMask</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a3d43a70a4dcc8f8acaa0815aaa7a3b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab690ff38fcd1333381c4fd406eb7e016" id="r_ab690ff38fcd1333381c4fd406eb7e016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab690ff38fcd1333381c4fd406eb7e016">combineX86ShuffleChain</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseMask</a>, int Depth, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasVariableMask</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowVariableMask</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab690ff38fcd1333381c4fd406eb7e016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine an arbitrary chain of shuffles into a single instruction if possible.  <br /></td></tr>
<tr class="separator:ab690ff38fcd1333381c4fd406eb7e016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1fb4b827e6776c860e56776c23d72b" id="r_aaf1fb4b827e6776c860e56776c23d72b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf1fb4b827e6776c860e56776c23d72b">combineX86ShufflesConstants</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasVariableMask</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aaf1fb4b827e6776c860e56776c23d72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0a768bacb7c620c345d28d100aa80b" id="r_aeb0a768bacb7c620c345d28d100aa80b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb0a768bacb7c620c345d28d100aa80b">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; SrcOps, int <a class="el" href="classllvm_1_1ilist__node__impl.html">SrcOpIndex</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RootMask</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">SrcNodes</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasVariableMask</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowVariableMask</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aeb0a768bacb7c620c345d28d100aa80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fully generic combining of x86 shuffle instructions.  <br /></td></tr>
<tr class="separator:aeb0a768bacb7c620c345d28d100aa80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29cb3e71655f02d6790e65d0f9f8b90" id="r_ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad29cb3e71655f02d6790e65d0f9f8b90">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper entry wrapper to combineX86ShufflesRecursively.  <br /></td></tr>
<tr class="separator:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f179be3c007d1be442c9864380289" id="r_aed7f179be3c007d1be442c9864380289"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed7f179be3c007d1be442c9864380289">getPSHUFShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:aed7f179be3c007d1be442c9864380289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the PSHUF-style mask from PSHUF node.  <br /></td></tr>
<tr class="separator:aed7f179be3c007d1be442c9864380289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebac83f8929e5deb503b812bb7909f93" id="r_aebac83f8929e5deb503b812bb7909f93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebac83f8929e5deb503b812bb7909f93">combineRedundantDWordShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aebac83f8929e5deb503b812bb7909f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search for a combinable shuffle across a chain ending in pshufd.  <br /></td></tr>
<tr class="separator:aebac83f8929e5deb503b812bb7909f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454834aa3770b553c5365fa2460a7687" id="r_a454834aa3770b553c5365fa2460a7687"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a454834aa3770b553c5365fa2460a7687">combineCommutableSHUFP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a454834aa3770b553c5365fa2460a7687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cd0f4a0edeca08e9d588b27144727d" id="r_a53cd0f4a0edeca08e9d588b27144727d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53cd0f4a0edeca08e9d588b27144727d">combineTargetShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a53cd0f4a0edeca08e9d588b27144727d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine x86 target specific shuffles.  <br /></td></tr>
<tr class="separator:a53cd0f4a0edeca08e9d588b27144727d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec1e608823a642d7ceb03c906e6d8f3" id="r_adec1e608823a642d7ceb03c906e6d8f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adec1e608823a642d7ceb03c906e6d8f3">isAddSubOrSubAddMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Op0Even</a>)</td></tr>
<tr class="memdesc:adec1e608823a642d7ceb03c906e6d8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the shuffle mask takes subsequent elements alternately from two vectors.  <br /></td></tr>
<tr class="separator:adec1e608823a642d7ceb03c906e6d8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc89aad99c6a03adb5443eb5fa9f93c" id="r_abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcc89aad99c6a03adb5443eb5fa9f93c">isAddSubOrSubAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsSubAdd</a>)</td></tr>
<tr class="memdesc:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation.  <br /></td></tr>
<tr class="separator:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac2d5df756f38752023a8bbd71d455a" id="r_aaac2d5df756f38752023a8bbd71d455a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaac2d5df756f38752023a8bbd71d455a">combineShuffleToFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaac2d5df756f38752023a8bbd71d455a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine shuffle of two fma nodes into FMAddSub or FMSubAdd.  <br /></td></tr>
<tr class="separator:aaac2d5df756f38752023a8bbd71d455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98bbeb2fa29a528cc973103bf971f4b" id="r_ad98bbeb2fa29a528cc973103bf971f4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad98bbeb2fa29a528cc973103bf971f4b">combineShuffleToAddSubOrFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad98bbeb2fa29a528cc973103bf971f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine a shuffle into a target-specific add-sub or mul-add-sub node.  <br /></td></tr>
<tr class="separator:ad98bbeb2fa29a528cc973103bf971f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5ada6af832cbb05e185f7154bd4d80" id="r_a8d5ada6af832cbb05e185f7154bd4d80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d5ada6af832cbb05e185f7154bd4d80">combineShuffleOfConcatUndef</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8d5ada6af832cbb05e185f7154bd4d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff56f8d1f4e8ff3f1c5bed41a994c87" id="r_a4ff56f8d1f4e8ff3f1c5bed41a994c87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ff56f8d1f4e8ff3f1c5bed41a994c87">foldShuffleOfHorizOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a4ff56f8d1f4e8ff3f1c5bed41a994c87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Eliminate a redundant shuffle of a horizontal math op.  <br /></td></tr>
<tr class="separator:a4ff56f8d1f4e8ff3f1c5bed41a994c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a97ef0e99d8dd358ff9296a748e894" id="r_ab2a97ef0e99d8dd358ff9296a748e894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2a97ef0e99d8dd358ff9296a748e894">narrowShuffle</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Shuf</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2a97ef0e99d8dd358ff9296a748e894"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size.  <br /></td></tr>
<tr class="separator:ab2a97ef0e99d8dd358ff9296a748e894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b4450314b8e4acb9f937389b349fce" id="r_ae9b4450314b8e4acb9f937389b349fce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9b4450314b8e4acb9f937389b349fce">combineShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae9b4450314b8e4acb9f937389b349fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9b4748fc1b809d83ebe32130c75c19" id="r_a1a9b4748fc1b809d83ebe32130c75c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a9b4748fc1b809d83ebe32130c75c19">checkBitcastSrcVectorSize</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:a1a9b4748fc1b809d83ebe32130c75c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaf80606aacd8b3128f1fa1805c6f88" id="r_a1aaf80606aacd8b3128f1fa1805c6f88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1aaf80606aacd8b3128f1fa1805c6f88">getAltBitOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a1aaf80606aacd8b3128f1fa1805c6f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac445550f60946bb0bcb26733d7bfbbf8" id="r_ac445550f60946bb0bcb26733d7bfbbf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac445550f60946bb0bcb26733d7bfbbf8">adjustBitcastSrcVectorSSE1</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:ac445550f60946bb0bcb26733d7bfbbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8ea24c55ea399c7b818fcb67887f27" id="r_a9b8ea24c55ea399c7b818fcb67887f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b8ea24c55ea399c7b818fcb67887f27">signExtendBitcastSrcVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SExtVT</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:a9b8ea24c55ea399c7b818fcb67887f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac600ed8b11d7808711e809cfb7963089" id="r_ac600ed8b11d7808711e809cfb7963089"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac600ed8b11d7808711e809cfb7963089">combineBitcastvxi1</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac600ed8b11d7808711e809cfb7963089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51b13f3d4866613aac6907835f51f83" id="r_aa51b13f3d4866613aac6907835f51f83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa51b13f3d4866613aac6907835f51f83">combinevXi1ConstantToInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa51b13f3d4866613aac6907835f51f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd495ab23d43ebbe7e2d167103d8991" id="r_a1bd495ab23d43ebbe7e2d167103d8991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bd495ab23d43ebbe7e2d167103d8991">combineCastedMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bd495ab23d43ebbe7e2d167103d8991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a49469d7d437afe471a050139f094f" id="r_a71a49469d7d437afe471a050139f094f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a71a49469d7d437afe471a050139f094f">createMMXBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">BV</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a71a49469d7d437afe471a050139f094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeced2d1e379caa2a4eb12e41f511c00" id="r_adeced2d1e379caa2a4eb12e41f511c00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adeced2d1e379caa2a4eb12e41f511c00">combineBitcastToBoolVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:adeced2d1e379caa2a4eb12e41f511c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bca5f0c0254fc2b2707fe8b6e5677d3" id="r_a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bca5f0c0254fc2b2707fe8b6e5677d3">combineBitcast</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95bcf95fcfc5d82d24423018024641e" id="r_af95bcf95fcfc5d82d24423018024641e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af95bcf95fcfc5d82d24423018024641e">detectZextAbsDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Abs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1)</td></tr>
<tr class="separator:af95bcf95fcfc5d82d24423018024641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e32f779d033fe0757134346ba52aa2" id="r_a05e32f779d033fe0757134346ba52aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05e32f779d033fe0757134346ba52aa2">createPSADBW</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zext0</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zext1</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a05e32f779d033fe0757134346ba52aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259096d160dca45a7ec0539962de31a2" id="r_a259096d160dca45a7ec0539962de31a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a259096d160dca45a7ec0539962de31a2">combineHorizontalMinMaxResult</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a259096d160dca45a7ec0539962de31a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321ba362b250b9f42d197067f7906548" id="r_a321ba362b250b9f42d197067f7906548"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a321ba362b250b9f42d197067f7906548">combineHorizontalPredicateResult</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a321ba362b250b9f42d197067f7906548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3d86d724323d88d2fdf99d29d3de72" id="r_a5c3d86d724323d88d2fdf99d29d3de72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c3d86d724323d88d2fdf99d29d3de72">combineBasicSADPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5c3d86d724323d88d2fdf99d29d3de72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03737b8120e2ceffc57089d0510107c0" id="r_a03737b8120e2ceffc57089d0510107c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03737b8120e2ceffc57089d0510107c0">combineExtractWithShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a03737b8120e2ceffc57089d0510107c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22607ed752706e81ea73606eda8e23f0" id="r_a22607ed752706e81ea73606eda8e23f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22607ed752706e81ea73606eda8e23f0">scalarizeExtEltFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">ExtElt</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a22607ed752706e81ea73606eda8e23f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op.  <br /></td></tr>
<tr class="separator:a22607ed752706e81ea73606eda8e23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85342170ada2c755e99180e2a21fb88b" id="r_a85342170ada2c755e99180e2a21fb88b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85342170ada2c755e99180e2a21fb88b">combineReductionToHorizontal</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">ExtElt</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a85342170ada2c755e99180e2a21fb88b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops.  <br /></td></tr>
<tr class="separator:a85342170ada2c755e99180e2a21fb88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767fefc1593899bc23f0b03007b0bd76" id="r_a767fefc1593899bc23f0b03007b0bd76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a767fefc1593899bc23f0b03007b0bd76">combineExtractVectorElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a767fefc1593899bc23f0b03007b0bd76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence.  <br /></td></tr>
<tr class="separator:a767fefc1593899bc23f0b03007b0bd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ef55e687abc3353fcaebe64d5d5fe6" id="r_a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67ef55e687abc3353fcaebe64d5d5fe6">combineVSelectWithAllOnesOrZeros</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation.  <br /></td></tr>
<tr class="separator:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb91475dc63be82f5f2b559356362fe" id="r_a9eb91475dc63be82f5f2b559356362fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9eb91475dc63be82f5f2b559356362fe">narrowVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9eb91475dc63be82f5f2b559356362fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) --&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1)  <br /></td></tr>
<tr class="separator:a9eb91475dc63be82f5f2b559356362fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369cdaedeacf67b21fa9cd51084fbbc" id="r_ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab369cdaedeacf67b21fa9cd51084fbbc">combineSelectOfTwoConstants</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03027dffa8f2c360eb300c0225ff270" id="r_af03027dffa8f2c360eb300c0225ff270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af03027dffa8f2c360eb300c0225ff270">combineVSelectToBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af03027dffa8f2c360eb300c0225ff270"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element.  <br /></td></tr>
<tr class="separator:af03027dffa8f2c360eb300c0225ff270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada799c570dd41ead38f73ba71244c2b2" id="r_ada799c570dd41ead38f73ba71244c2b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada799c570dd41ead38f73ba71244c2b2">combineLogicBlendIntoConditionalNegate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ada799c570dd41ead38f73ba71244c2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f89a7382459e34a2d36ad281210e6c3" id="r_a1f89a7382459e34a2d36ad281210e6c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f89a7382459e34a2d36ad281210e6c3">combineSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1f89a7382459e34a2d36ad281210e6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on SELECT and VSELECT nodes.  <br /></td></tr>
<tr class="separator:a1f89a7382459e34a2d36ad281210e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04305481c55013e51ce9e5d4b1bba71" id="r_ad04305481c55013e51ce9e5d4b1bba71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad04305481c55013e51ce9e5d4b1bba71">combineSetCCAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad04305481c55013e51ce9e5d4b1bba71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction.  <br /></td></tr>
<tr class="separator:ad04305481c55013e51ce9e5d4b1bba71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0870a92dd3a0e71116be6fa3f545fe90" id="r_a0870a92dd3a0e71116be6fa3f545fe90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0870a92dd3a0e71116be6fa3f545fe90">checkBoolTestSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC)</td></tr>
<tr class="separator:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7877081a6d6934a224f09a048611ecf1" id="r_a7877081a6d6934a224f09a048611ecf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7877081a6d6934a224f09a048611ecf1">checkBoolTestAndOrSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="BBSectionsPrepare_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CC0</a>, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CC1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Flags, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">isAnd</a>)</td></tr>
<tr class="memdesc:a7877081a6d6934a224f09a048611ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS.  <br /></td></tr>
<tr class="separator:a7877081a6d6934a224f09a048611ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e4d757dd734397239791b2cbb221c7" id="r_a16e4d757dd734397239791b2cbb221c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16e4d757dd734397239791b2cbb221c7">combineCarryThroughADD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EFLAGS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a16e4d757dd734397239791b2cbb221c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19158530c7e8bd08610180be814ec9b1" id="r_a19158530c7e8bd08610180be814ec9b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19158530c7e8bd08610180be814ec9b1">combinePTESTCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EFLAGS</a>, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a19158530c7e8bd08610180be814ec9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are inverting an PTEST/TESTP operand, attempt to adjust the CC to avoid the inversion.  <br /></td></tr>
<tr class="separator:a19158530c7e8bd08610180be814ec9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaf659e662150ed5f19eb4c9d7cbbb0" id="r_adeaf659e662150ed5f19eb4c9d7cbbb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adeaf659e662150ed5f19eb4c9d7cbbb0">combineSetCCMOVMSK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EFLAGS</a>, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:adeaf659e662150ed5f19eb4c9d7cbbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c9c209da3343a53634739b86ba6f3c" id="r_ad0c9c209da3343a53634739b86ba6f3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0c9c209da3343a53634739b86ba6f3c">combineSetCCEFLAGS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EFLAGS</a>, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad0c9c209da3343a53634739b86ba6f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values.  <br /></td></tr>
<tr class="separator:ad0c9c209da3343a53634739b86ba6f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fb4a30e359345f1f6c967488cd37ab" id="r_af0fb4a30e359345f1f6c967488cd37ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0fb4a30e359345f1f6c967488cd37ab">combineCMov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af0fb4a30e359345f1f6c967488cd37ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728" title="X86 conditional moves.">X86ISD::CMOV</a> [LHS, RHS, CONDCODE (e.g. <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>), CONDVAL].  <br /></td></tr>
<tr class="separator:af0fb4a30e359345f1f6c967488cd37ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b3ac6067f94151d39d197391477436" id="r_a63b3ac6067f94151d39d197391477436"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63b3ac6067f94151d39d197391477436">canReduceVMulWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;<a class="el" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>)</td></tr>
<tr class="separator:a63b3ac6067f94151d39d197391477436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad659e7d2c3d6db4f140708fa4bab2c0c" id="r_ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad659e7d2c3d6db4f140708fa4bab2c0c">reduceVMULWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code.  <br /></td></tr>
<tr class="separator:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d1a07dd050cf248b97dd2600317e75" id="r_ac5d1a07dd050cf248b97dd2600317e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5d1a07dd050cf248b97dd2600317e75">combineMulSpecial</a> (uint64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MulAmt</a>, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:ac5d1a07dd050cf248b97dd2600317e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45d068f13981c68189ca44f32a3acbe" id="r_ad45d068f13981c68189ca44f32a3acbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad45d068f13981c68189ca44f32a3acbe">combineMulToPMADDWD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad45d068f13981c68189ca44f32a3acbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d30f3c91242fb3e8764ff09b317af9" id="r_ab3d30f3c91242fb3e8764ff09b317af9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3d30f3c91242fb3e8764ff09b317af9">combineMulToPMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab3d30f3c91242fb3e8764ff09b317af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc36484c228b0ce9652f549d04ae4e6e" id="r_adc36484c228b0ce9652f549d04ae4e6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc36484c228b0ce9652f549d04ae4e6e">combineMul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:adc36484c228b0ce9652f549d04ae4e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize a single multiply with constant into two operations in order to implement it with two cheaper instructions, e.g.  <br /></td></tr>
<tr class="separator:adc36484c228b0ce9652f549d04ae4e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073b2048f1a52307295f0e5e21bcefce" id="r_a073b2048f1a52307295f0e5e21bcefce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a073b2048f1a52307295f0e5e21bcefce">combineShiftToPMULH</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a073b2048f1a52307295f0e5e21bcefce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e5117c8e5760d7c4007ab90f1d86bd" id="r_af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8e5117c8e5760d7c4007ab90f1d86bd">combineShiftLeft</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925ab60e01665e8956b384fb79d7491c" id="r_a925ab60e01665e8956b384fb79d7491c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a925ab60e01665e8956b384fb79d7491c">combineShiftRightArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a925ab60e01665e8956b384fb79d7491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b92776e41d73c3b5d4f1c5712f212c7" id="r_a0b92776e41d73c3b5d4f1c5712f212c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b92776e41d73c3b5d4f1c5712f212c7">combineShiftRightLogical</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0b92776e41d73c3b5d4f1c5712f212c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7919957839bd6c1f41fe6ed4d4f27546" id="r_a7919957839bd6c1f41fe6ed4d4f27546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7919957839bd6c1f41fe6ed4d4f27546">combineVectorPackWithShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7919957839bd6c1f41fe6ed4d4f27546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533da4363391fd2771229d01ac431230" id="r_a533da4363391fd2771229d01ac431230"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a533da4363391fd2771229d01ac431230">combineVectorPack</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a533da4363391fd2771229d01ac431230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66295c004fc51403028ea1933b66642a" id="r_a66295c004fc51403028ea1933b66642a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66295c004fc51403028ea1933b66642a">combineVectorShiftVar</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a66295c004fc51403028ea1933b66642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb154334e7a7daa07012c210ddd77bc4" id="r_afb154334e7a7daa07012c210ddd77bc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb154334e7a7daa07012c210ddd77bc4">combineVectorShiftImm</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afb154334e7a7daa07012c210ddd77bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611e5eca9f470030689ec3f7d71c8e20" id="r_a611e5eca9f470030689ec3f7d71c8e20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a611e5eca9f470030689ec3f7d71c8e20">combineVectorInsert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a611e5eca9f470030689ec3f7d71c8e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f8f5fb89a9c2758df02f8e2d1e263" id="r_a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a672f8f5fb89a9c2758df02f8e2d1e263">combineCompareEqual</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends.  <br /></td></tr>
<tr class="separator:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdebe37be911a02b368c944e4edb1e10" id="r_acdebe37be911a02b368c944e4edb1e10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdebe37be911a02b368c944e4edb1e10">combineANDXORWithAllOnesIntoANDNP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:acdebe37be911a02b368c944e4edb1e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y).  <br /></td></tr>
<tr class="separator:acdebe37be911a02b368c944e4edb1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb22d51826b89719de4bffb5d5cf3226" id="r_afb22d51826b89719de4bffb5d5cf3226"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb22d51826b89719de4bffb5d5cf3226">PromoteMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:afb22d51826b89719de4bffb5d5cf3226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b40faaeef05c70d34f317c548e38c14" id="r_a7b40faaeef05c70d34f317c548e38c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b40faaeef05c70d34f317c548e38c14">PromoteMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7b40faaeef05c70d34f317c548e38c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa658a1c7327a6cc2990c545e936b40d2" id="r_aa658a1c7327a6cc2990c545e936b40d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa658a1c7327a6cc2990c545e936b40d2">convertIntLogicToFPLogicOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aa658a1c7327a6cc2990c545e936b40d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674f749bbb1625c90ade1096ac6cbe76" id="r_a674f749bbb1625c90ade1096ac6cbe76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a674f749bbb1625c90ade1096ac6cbe76">convertIntLogicToFPLogic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a674f749bbb1625c90ade1096ac6cbe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both input operands of a logic op are being cast from floating point types, try to convert this into a floating point logic node to avoid unnecessary moves from SSE to integer registers.  <br /></td></tr>
<tr class="separator:a674f749bbb1625c90ade1096ac6cbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af895f9bfb12bd8b99a9633035fd3588c" id="r_af895f9bfb12bd8b99a9633035fd3588c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af895f9bfb12bd8b99a9633035fd3588c">combineBitOpWithMOVMSK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af895f9bfb12bd8b99a9633035fd3588c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa27af54b7ba8fa7ee30cc6d7f729207" id="r_aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa27af54b7ba8fa7ee30cc6d7f729207">combineAndMaskToShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a zero/all-bits result that is bitwise-anded with a low bits mask.  <br /></td></tr>
<tr class="separator:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9857fae8de3da5730d5b06aca182624" id="r_ae9857fae8de3da5730d5b06aca182624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9857fae8de3da5730d5b06aca182624">getIndexFromUnindexedLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Ld</a>)</td></tr>
<tr class="separator:ae9857fae8de3da5730d5b06aca182624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcce77c24f1d3552f7251b1988ec310" id="r_a4fcce77c24f1d3552f7251b1988ec310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fcce77c24f1d3552f7251b1988ec310">hasBZHI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a4fcce77c24f1d3552f7251b1988ec310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02541afb885f658a4f9ed304ba4bb5e9" id="r_a02541afb885f658a4f9ed304ba4bb5e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02541afb885f658a4f9ed304ba4bb5e9">combineAndLoadToBZHI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a02541afb885f658a4f9ed304ba4bb5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8c6e300e9605392c4c985a52e8eb6f" id="r_a4f8c6e300e9605392c4c985a52e8eb6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f8c6e300e9605392c4c985a52e8eb6f">combineParity</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4f8c6e300e9605392c4c985a52e8eb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa701b28d5848c3250994e2e03a2dab97" id="r_aa701b28d5848c3250994e2e03a2dab97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa701b28d5848c3250994e2e03a2dab97">combineScalarAndWithMaskSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa701b28d5848c3250994e2e03a2dab97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e686ca7b81dbf342b3af2d4e23149e" id="r_a61e686ca7b81dbf342b3af2d4e23149e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61e686ca7b81dbf342b3af2d4e23149e">combineAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a61e686ca7b81dbf342b3af2d4e23149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae496219dc340f230b978a5f5224fe44c" id="r_ae496219dc340f230b978a5f5224fe44c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae496219dc340f230b978a5f5224fe44c">canonicalizeBitSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae496219dc340f230b978a5f5224fe44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f930a0afc6b50e6351d21d012b724d" id="r_a01f930a0afc6b50e6351d21d012b724d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01f930a0afc6b50e6351d21d012b724d">matchLogicBlend</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Mask)</td></tr>
<tr class="separator:a01f930a0afc6b50e6351d21d012b724d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea9583e4c11a0ac281f409a27f50c01" id="r_a6ea9583e4c11a0ac281f409a27f50c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ea9583e4c11a0ac281f409a27f50c01">combineLogicBlendIntoPBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a6ea9583e4c11a0ac281f409a27f50c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeec4562f4deb843c0f379c1a73b9290" id="r_abeec4562f4deb843c0f379c1a73b9290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abeec4562f4deb843c0f379c1a73b9290">lowerX86CmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ExtTy, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abeec4562f4deb843c0f379c1a73b9290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027102ec674270eecc2a1a6ec8588e44" id="r_a027102ec674270eecc2a1a6ec8588e44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a027102ec674270eecc2a1a6ec8588e44">combineOrCmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a027102ec674270eecc2a1a6ec8588e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ff8e0a240cf80ff42fcb1a6c796b33" id="r_a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81ff8e0a240cf80ff42fcb1a6c796b33">combineOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974687eecfd14705774360c10e1c731a" id="r_a974687eecfd14705774360c10e1c731a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a974687eecfd14705774360c10e1c731a">foldXorTruncShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a974687eecfd14705774360c10e1c731a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1)  <br /></td></tr>
<tr class="separator:a974687eecfd14705774360c10e1c731a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f80d4b8b70f58b247193379a39d5541" id="r_a4f80d4b8b70f58b247193379a39d5541"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f80d4b8b70f58b247193379a39d5541">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4f80d4b8b70f58b247193379a39d5541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1.  <br /></td></tr>
<tr class="separator:a4f80d4b8b70f58b247193379a39d5541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27661a31d59b1d509386b1269369c62" id="r_ab27661a31d59b1d509386b1269369c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab27661a31d59b1d509386b1269369c62">detectUSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:ab27661a31d59b1d509386b1269369c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with unsigned saturation:  <br /></td></tr>
<tr class="separator:ab27661a31d59b1d509386b1269369c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f138356acaefc8e95c039faf25e07d" id="r_a79f138356acaefc8e95c039faf25e07d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79f138356acaefc8e95c039faf25e07d">detectSSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MatchPackUS</a>=false)</td></tr>
<tr class="memdesc:a79f138356acaefc8e95c039faf25e07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type).  <br /></td></tr>
<tr class="separator:a79f138356acaefc8e95c039faf25e07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa67e6dbc4f25b155ae19303e76819f6" id="r_afa67e6dbc4f25b155ae19303e76819f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa67e6dbc4f25b155ae19303e76819f6">combineTruncateWithSat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afa67e6dbc4f25b155ae19303e76819f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fec4bf66e4b8b691fefa30e6db8dfd" id="r_a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57fec4bf66e4b8b691fefa30e6db8dfd">detectAVGPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15fada3ff3fd219af1101b03d5dce19c">X86ISD::AVG</a> instruction.  <br /></td></tr>
<tr class="separator:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae2bbddcc95cdf14669ea9eb8a2026e" id="r_a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ae2bbddcc95cdf14669ea9eb8a2026e">combineLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ee0c3600d3982d5dcb722f8079ebd" id="r_afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe1ee0c3600d3982d5dcb722f8079ebd">getOneTrueElt</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element.  <br /></td></tr>
<tr class="separator:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d8b19c6b13eeb58fc4ad5aa8f7a2a9" id="r_a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89d8b19c6b13eeb58fc4ad5aa8f7a2a9">getParamsForOneTrueMaskedElt</a> (<a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *MaskedOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Addr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index, <a class="el" href="classunsigned.html">unsigned</a> &amp;Alignment)</td></tr>
<tr class="memdesc:a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a masked memory load/store operation, return true if it has one mask bit set.  <br /></td></tr>
<tr class="separator:a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210db41706935e76c92bce736673d5d5" id="r_a210db41706935e76c92bce736673d5d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a210db41706935e76c92bce736673d5d5">reduceMaskedLoadToScalarLoad</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *ML, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="memdesc:a210db41706935e76c92bce736673d5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert.  <br /></td></tr>
<tr class="separator:a210db41706935e76c92bce736673d5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2b06cd0043981c801d852ace83fded" id="r_a2a2b06cd0043981c801d852ace83fded"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a2b06cd0043981c801d852ace83fded">combineMaskedLoadConstantMask</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *ML, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a2a2b06cd0043981c801d852ace83fded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6a2af7640ee8f9e66287e024d0f6b8" id="r_a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a6a2af7640ee8f9e66287e024d0f6b8">combineMaskedLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad544e5a5db08d8093bcc5d6d3bfd912b" id="r_ad544e5a5db08d8093bcc5d6d3bfd912b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad544e5a5db08d8093bcc5d6d3bfd912b">reduceMaskedStoreToScalarStore</a> (<a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *MS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad544e5a5db08d8093bcc5d6d3bfd912b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store.  <br /></td></tr>
<tr class="separator:ad544e5a5db08d8093bcc5d6d3bfd912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f727169247a0359f485216a83265ac" id="r_a44f727169247a0359f485216a83265ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44f727169247a0359f485216a83265ac">combineMaskedStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a44f727169247a0359f485216a83265ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af261a4d5db2bd80f9ef23aaf7a6caef7" id="r_af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af261a4d5db2bd80f9ef23aaf7a6caef7">combineStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac1db32c7172ebb71d45a6ece209b53" id="r_a9ac1db32c7172ebb71d45a6ece209b53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ac1db32c7172ebb71d45a6ece209b53">combineVEXTRACT_STORE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a9ac1db32c7172ebb71d45a6ece209b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9a64bb12d715f7bd7b312d40e4ff7b" id="r_a7e9a64bb12d715f7bd7b312d40e4ff7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e9a64bb12d715f7bd7b312d40e4ff7b">isHorizontalBinOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> IsCommutative, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PostShuffleMask</a>)</td></tr>
<tr class="memdesc:a7e9a64bb12d715f7bd7b312d40e4ff7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS.  <br /></td></tr>
<tr class="separator:a7e9a64bb12d715f7bd7b312d40e4ff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dca9dde4468bf201a9020ffb66e8b7" id="r_ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7dca9dde4468bf201a9020ffb66e8b7">combineFaddFsub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating-point adds/subs.  <br /></td></tr>
<tr class="separator:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b7af58bc3486a7e1a872337cee003f" id="r_a68b7af58bc3486a7e1a872337cee003f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68b7af58bc3486a7e1a872337cee003f">combineTruncatedArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:a68b7af58bc3486a7e1a872337cee003f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen.  <br /></td></tr>
<tr class="separator:a68b7af58bc3486a7e1a872337cee003f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddd567e5762eeb397e425a84620e346" id="r_a0ddd567e5762eeb397e425a84620e346"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ddd567e5762eeb397e425a84620e346">combineVectorTruncationWithPACKUS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0ddd567e5762eeb397e425a84620e346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate using <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a> mask and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>.  <br /></td></tr>
<tr class="separator:a0ddd567e5762eeb397e425a84620e346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ca5b0f51d22d2078e6daa567deeaff" id="r_ae1ca5b0f51d22d2078e6daa567deeaff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1ca5b0f51d22d2078e6daa567deeaff">combineVectorTruncationWithPACKSS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate a group of v4i32 into v8i16 using <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">X86ISD::PACKSS</a>.  <br /></td></tr>
<tr class="separator:ae1ca5b0f51d22d2078e6daa567deeaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc8eddd0e9ef527e6f3c0aa7bd93005" id="r_a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0dc8eddd0e9ef527e6f3c0aa7bd93005">combineVectorTruncation</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function transforms truncation from vXi32/vXi64 to vXi8/vXi16 into <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>/X86ISD::PACKSS operations.  <br /></td></tr>
<tr class="separator:a0dc8eddd0e9ef527e6f3c0aa7bd93005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0f0662103e4fe43aa7eb830f69e4d0" id="r_a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d0f0662103e4fe43aa7eb830f69e4d0">combineVectorSignBitsTruncation</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function transforms vector truncation of 'extended sign-bits' or 'extended zero-bits' values.  <br /></td></tr>
<tr class="separator:a4d0f0662103e4fe43aa7eb830f69e4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa226cd70fb4a0c7e597d6455601d5b" id="r_a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5aa226cd70fb4a0c7e597d6455601d5b">combinePMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0841165650bd49aa4995c4dfa3fdf650" id="r_a0841165650bd49aa4995c4dfa3fdf650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0841165650bd49aa4995c4dfa3fdf650">detectPMADDUBSW</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:a0841165650bd49aa4995c4dfa3fdf650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e707b863a71852badbab7870597d8f" id="r_ae1e707b863a71852badbab7870597d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1e707b863a71852badbab7870597d8f">combineTruncate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae1e707b863a71852badbab7870597d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f59ac6b0a55fb1b92f4b3bfd5ce327" id="r_a45f59ac6b0a55fb1b92f4b3bfd5ce327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45f59ac6b0a55fb1b92f4b3bfd5ce327">combineVTRUNC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a45f59ac6b0a55fb1b92f4b3bfd5ce327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f06b796addd745c44af4546b84fe76" id="r_a37f06b796addd745c44af4546b84fe76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37f06b796addd745c44af4546b84fe76">isFNEG</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a37f06b796addd745c44af4546b84fe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the negated value if the node <code>N</code> flips sign of FP value.  <br /></td></tr>
<tr class="separator:a37f06b796addd745c44af4546b84fe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e5f8ab839a765abf68ec20251c549f" id="r_a49e5f8ab839a765abf68ec20251c549f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49e5f8ab839a765abf68ec20251c549f">negateFMAOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NegMul</a>, <a class="el" href="classbool.html">bool</a> NegAcc, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NegRes</a>)</td></tr>
<tr class="separator:a49e5f8ab839a765abf68ec20251c549f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a388b8e71542c8223c73a0d99691c71" id="r_a7a388b8e71542c8223c73a0d99691c71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a388b8e71542c8223c73a0d99691c71">combineFneg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7a388b8e71542c8223c73a0d99691c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating point negations.  <br /></td></tr>
<tr class="separator:a7a388b8e71542c8223c73a0d99691c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65c843e4780db206567b16085cb229a" id="r_aa65c843e4780db206567b16085cb229a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa65c843e4780db206567b16085cb229a">lowerX86FPLogicOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa65c843e4780db206567b16085cb229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb73c9adac12d432923cc883aa607798" id="r_adb73c9adac12d432923cc883aa607798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb73c9adac12d432923cc883aa607798">foldXor1SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adb73c9adac12d432923cc883aa607798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a xor(setcc cond, val), 1 --&gt; setcc (inverted(cond), val)  <br /></td></tr>
<tr class="separator:adb73c9adac12d432923cc883aa607798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321df2422ee45cfd96e738928fb178f7" id="r_a321df2422ee45cfd96e738928fb178f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a321df2422ee45cfd96e738928fb178f7">combineXor</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a321df2422ee45cfd96e738928fb178f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e0d5fc4a01d9f412064a5448052330" id="r_af0e0d5fc4a01d9f412064a5448052330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0e0d5fc4a01d9f412064a5448052330">combineBEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af0e0d5fc4a01d9f412064a5448052330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91b7f4570acc6bfdb6c81fd33d0c57a" id="r_ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac91b7f4570acc6bfdb6c81fd33d0c57a">isNullFPScalarOrVectorConst</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ae114d2f55d00d9ab5a397e0de0298" id="r_a09ae114d2f55d00d9ab5a397e0de0298"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09ae114d2f55d00d9ab5a397e0de0298">getNullFPConstForNullVal</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a09ae114d2f55d00d9ab5a397e0de0298"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value.  <br /></td></tr>
<tr class="separator:a09ae114d2f55d00d9ab5a397e0de0298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d54706296d70148335f0f4ff621028" id="r_a24d54706296d70148335f0f4ff621028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24d54706296d70148335f0f4ff621028">combineFAndFNotToFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a24d54706296d70148335f0f4ff621028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ff7bc42bf5767e31a54339e89ce713" id="r_ae1ff7bc42bf5767e31a54339e89ce713"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1ff7bc42bf5767e31a54339e89ce713">combineFAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae1ff7bc42bf5767e31a54339e89ce713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2" title="Bitwise logical AND of floating point values.">X86ISD::FAND</a> nodes.  <br /></td></tr>
<tr class="separator:ae1ff7bc42bf5767e31a54339e89ce713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fea2dc458fb3a17821239b8383d26ad" id="r_a6fea2dc458fb3a17821239b8383d26ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fea2dc458fb3a17821239b8383d26ad">combineFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6fea2dc458fb3a17821239b8383d26ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a" title="Bitwise logical ANDNOT of floating point values.">X86ISD::FANDN</a> nodes.  <br /></td></tr>
<tr class="separator:a6fea2dc458fb3a17821239b8383d26ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e81e46aed86f26e5183c666e5dd1b06" id="r_a7e81e46aed86f26e5183c666e5dd1b06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e81e46aed86f26e5183c666e5dd1b06">combineFOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7e81e46aed86f26e5183c666e5dd1b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c" title="Bitwise logical OR of floating point values.">X86ISD::FOR</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d" title="Bitwise logical XOR of floating point values.">X86ISD::FXOR</a> nodes.  <br /></td></tr>
<tr class="separator:a7e81e46aed86f26e5183c666e5dd1b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81efb38c390b38633dbdb3e877a15a84" id="r_a81efb38c390b38633dbdb3e877a15a84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81efb38c390b38633dbdb3e877a15a84">combineFMinFMax</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a81efb38c390b38633dbdb3e877a15a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">X86ISD::FMIN</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f" title="Floating point max and min.">X86ISD::FMAX</a> nodes.  <br /></td></tr>
<tr class="separator:a81efb38c390b38633dbdb3e877a15a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1e500fbed9b5849bfd76724ccf3825" id="r_aba1e500fbed9b5849bfd76724ccf3825"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba1e500fbed9b5849bfd76724ccf3825">combineFMinNumFMaxNum</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aba1e500fbed9b5849bfd76724ccf3825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0185d63d243a248f5bc69dfc943c88a" id="r_ae0185d63d243a248f5bc69dfc943c88a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0185d63d243a248f5bc69dfc943c88a">combineX86INT_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:ae0185d63d243a248f5bc69dfc943c88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c29dade9c2c83e9928f92e0e6452f0" id="r_a69c29dade9c2c83e9928f92e0e6452f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69c29dade9c2c83e9928f92e0e6452f0">combineCVTP2I_CVTTP2I</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a69c29dade9c2c83e9928f92e0e6452f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0285b9eb9c4a75abb42c7cf0ef0154f1" id="r_a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0285b9eb9c4a75abb42c7cf0ef0154f1">combineAndnp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852" title="Bitwise Logical AND NOT of Packed FP values.">X86ISD::ANDNP</a> nodes.  <br /></td></tr>
<tr class="separator:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab7e380356e4b22d23f87fa2f45daf9" id="r_afab7e380356e4b22d23f87fa2f45daf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afab7e380356e4b22d23f87fa2f45daf9">combineBT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:afab7e380356e4b22d23f87fa2f45daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a24cdc31f225e6b17b30c139085b064" id="r_a4a24cdc31f225e6b17b30c139085b064"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a24cdc31f225e6b17b30c139085b064">combineCVTPH2PS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a4a24cdc31f225e6b17b30c139085b064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a68c559c415f60c321106514817aa4" id="r_a79a68c559c415f60c321106514817aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79a68c559c415f60c321106514817aa4">combineSextInRegCmov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a79a68c559c415f60c321106514817aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cccf679aa7f34055f858474bf8bdcdf" id="r_a0cccf679aa7f34055f858474bf8bdcdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cccf679aa7f34055f858474bf8bdcdf">combineSignExtendInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0cccf679aa7f34055f858474bf8bdcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09b742a61238fda0b9ae7fc26cb86fe" id="r_ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab09b742a61238fda0b9ae7fc26cb86fe">promoteExtBeforeAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">sext(add_nsw(x, C)) --&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) --&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode.  <br /></td></tr>
<tr class="separator:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab039512652c2e46b69e54b91ba5d0dc3" id="r_ab039512652c2e46b69e54b91ba5d0dc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab039512652c2e46b69e54b91ba5d0dc3">combineToExtendCMOV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Extend</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab039512652c2e46b69e54b91ba5d0dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d41eec9368261c9edf278b3d370e18" id="r_a12d41eec9368261c9edf278b3d370e18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12d41eec9368261c9edf278b3d370e18">combineToExtendBoolVectorInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a12d41eec9368261c9edf278b3d370e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2800cb88996291ed1676f5899997ebe" id="r_ad2800cb88996291ed1676f5899997ebe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2800cb88996291ed1676f5899997ebe">combineExtSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad2800cb88996291ed1676f5899997ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c52d56e60df127f4f9a429a5455590" id="r_ad7c52d56e60df127f4f9a429a5455590"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7c52d56e60df127f4f9a429a5455590">combineSext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad7c52d56e60df127f4f9a429a5455590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dae5a29dc37de048a59e5bab5e30af2" id="r_a8dae5a29dc37de048a59e5bab5e30af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dae5a29dc37de048a59e5bab5e30af2">combineFMA</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8dae5a29dc37de048a59e5bab5e30af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f13d1cf96cb32fba6d7ed4bd50ba5f" id="r_af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0f13d1cf96cb32fba6d7ed4bd50ba5f">combineFMADDSUB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108b26123f976ad2ab078287e4be83ef" id="r_a108b26123f976ad2ab078287e4be83ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a108b26123f976ad2ab078287e4be83ef">combineZext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a108b26123f976ad2ab078287e4be83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c99a5ad2fefdb496ba998c9d87f4de" id="r_ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1c99a5ad2fefdb496ba998c9d87f4de">isOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classbool.html">bool</a> Root=<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td></tr>
<tr class="memdesc:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion.  <br /></td></tr>
<tr class="separator:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36df91a6ca8d549a748193bdfd1faf1" id="r_ae36df91a6ca8d549a748193bdfd1faf1"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classllvm_1_1ilist__node__impl.html">typename</a> <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </td></tr>
<tr class="memitem:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#ae36df91a6ca8d549a748193bdfd1faf1">emitOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CmpVT</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasPT</a>, <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SToV</a>)</td></tr>
<tr class="memdesc:ae36df91a6ca8d549a748193bdfd1faf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion.  <br /></td></tr>
<tr class="separator:ae36df91a6ca8d549a748193bdfd1faf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da547f1eda117f83339750a71775bcd" id="r_a0da547f1eda117f83339750a71775bcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0da547f1eda117f83339750a71775bcd">combineVectorSizedSetCCEquality</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SetCC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0da547f1eda117f83339750a71775bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks.  <br /></td></tr>
<tr class="separator:a0da547f1eda117f83339750a71775bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4a749692bbc4cfd3a3e95cb4ede51e" id="r_aec4a749692bbc4cfd3a3e95cb4ede51e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec4a749692bbc4cfd3a3e95cb4ede51e">combineSetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aec4a749692bbc4cfd3a3e95cb4ede51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a2c45af55afc1bf183cbafc577fd03" id="r_ab6a2c45af55afc1bf183cbafc577fd03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6a2c45af55afc1bf183cbafc577fd03">combineMOVMSK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab6a2c45af55afc1bf183cbafc577fd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6535f37686895d8ab294ce06ffe2f15" id="r_ae6535f37686895d8ab294ce06ffe2f15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6535f37686895d8ab294ce06ffe2f15">combineX86GatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:ae6535f37686895d8ab294ce06ffe2f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec58a8de03ca0c202e7acb69dace69a7" id="r_aec58a8de03ca0c202e7acb69dace69a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec58a8de03ca0c202e7acb69dace69a7">rebuildGatherScatter</a> (<a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">GorS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Scale, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aec58a8de03ca0c202e7acb69dace69a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250b1e0899d6d01c60cb7af31cd2a2fd" id="r_a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a250b1e0899d6d01c60cb7af31cd2a2fd">combineGatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29aa650f73d0ffdd74d33e6d4fef173" id="r_af29aa650f73d0ffdd74d33e6d4fef173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af29aa650f73d0ffdd74d33e6d4fef173">combineX86SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af29aa650f73d0ffdd74d33e6d4fef173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd512b724e2c19c51591ff52531f8659" id="r_afd512b724e2c19c51591ff52531f8659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd512b724e2c19c51591ff52531f8659">combineBrCond</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:afd512b724e2c19c51591ff52531f8659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize branch condition evaluation.  <br /></td></tr>
<tr class="separator:afd512b724e2c19c51591ff52531f8659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b7a43507d8f339f806b8d1c9f12f29" id="r_a54b7a43507d8f339f806b8d1c9f12f29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54b7a43507d8f339f806b8d1c9f12f29">combineVectorCompareAndMaskUnaryOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a54b7a43507d8f339f806b8d1c9f12f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc720ee13ee570307048e7940784be" id="r_aa2cc720ee13ee570307048e7940784be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2cc720ee13ee570307048e7940784be">combineToFPTruncExtElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa2cc720ee13ee570307048e7940784be"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast.  <br /></td></tr>
<tr class="separator:aa2cc720ee13ee570307048e7940784be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e17548b90a1c18c6199a8f99c544dfc" id="r_a2e17548b90a1c18c6199a8f99c544dfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e17548b90a1c18c6199a8f99c544dfc">combineUIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2e17548b90a1c18c6199a8f99c544dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2022f78361af7995aebd0a398e0a67e" id="r_aa2022f78361af7995aebd0a398e0a67e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2022f78361af7995aebd0a398e0a67e">combineSIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa2022f78361af7995aebd0a398e0a67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49795f7ac26b96f40f4acfd51cc1c822" id="r_a49795f7ac26b96f40f4acfd51cc1c822"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49795f7ac26b96f40f4acfd51cc1c822">needCarryOrOverflowFlag</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a49795f7ac26b96f40f4acfd51cc1c822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e66d415d7d85df65edc042d54de8d6" id="r_a23e66d415d7d85df65edc042d54de8d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23e66d415d7d85df65edc042d54de8d6">onlyZeroFlagUsed</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a23e66d415d7d85df65edc042d54de8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f9742b28e2cf2d12ceea2175a7c7f8" id="r_a61f9742b28e2cf2d12ceea2175a7c7f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f9742b28e2cf2d12ceea2175a7c7f8">combineCMP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a61f9742b28e2cf2d12ceea2175a7c7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f672a2671de3dd21131ca8ae8145ad" id="r_a90f672a2671de3dd21131ca8ae8145ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90f672a2671de3dd21131ca8ae8145ad">combineX86AddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a90f672a2671de3dd21131ca8ae8145ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13d4cd47426dbe430d65df73fbab44b" id="r_aa13d4cd47426dbe430d65df73fbab44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa13d4cd47426dbe430d65df73fbab44b">combineSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa13d4cd47426dbe430d65df73fbab44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef9bba3be5001d1d80c474dd335dff7" id="r_a2ef9bba3be5001d1d80c474dd335dff7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ef9bba3be5001d1d80c474dd335dff7">combineADC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a2ef9bba3be5001d1d80c474dd335dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d42ba523401f0a73409eade106879b" id="r_a44d42ba523401f0a73409eade106879b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44d42ba523401f0a73409eade106879b">combineAddOrSubToADCOrSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a44d42ba523401f0a73409eade106879b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB.  <br /></td></tr>
<tr class="separator:a44d42ba523401f0a73409eade106879b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c86721d54ea24442f31fe419f7b7b1" id="r_a43c86721d54ea24442f31fe419f7b7b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43c86721d54ea24442f31fe419f7b7b1">matchPMADDWD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a43c86721d54ea24442f31fe419f7b7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65983df0f713e72addd897c98b130554" id="r_a65983df0f713e72addd897c98b130554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65983df0f713e72addd897c98b130554">matchPMADDWD_2</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">N1</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a65983df0f713e72addd897c98b130554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266bc4018344a51833216f793b8f3c7d" id="r_a266bc4018344a51833216f793b8f3c7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a266bc4018344a51833216f793b8f3c7d">combineAddOrSubToHADDorHSUB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a266bc4018344a51833216f793b8f3c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4585b76cee25b89a8706715217a1c743" id="r_a4585b76cee25b89a8706715217a1c743"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4585b76cee25b89a8706715217a1c743">combineAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4585b76cee25b89a8706715217a1c743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c118f91b42d628d3fe1679f14b88e8c" id="r_a0c118f91b42d628d3fe1679f14b88e8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c118f91b42d628d3fe1679f14b88e8c">combineSubToSubus</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0c118f91b42d628d3fe1679f14b88e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a830cdb7a7691a1d390be839ff5859f" id="r_a0a830cdb7a7691a1d390be839ff5859f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a830cdb7a7691a1d390be839ff5859f">combineSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0a830cdb7a7691a1d390be839ff5859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca03795fe4ea383d28dcf4433f994485" id="r_aca03795fe4ea383d28dcf4433f994485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca03795fe4ea383d28dcf4433f994485">combineVectorCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aca03795fe4ea383d28dcf4433f994485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfbf1a0e6b79ef994d2a89cb596f959" id="r_a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dfbf1a0e6b79ef994d2a89cb596f959">combineConcatVectorOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper that combines an array of subvector ops as if they were the operands of a <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5" title="CONCAT_VECTORS(VECTOR0, VECTOR1, ...) - Given a number of values of vector type with the same length ...">ISD::CONCAT_VECTORS</a> node, but may have come from another source (e.g.  <br /></td></tr>
<tr class="separator:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8350c7d6f8af378876aeea56a101465e" id="r_a8350c7d6f8af378876aeea56a101465e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8350c7d6f8af378876aeea56a101465e">combineConcatVectors</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8350c7d6f8af378876aeea56a101465e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683740452a82b7ef51718b9ddfc7c94b" id="r_a683740452a82b7ef51718b9ddfc7c94b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a683740452a82b7ef51718b9ddfc7c94b">combineInsertSubvector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a683740452a82b7ef51718b9ddfc7c94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bb588e451e1a822d677d2d913279ff" id="r_ab1bb588e451e1a822d677d2d913279ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1bb588e451e1a822d677d2d913279ff">narrowExtractedVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab1bb588e451e1a822d677d2d913279ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width.  <br /></td></tr>
<tr class="separator:ab1bb588e451e1a822d677d2d913279ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ed8167790f204f04e3892e2f1805f3" id="r_ae0ed8167790f204f04e3892e2f1805f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0ed8167790f204f04e3892e2f1805f3">combineExtractSubvector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae0ed8167790f204f04e3892e2f1805f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfa0a3176b7c07e64103290d9888f73" id="r_a6cfa0a3176b7c07e64103290d9888f73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cfa0a3176b7c07e64103290d9888f73">combineScalarToVector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6cfa0a3176b7c07e64103290d9888f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cb7f91737deedc3c70fb0ec0b70807" id="r_a92cb7f91737deedc3c70fb0ec0b70807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92cb7f91737deedc3c70fb0ec0b70807">combinePMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a92cb7f91737deedc3c70fb0ec0b70807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a735b555a87cd56da680286186fb86" id="r_ad5a735b555a87cd56da680286186fb86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5a735b555a87cd56da680286186fb86">combineExtInVec</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad5a735b555a87cd56da680286186fb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886d3292e22e113b2f04c1c35811bd0c" id="r_a886d3292e22e113b2f04c1c35811bd0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a886d3292e22e113b2f04c1c35811bd0c">combineKSHIFT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a886d3292e22e113b2f04c1c35811bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d28003b370fb2c0860ad25f3ef57c5f" id="r_a1d28003b370fb2c0860ad25f3ef57c5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d28003b370fb2c0860ad25f3ef57c5f">combineFP16_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1d28003b370fb2c0860ad25f3ef57c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74970b21f30422fb47a2069babbad9c9" id="r_a74970b21f30422fb47a2069babbad9c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74970b21f30422fb47a2069babbad9c9">combineFP_EXTEND</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a74970b21f30422fb47a2069babbad9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac15f27b4914eac1c66c49d3c6db3a8" id="r_a3ac15f27b4914eac1c66c49d3c6db3a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ac15f27b4914eac1c66c49d3c6db3a8">combineVBROADCAST_LOAD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DCI</a>)</td></tr>
<tr class="separator:a3ac15f27b4914eac1c66c49d3c6db3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4106aa1194d1a3ddfe03bbbc600913cf" id="r_a4106aa1194d1a3ddfe03bbbc600913cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4106aa1194d1a3ddfe03bbbc600913cf">combineFP_ROUND</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4106aa1194d1a3ddfe03bbbc600913cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6ae8095a6353874359d5f5e886410c" id="r_a4d6ae8095a6353874359d5f5e886410c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d6ae8095a6353874359d5f5e886410c">combineMOVDQ2Q</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4d6ae8095a6353874359d5f5e886410c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ded20d42a05e6478238dcfd3caceede" id="r_a6ded20d42a05e6478238dcfd3caceede"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ded20d42a05e6478238dcfd3caceede">matchAsm</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> S, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">Pieces</a>)</td></tr>
<tr class="separator:a6ded20d42a05e6478238dcfd3caceede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f2e06ea0575c5920f76e241e4cc65f" id="r_a98f2e06ea0575c5920f76e241e4cc65f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98f2e06ea0575c5920f76e241e4cc65f">clobbersFlagRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">AsmPieces</a>)</td></tr>
<tr class="separator:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7916a0e32a89dd12645d0c3941b1485" id="r_aa7916a0e32a89dd12645d0c3941b1485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7916a0e32a89dd12645d0c3941b1485">parseConstraintCode</a> (<a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a> Constraint)</td></tr>
<tr class="separator:aa7916a0e32a89dd12645d0c3941b1485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae9685e0bfae51cfb048c3a2da8a06f" id="r_a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ae9685e0bfae51cfb048c3a2da8a06f">isGRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a general purpose register class.  <br /></td></tr>
<tr class="separator:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811049dc54f4a8053c0b34c8fa470a99" id="r_a811049dc54f4a8053c0b34c8fa470a99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a811049dc54f4a8053c0b34c8fa470a99">isFRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a811049dc54f4a8053c0b34c8fa470a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a vector register class.  <br /></td></tr>
<tr class="separator:a811049dc54f4a8053c0b34c8fa470a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e06f2d863f883613cc60086eb26493" id="r_a67e06f2d863f883613cc60086eb26493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67e06f2d863f883613cc60086eb26493">isVKClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a67e06f2d863f883613cc60086eb26493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a mask register class.  <br /></td></tr>
<tr class="separator:a67e06f2d863f883613cc60086eb26493"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ae9a38b39135a226871c064af97abecd5" id="r_ae9a38b39135a226871c064af97abecd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9a38b39135a226871c064af97abecd5">ExperimentalPrefLoopAlignment</a> (&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">pref</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">alignment&quot;</a>, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sets <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">preferable</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a> alignment <a class="el" href="BBSectionsPrepare_8cpp.html#a5e5c642a0309c0657f3efa8a8b687008">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">experiments</a> (as log2 bytes)&quot; &quot;(<a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> last x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">pref</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a>-alignment <a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a> &quot; of <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a> header PC <a class="el" href="classllvm_1_1ilist__node__impl.html">will</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">be</a> 0).&quot;), cl::Hidden)</td></tr>
<tr class="separator:ae9a38b39135a226871c064af97abecd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92007c0cea0c65de2e94c36aa0a0be5" id="r_ae92007c0cea0c65de2e94c36aa0a0be5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae92007c0cea0c65de2e94c36aa0a0be5">MulConstantOptimization</a> (&quot;mul-constant-<a class="el" href="classllvm_1_1ilist__node__impl.html">optimization&quot;</a>, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace '<a class="el" href="classllvm_1_1ilist__node__impl.html">mul</a> x, Const' <a class="el" href="classllvm_1_1ilist__node__impl.html">with</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">more</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">effective</a> <a class="el" href="MustExecute_8cpp.html#a2b8cdcb5ff2dc7197a4e2b5a38c11580">instructions</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">like</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">SHIFT</a>, <a class="el" href="classllvm_1_1ilist__node__impl.html">LEA</a>, etc.&quot;), cl::Hidden)</td></tr>
<tr class="separator:ae92007c0cea0c65de2e94c36aa0a0be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e5ca83215ce876e14f3ad7f7099ada" id="r_aa0e5ca83215ce876e14f3ad7f7099ada"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0e5ca83215ce876e14f3ad7f7099ada">ExperimentalUnorderedISEL</a> (&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">unordered</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">atomic</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a>, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> instead <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> &quot; &quot;<a class="el" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> <a class="el" href="BBSectionsPrepare_8cpp.html#a5e5c642a0309c0657f3efa8a8b687008">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">unordered</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">atomic</a> loads <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> &quot; &quot;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> respectively.&quot;), cl::Hidden)</td></tr>
<tr class="separator:aa0e5ca83215ce876e14f3ad7f7099ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00067">67</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a0a290aaab2d34a6ea303fab92c815e14" name="a0a290aaab2d34a6ea303fab92c815e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a290aaab2d34a6ea303fab92c815e14">&#9670;&#160;</a></span>NODE_NAME_CASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NODE_NAME_CASE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><a class="el" href="AVRISelLowering_8cpp.html#a2e1214d6023fa12e254e244835f2ba99">NODE</a></span></td><td>)</td>
          <td>&#160;&#160;&#160;case X86ISD::NODE: return &quot;X86ISD::&quot; #<a class="el" href="AVRISelLowering_8cpp.html#a2e1214d6023fa12e254e244835f2ba99">NODE</a>;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ac06788932cd1a15c825f8a90f2285034" name="ac06788932cd1a15c825f8a90f2285034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06788932cd1a15c825f8a90f2285034">&#9670;&#160;</a></span>ShrinkMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Different mul shrinking modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835" name="ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835"></a>MULS8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d" name="ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d"></a>MULU8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea" name="ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea"></a>MULS16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0" name="ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0"></a>MULU16&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41231">41231</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ad8ee7ebd5a8f3424157ea93a93eabc36" name="ad8ee7ebd5a8f3424157ea93a93eabc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ee7ebd5a8f3424157ea93a93eabc36">&#9670;&#160;</a></span>StructReturnType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CallIsStructReturn - Determines whether a call uses struct return semantics. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad8ee7ebd5a8f3424157ea93a93eabc36a694261730e898274cf0072b2d6adf2b5" name="ad8ee7ebd5a8f3424157ea93a93eabc36a694261730e898274cf0072b2d6adf2b5"></a>NotStructReturn&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad8ee7ebd5a8f3424157ea93a93eabc36adcccb398003cc5f2eae5b3a446aa1758" name="ad8ee7ebd5a8f3424157ea93a93eabc36adcccb398003cc5f2eae5b3a446aa1758"></a>RegStructReturn&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad8ee7ebd5a8f3424157ea93a93eabc36af77969de70717a8fc2b79ed87e0cd529" name="ad8ee7ebd5a8f3424157ea93a93eabc36af77969de70717a8fc2b79ed87e0cd529"></a>StackStructReturn&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03080">3080</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac445550f60946bb0bcb26733d7bfbbf8" name="ac445550f60946bb0bcb26733d7bfbbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac445550f60946bb0bcb26733d7bfbbf8">&#9670;&#160;</a></span>adjustBitcastSrcVectorSSE1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> adjustBitcastSrcVectorSSE1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37952">37952</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l37952">adjustBitcastSrcVectorSSE1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37941">getAltBitOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37952">adjustBitcastSrcVectorSSE1()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="ad4807a7887fbdadeeddb3d97d8ad7343" name="ad4807a7887fbdadeeddb3d97d8ad7343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4807a7887fbdadeeddb3d97d8ad7343">&#9670;&#160;</a></span>argsAreStructReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> argsAreStructReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ins</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsMCU</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines whether a function uses struct return semantics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03100">3100</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03081">NotStructReturn</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03082">RegStructReturn</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03083">StackStructReturn</a>.</p>

</div>
</div>
<a id="a65f41e4536175781a5dd1e2efc374952" name="a65f41e4536175781a5dd1e2efc374952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f41e4536175781a5dd1e2efc374952">&#9670;&#160;</a></span>buildFromShuffleMostly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> buildFromShuffleMostly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08922">8922</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08892">getUnderlyingExtractedFromVec()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l01089">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00195">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a id="a356fd0cfb8f472ba8fc4e27e497cd653" name="a356fd0cfb8f472ba8fc4e27e497cd653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356fd0cfb8f472ba8fc4e27e497cd653">&#9670;&#160;</a></span>callIsStructReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> callIsStructReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Outs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsMCU</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03086">3086</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03081">NotStructReturn</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03082">RegStructReturn</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03083">StackStructReturn</a>.</p>

</div>
</div>
<a id="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea" name="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">&#9670;&#160;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03127">3127</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00051">llvm::CallingConv::GHC</a>, <a class="el" href="CallingConv_8h_source.html#l00174">llvm::CallingConv::HHVM</a>, <a class="el" href="CallingConv_8h_source.html#l00055">llvm::CallingConv::HiPE</a>, <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>, and <a class="el" href="CallingConv_8h_source.html#l00214">llvm::CallingConv::X86_RegCall</a>.</p>

</div>
</div>
<a id="a919e0b963b577f49fbe79a99ba16a8cd" name="a919e0b963b577f49fbe79a99ba16a8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919e0b963b577f49fbe79a99ba16a8cd">&#9670;&#160;</a></span>canLowerByDroppingEvenElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int canLowerByDroppingEvenElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSingleInput</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether a compaction lowering can be done by dropping even elements and compute how many times even elements must be dropped. </p>
<p>This handles shuffles which take every Nth element where N is a power of two. Example shuffle masks:</p>
<p>N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 0, 2, 4, 6, 8, 10, 12, 14 N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 N = 2: 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12 N = 2: 0, 4, 8, 12, 16, 20, 24, 28, 0, 4, 8, 12, 16, 20, 24, 28 N = 3: 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8 N = 3: 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24</p>
<p>Any of these lanes can of course be undef.</p>
<p>This routine only supports N &lt;= 3. FIXME: Evaluate whether either AVX or AVX-512 have any opportunities here for larger N.</p>
<dl class="section return"><dt>Returns</dt><dd>N above, or the number of times even elements must be dropped if there is such a number. Otherwise returns zero. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">11369</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01335">llvm::array_lengthof()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="ae496219dc340f230b978a5f5224fe44c" name="ae496219dc340f230b978a5f5224fe44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae496219dc340f230b978a5f5224fe44c">&#9670;&#160;</a></span>canonicalizeBitSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeBitSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42986">42986</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00472">llvm::X86ISD::VPTERNLOG</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>.</p>

</div>
</div>
<a id="a6dd85fc336a77111219214bf7e779d1f" name="a6dd85fc336a77111219214bf7e779d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd85fc336a77111219214bf7e779d1f">&#9670;&#160;</a></span>canonicalizeShuffleMaskWithCommute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canonicalizeShuffleMaskWithCommute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function that returns true if the shuffle mask should be commuted to improve canonicalization. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17786">17786</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a63b3ac6067f94151d39d197391477436" name="a63b3ac6067f94151d39d197391477436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b3ac6067f94151d39d197391477436">&#9670;&#160;</a></span>canReduceVMulWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canReduceVMulWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Mode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41233">41233</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02268">llvm::SelectionDAG::SignBitIsZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47430">matchPMADDWD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41295">reduceVMULWidth()</a>.</p>

</div>
</div>
<a id="af90b7c018c6482771ca6f21a58842810" name="af90b7c018c6482771ca6f21a58842810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90b7c018c6482771ca6f21a58842810">&#9670;&#160;</a></span>canWidenShuffleElements() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05597">5597</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>.</p>

</div>
</div>
<a id="a0b34d93dd35343dbb2d4d9496ed85cd9" name="a0b34d93dd35343dbb2d4d9496ed85cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b34d93dd35343dbb2d4d9496ed85cd9">&#9670;&#160;</a></span>canWidenShuffleElements() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>V2IsZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>WidenedMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05581">5581</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

</div>
</div>
<a id="ad6fc8ed265d8edfefb78f7985fed146e" name="ad6fc8ed265d8edfefb78f7985fed146e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fc8ed265d8edfefb78f7985fed146e">&#9670;&#160;</a></span>canWidenShuffleElements() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>WidenedMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled. </p>
<p>Appends the mask for wider elements in WidenedMask if valid. Otherwise leaves it in an unspecified state.</p>
<p>NOTE: This must handle normal vector shuffle masks and <em>target</em> vector shuffle masks. The latter have the special property of a '-2' representing a zero-ed lane of a vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">5531</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VE_8h_source.html#l00352">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00353">llvm::M1()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05597">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05581">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38976">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11827">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15524">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17008">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05604">scaleShuffleElements()</a>.</p>

</div>
</div>
<a id="a3c612539445f4446eb1900f515b438ea" name="a3c612539445f4446eb1900f515b438ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c612539445f4446eb1900f515b438ea">&#9670;&#160;</a></span>checkAndUpdateEFLAGSKill()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> checkAndUpdateEFLAGSKill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>SelectItr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>BB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31417">31417</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l30968">isEFLAGSLiveAfter()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a1a9b4748fc1b809d83ebe32130c75c19" name="a1a9b4748fc1b809d83ebe32130c75c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9b4748fc1b809d83ebe32130c75c19">&#9670;&#160;</a></span>checkBitcastSrcVectorSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> checkBitcastSrcVectorSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37927">37927</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37927">checkBitcastSrcVectorSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37927">checkBitcastSrcVectorSize()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a7877081a6d6934a224f09a048611ecf1" name="a7877081a6d6934a224f09a048611ecf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7877081a6d6934a224f09a048611ecf1">&#9670;&#160;</a></span>checkBoolTestAndOrSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> checkBoolTestAndOrSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Flags</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>isAnd</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS. </p>
<p>Match: (X86or (X86setcc) (X86setcc)) (X86cmp (and (X86setcc) (X86setcc)), 0) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40619">40619</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41007">combineCMov()</a>.</p>

</div>
</div>
<a id="a0870a92dd3a0e71116be6fa3f545fe90" name="a0870a92dd3a0e71116be6fa3f545fe90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0870a92dd3a0e71116be6fa3f545fe90">&#9670;&#160;</a></span>checkBoolTestSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> checkBoolTestSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Cmp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40501">40501</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02701">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00646">llvm::X86ISD::RDRAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00650">llvm::X86ISD::RDSEED</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a98f2e06ea0575c5920f76e241e4cc65f" name="a98f2e06ea0575c5920f76e241e4cc65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f2e06ea0575c5920f76e241e4cc65f">&#9670;&#160;</a></span>clobbersFlagRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> clobbersFlagRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>AsmPieces</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49178">49178</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49194">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a64faeaa5f83f9668acd436dd513366af" name="a64faeaa5f83f9668acd436dd513366af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64faeaa5f83f9668acd436dd513366af">&#9670;&#160;</a></span>collectConcatOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> collectConcatOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Ops</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05849">5849</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48126">combineInsertSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23543">LowerStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48253">narrowExtractedVectorSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l39605">narrowVectorSelect()</a>.</p>

</div>
</div>
<a id="a2ef9bba3be5001d1d80c474dd335dff7" name="a2ef9bba3be5001d1d80c474dd335dff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef9bba3be5001d1d80c474dd335dff7">&#9670;&#160;</a></span>combineADC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineADC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47204">47204</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40660">combineCarryThroughADD()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4585b76cee25b89a8706715217a1c743" name="a4585b76cee25b89a8706715217a1c743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4585b76cee25b89a8706715217a1c743">&#9670;&#160;</a></span>combineAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47685">47685</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l47240">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47656">combineAddOrSubToHADDorHSUB()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47430">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47538">matchPMADDWD_2()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a44d42ba523401f0a73409eade106879b" name="a44d42ba523401f0a73409eade106879b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d42ba523401f0a73409eade106879b">&#9670;&#160;</a></span>combineAddOrSubToADCOrSBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOrSubToADCOrSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB. </p>
<p>This replaces TEST+SET+{ADD/SUB} with CMP+{ADC, SBB}. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47240">47240</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47685">combineAdd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l47847">combineSub()</a>.</p>

</div>
</div>
<a id="a266bc4018344a51833216f793b8f3c7d" name="a266bc4018344a51833216f793b8f3c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266bc4018344a51833216f793b8f3c7d">&#9670;&#160;</a></span>combineAddOrSubToHADDorHSUB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOrSubToHADDorHSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47656">47656</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00251">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47685">combineAdd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l47847">combineSub()</a>.</p>

</div>
</div>
<a id="a61e686ca7b81dbf342b3af2d4e23149e" name="a61e686ca7b81dbf342b3af2d4e23149e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e686ca7b81dbf342b3af2d4e23149e">&#9670;&#160;</a></span>combineAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">42857</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42647">combineAndLoadToBZHI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42573">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42360">combineANDXORWithAllOnesIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42538">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42257">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42727">combineParity()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42798">combineScalarAndWithMaskSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42510">convertIntLogicToFPLogic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00089">getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21367">matchScalarReduction()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a02541afb885f658a4f9ed304ba4bb5e9" name="a02541afb885f658a4f9ed304ba4bb5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02541afb885f658a4f9ed304ba4bb5e9">&#9670;&#160;</a></span>combineAndLoadToBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndLoadToBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42647">42647</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="HexagonCommonGEP_8cpp_source.html#l00171">GEP</a>, <a class="el" href="SelectionDAG_8h_source.html#l00603">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42608">getIndexFromUnindexedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="Constants_8h_source.html#l00142">llvm::ConstantInt::getZExtValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42626">hasBZHI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>.</p>

</div>
</div>
<a id="aaa27af54b7ba8fa7ee30cc6d7f729207" name="aaa27af54b7ba8fa7ee30cc6d7f729207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa27af54b7ba8fa7ee30cc6d7f729207">&#9670;&#160;</a></span>combineAndMaskToShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndMaskToShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a zero/all-bits result that is bitwise-anded with a low bits mask. </p>
<p>(Mask == 1 for the x86 lowering of a SETCC + ZEXT), replace the 'and' with a shift-right to eliminate loading the vector constant mask value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42573">42573</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08994">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00140">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26953">SupportedVectorShiftWithImm()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>.</p>

</div>
</div>
<a id="a0285b9eb9c4a75abb42c7cf0ef0154f1" name="a0285b9eb9c4a75abb42c7cf0ef0154f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0285b9eb9c4a75abb42c7cf0ef0154f1">&#9670;&#160;</a></span>combineAndnp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndnp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852" title="Bitwise Logical AND NOT of Packed FP values.">X86ISD::ANDNP</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45653">45653</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="acdebe37be911a02b368c944e4edb1e10" name="acdebe37be911a02b368c944e4edb1e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdebe37be911a02b368c944e4edb1e10">&#9670;&#160;</a></span>combineANDXORWithAllOnesIntoANDNP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineANDXORWithAllOnesIntoANDNP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42360">42360</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>.</p>

</div>
</div>
<a id="a5c3d86d724323d88d2fdf99d29d3de72" name="a5c3d86d724323d88d2fdf99d29d3de72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3d86d724323d88d2fdf99d29d3de72">&#9670;&#160;</a></span>combineBasicSADPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBasicSADPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Extract</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38900">38900</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38650">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38630">detectZextAbsDiff()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00991">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00597">llvm::Log2_32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09303">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="af0e0d5fc4a01d9f412064a5448052330" name="af0e0d5fc4a01d9f412064a5448052330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e0d5fc4a01d9f412064a5448052330">&#9670;&#160;</a></span>combineBEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45374">45374</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1bca5f0c0254fc2b2707fe8b6e5677d3" name="a1bca5f0c0254fc2b2707fe8b6e5677d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bca5f0c0254fc2b2707fe8b6e5677d3">&#9670;&#160;</a></span>combineBitcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38349">38349</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38285">combineBitcastToBoolVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38154">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38137">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MathExtras_8h_source.html#l00226">llvm::countLeadingZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38210">createMMXBuildVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00703">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01150">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="APFloat_8cpp_source.html#l00166">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00151">llvm::EVT::isScalarInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00164">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00156">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00936">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00937">llvm::SDNode::op_end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00137">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::x86mmx</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="adeced2d1e379caa2a4eb12e41f511c00" name="adeced2d1e379caa2a4eb12e41f511c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeced2d1e379caa2a4eb12e41f511c00">&#9670;&#160;</a></span>combineBitcastToBoolVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcastToBoolVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38285">38285</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38285">combineBitcastToBoolVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00365">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38349">combineBitcast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38285">combineBitcastToBoolVector()</a>.</p>

</div>
</div>
<a id="ac600ed8b11d7808711e809cfb7963089" name="ac600ed8b11d7808711e809cfb7963089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac600ed8b11d7808711e809cfb7963089">&#9670;&#160;</a></span>combineBitcastvxi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcastvxi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">38008</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l37952">adjustBitcastSrcVectorSSE1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37927">checkBitcastSrcVectorSize()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28238">getPMOVMSKB()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37986">signExtendBitcastSrcVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38349">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38754">combineHorizontalPredicateResult()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>.</p>

</div>
</div>
<a id="af895f9bfb12bd8b99a9633035fd3588c" name="af895f9bfb12bd8b99a9633035fd3588c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af895f9bfb12bd8b99a9633035fd3588c">&#9670;&#160;</a></span>combineBitOpWithMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitOpWithMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42538">42538</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">convertIntLogicToFPLogicOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45341">combineXor()</a>.</p>

</div>
</div>
<a id="afd512b724e2c19c51591ff52531f8659" name="afd512b724e2c19c51591ff52531f8659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd512b724e2c19c51591ff52531f8659">&#9670;&#160;</a></span>combineBrCond()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBrCond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize branch condition evaluation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46756">46756</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00118">llvm::X86ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afab7e380356e4b22d23f87fa2f45daf9" name="afab7e380356e4b22d23f87fa2f45daf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab7e380356e4b22d23f87fa2f45daf9">&#9670;&#160;</a></span>combineBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45681">45681</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MathExtras_8h_source.html#l00597">llvm::Log2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a16e4d757dd734397239791b2cbb221c7" name="a16e4d757dd734397239791b2cbb221c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e4d757dd734397239791b2cbb221c7">&#9670;&#160;</a></span>combineCarryThroughADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCarryThroughADD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>EFLAGS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40660">40660</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08966">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47204">combineADC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47182">combineSBB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a1bd495ab23d43ebbe7e2d167103d8991" name="a1bd495ab23d43ebbe7e2d167103d8991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd495ab23d43ebbe7e2d167103d8991">&#9670;&#160;</a></span>combineCastedMaskArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCastedMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38154">38154</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38137">combinevXi1ConstantToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38349">combineBitcast()</a>.</p>

</div>
</div>
<a id="af0fb4a30e359345f1f6c967488cd37ab" name="af0fb4a30e359345f1f6c967488cd37ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fb4a30e359345f1f6c967488cd37ab">&#9670;&#160;</a></span>combineCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728" title="X86 conditional moves.">X86ISD::CMOV</a> [LHS, RHS, CONDCODE (e.g. <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>), CONDVAL]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41007">41007</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40619">checkBoolTestAndOrSetCCCombine()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00592">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f80</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02701">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00611">llvm::X86Subtarget::hasCMov()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05004">hasFPCMov()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a61f9742b28e2cf2d12ceea2175a7c7f8" name="a61f9742b28e2cf2d12ceea2175a7c7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f9742b28e2cf2d12ceea2175a7c7f8">&#9670;&#160;</a></span>combineCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47060">47060</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::AND</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46996">needCarryOrOverflowFlag()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47034">onlyZeroFlagUsed()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a454834aa3770b553c5365fa2460a7687" name="a454834aa3770b553c5365fa2460a7687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454834aa3770b553c5365fa2460a7687">&#9670;&#160;</a></span>combineCommutableSHUFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCommutableSHUFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35820">35820</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04734">MayFoldLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08982">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a672f8f5fb89a9c2758df02f8e2d1e263" name="a672f8f5fb89a9c2758df02f8e2d1e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672f8f5fb89a9c2758df02f8e2d1e263">&#9670;&#160;</a></span>combineCompareEqual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCompareEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends. </p>
<p>Likewise for OR -&gt; CMPNEQSS. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42257">42257</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00854">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00848">llvm::ISD::BRCOND</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00187">llvm::ISD::CopyToReg</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00081">llvm::X86ISD::FCMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::FSETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00106">llvm::X86ISD::FSETCCM</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23659">isAndOrOfSetCCs()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00597">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00808">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00812">llvm::SDNode::use_end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>.</p>

</div>
</div>
<a id="a9dfbf1a0e6b79ef994d2a89cb596f959" name="a9dfbf1a0e6b79ef994d2a89cb596f959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfbf1a0e6b79ef994d2a89cb596f959">&#9670;&#160;</a></span>combineConcatVectorOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineConcatVectorOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper that combines an array of subvector ops as if they were the operands of a <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5" title="CONCAT_VECTORS(VECTOR0, VECTOR1, ...) - Given a number of values of vector type with the same length ...">ISD::CONCAT_VECTORS</a> node, but may have come from another source (e.g. </p>
<p><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c" title="INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1.">ISD::INSERT_SUBVECTOR</a>). The ops are assumed to be of the same type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47900">47900</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01602">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08301">EltsFromConsecutiveLoads()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00534">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04734">MayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::PALIGNR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00506">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00789">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00369">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00370">llvm::X86ISD::VROTRI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48105">combineConcatVectors()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48126">combineInsertSubvector()</a>.</p>

</div>
</div>
<a id="a8350c7d6f8af378876aeea56a101465e" name="a8350c7d6f8af378876aeea56a101465e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8350c7d6f8af378876aeea56a101465e">&#9670;&#160;</a></span>combineConcatVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineConcatVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48105">48105</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l47900">combineConcatVectorOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a69c29dade9c2c83e9928f92e0e6452f0" name="a69c29dade9c2c83e9928f92e0e6452f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c29dade9c2c83e9928f92e0e6452f0">&#9670;&#160;</a></span>combineCVTP2I_CVTTP2I()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCVTP2I_CVTTP2I </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45616">45616</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33927">narrowLoadToVZLoad()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4a24cdc31f225e6b17b30c139085b064" name="a4a24cdc31f225e6b17b30c139085b064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a24cdc31f225e6b17b30c139085b064">&#9670;&#160;</a></span>combineCVTPH2PS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCVTPH2PS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45697">45697</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33927">narrowLoadToVZLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02307">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00748">llvm::X86ISD::STRICT_CVTPH2PS</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad5a735b555a87cd56da680286186fb86" name="ad5a735b555a87cd56da680286186fb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a735b555a87cd56da680286186fb86">&#9670;&#160;</a></span>combineExtInVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtInVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48592">48592</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07014">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="TargetLowering_8h_source.html#l01199">llvm::TargetLoweringBase::isLoadExtLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01184">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01184">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae0ed8167790f204f04e3892e2f1805f3" name="ae0ed8167790f204f04e3892e2f1805f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ed8167790f204f04e3892e2f1805f3">&#9670;&#160;</a></span>combineExtractSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">48305</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00600">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00601">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06177">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06188">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08994">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48253">narrowExtractedVectorSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05604">scaleShuffleElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00506">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00330">llvm::X86ISD::VFPEXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00698">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a767fefc1593899bc23f0b03007b0bd76" name="a767fefc1593899bc23f0b03007b0bd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767fefc1593899bc23f0b03007b0bd76">&#9670;&#160;</a></span>combineExtractVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence. </p>
<p>For i686, the best sequence is apparently storing the value and loading scalars back, while for x64 we should use 64-bit extracts and shifts. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">39357</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38900">combineBasicSADPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38976">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38680">combineHorizontalMinMaxResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38754">combineHorizontalPredicateResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39247">combineReductionToHorizontal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00592">llvm::APInt::getOneBitSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00160">llvm::X86ISD::MMX_MOVD2W</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00180">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00184">llvm::X86ISD::PINSRW</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39149">scalarizeExtEltFP()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v1i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a03737b8120e2ceffc57089d0510107c0" name="a03737b8120e2ceffc57089d0510107c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03737b8120e2ceffc57089d0510107c0">&#9670;&#160;</a></span>combineExtractWithShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractWithShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38976">38976</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01340">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00168">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::PEXTRW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="ad2800cb88996291ed1676f5899997ebe" name="ad2800cb88996291ed1676f5899997ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2800cb88996291ed1676f5899997ebe">&#9670;&#160;</a></span>combineExtSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46071">46071</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01170">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01243">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46112">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">combineZext()</a>.</p>

</div>
</div>
<a id="ae7dca9dde4468bf201a9020ffb66e8b7" name="ae7dca9dde4468bf201a9020ffb66e8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7dca9dde4468bf201a9020ffb66e8b7">&#9670;&#160;</a></span>combineFaddFsub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFaddFsub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating-point adds/subs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44552">44552</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00256">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae1ff7bc42bf5767e31a54339e89ce713" name="ae1ff7bc42bf5767e31a54339e89ce713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ff7bc42bf5767e31a54339e89ce713">&#9670;&#160;</a></span>combineFAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2" title="Bitwise logical AND of floating point values.">X86ISD::FAND</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45444">45444</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l45412">combineFAndFNotToFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45401">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45298">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a24d54706296d70148335f0f4ff621028" name="a24d54706296d70148335f0f4ff621028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d54706296d70148335f0f4ff621028">&#9670;&#160;</a></span>combineFAndFNotToFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndFNotToFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45412">45412</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00055">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45444">combineFAnd()</a>.</p>

</div>
</div>
<a id="a6fea2dc458fb3a17821239b8383d26ad" name="a6fea2dc458fb3a17821239b8383d26ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fea2dc458fb3a17821239b8383d26ad">&#9670;&#160;</a></span>combineFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a" title="Bitwise logical ANDNOT of floating point values.">X86ISD::FANDN</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45461">45461</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l45401">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45391">isNullFPScalarOrVectorConst()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45298">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8dae5a29dc37de048a59e5bab5e30af2" name="a8dae5a29dc37de048a59e5bab5e30af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dae5a29dc37de048a59e5bab5e30af2">&#9670;&#160;</a></span>combineFMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46169">46169</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="TargetLowering_8h_source.html#l03602">llvm::TargetLowering::getCheaperNegatedExpression()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00641">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="Function_8h_source.html#l00647">llvm::Function::hasOptSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">negateFMAOpcode()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af0f13d1cf96cb32fba6d7ed4bd50ba5f" name="af0f13d1cf96cb32fba6d7ed4bd50ba5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f13d1cf96cb32fba6d7ed4bd50ba5f">&#9670;&#160;</a></span>combineFMADDSUB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMADDSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46238">46238</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03602">llvm::TargetLowering::getCheaperNegatedExpression()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00647">llvm::Function::hasOptSize()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">negateFMAOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a81efb38c390b38633dbdb3e877a15a84" name="a81efb38c390b38633dbdb3e877a15a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81efb38c390b38633dbdb3e877a15a84">&#9670;&#160;</a></span>combineFMinFMax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinFMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">X86ISD::FMIN</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f" title="Floating point max and min.">X86ISD::FMAX</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45495">45495</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00266">llvm::X86ISD::FMAXC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00263">llvm::X86ISD::FMIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00267">llvm::X86ISD::FMINC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00425">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00160">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="TargetOptions_8h_source.html#l00171">llvm::TargetOptions::NoSignedZerosFPMath</a>, and <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aba1e500fbed9b5849bfd76724ccf3825" name="aba1e500fbed9b5849bfd76724ccf3825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1e500fbed9b5849bfd76724ccf3825">&#9670;&#160;</a></span>combineFMinNumFMaxNum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinNumFMaxNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45516">45516</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::FMAXNUM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00263">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00980">llvm::SDNode::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01382">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00425">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04121">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00160">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01214">llvm::ISD::SETUO</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7a388b8e71542c8223c73a0d99691c71" name="a7a388b8e71542c8223c73a0d99691c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a388b8e71542c8223c73a0d99691c71">&#9670;&#160;</a></span>combineFneg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating point negations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45200">45200</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00220">Arg</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00344">llvm::ISD::FMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00550">llvm::X86ISD::FNMSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05700">llvm::TargetLowering::getNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00641">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="Function_8h_source.html#l00647">llvm::Function::hasOptSize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45064">isFNEG()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45475">combineFOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45341">combineXor()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7e81e46aed86f26e5183c666e5dd1b06" name="a7e81e46aed86f26e5183c666e5dd1b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e81e46aed86f26e5183c666e5dd1b06">&#9670;&#160;</a></span>combineFOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c" title="Bitwise logical OR of floating point values.">X86ISD::FOR</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d" title="Bitwise logical XOR of floating point values.">X86ISD::FXOR</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45475">45475</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45200">combineFneg()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45391">isNullFPScalarOrVectorConst()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45298">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1d28003b370fb2c0860ad25f3ef57c5f" name="a1d28003b370fb2c0860ad25f3ef57c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d28003b370fb2c0860ad25f3ef57c5f">&#9670;&#160;</a></span>combineFP16_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP16_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48654">48654</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00685">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00684">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00755">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00647">llvm::X86Subtarget::hasF16C()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a74970b21f30422fb47a2069babbad9c9" name="a74970b21f30422fb47a2069babbad9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74970b21f30422fb47a2069babbad9c9">&#9670;&#160;</a></span>combineFP_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48676">48676</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00685">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00647">llvm::X86Subtarget::hasF16C()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00748">llvm::X86ISD::STRICT_CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00421">llvm::ISD::STRICT_FP_EXTEND</a>, <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00137">llvm::MVT::v2f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4106aa1194d1a3ddfe03bbbc600913cf" name="a4106aa1194d1a3ddfe03bbbc600913cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4106aa1194d1a3ddfe03bbbc600913cf">&#9670;&#160;</a></span>combineFP_ROUND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP_ROUND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48780">48780</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00684">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00647">llvm::X86Subtarget::hasF16C()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a250b1e0899d6d01c60cb7af31cd2a2fd" name="a250b1e0899d6d01c60cb7af31cd2a2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250b1e0899d6d01c60cb7af31cd2a2fd">&#9670;&#160;</a></span>combineGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46670">46670</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01149">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46648">rebuildGatherScatter()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a259096d160dca45a7ec0539962de31a2" name="a259096d160dca45a7ec0539962de31a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259096d160dca45a7ec0539962de31a2">&#9670;&#160;</a></span>combineHorizontalMinMaxResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineHorizontalMinMaxResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Extract</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38680">38680</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00991">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09303">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::PHMINPOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00546">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::SMIN</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00548">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::UMIN</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a321ba362b250b9f42d197067f7906548" name="a321ba362b250b9f42d197067f7906548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321ba362b250b9f42d197067f7906548">&#9670;&#160;</a></span>combineHorizontalPredicateResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineHorizontalPredicateResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Extract</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38754">38754</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00588">llvm::ISD::CTPOP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28238">getPMOVMSKB()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01382">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00991">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09303">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09646">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a683740452a82b7ef51718b9ddfc7c94b" name="a683740452a82b7ef51718b9ddfc7c94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683740452a82b7ef51718b9ddfc7c94b">&#9670;&#160;</a></span>combineInsertSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineInsertSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48126">48126</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05849">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47900">combineConcatVectorOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a886d3292e22e113b2f04c1c35811bd0c" name="a886d3292e22e113b2f04c1c35811bd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886d3292e22e113b2f04c1c35811bd0c">&#9670;&#160;</a></span>combineKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48634">48634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02307">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7ae2bbddcc95cdf14669ea9eb8a2026e" name="a7ae2bbddcc95cdf14669ea9eb8a2026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae2bbddcc95cdf14669ea9eb8a2026e">&#9670;&#160;</a></span>combineLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43761">43761</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01602">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01913">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05943">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01184">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86_8h_source.html#l00175">llvm::X86AS::PTR32_SPTR</a>, <a class="el" href="X86_8h_source.html#l00176">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="X86_8h_source.html#l00177">llvm::X86AS::PTR64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ada799c570dd41ead38f73ba71244c2b2" name="ada799c570dd41ead38f73ba71244c2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada799c570dd41ead38f73ba71244c2b2">&#9670;&#160;</a></span>combineLogicBlendIntoConditionalNegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoConditionalNegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>X</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Y</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39808">39808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="TargetLowering_8h_source.html#l01179">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43083">combineLogicBlendIntoPBLENDV()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>.</p>

</div>
</div>
<a id="a6ea9583e4c11a0ac281f409a27f50c01" name="a6ea9583e4c11a0ac281f409a27f50c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea9583e4c11a0ac281f409a27f50c01">&#9670;&#160;</a></span>combineLogicBlendIntoPBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoPBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43083">43083</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39808">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43044">matchLogicBlend()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>.</p>

</div>
</div>
<a id="a4a6a2af7640ee8f9e66287e024d0f6b8" name="a4a6a2af7640ee8f9e66287e024d0f6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6a2af7640ee8f9e66287e024d0f6b8">&#9670;&#160;</a></span>combineMaskedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43979">43979</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l43931">combineMaskedLoadConstantMask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07192">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01184">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43903">reduceMaskedLoadToScalarLoad()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00624">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2a2b06cd0043981c801d852ace83fded" name="a2a2b06cd0043981c801d852ace83fded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2b06cd0043981c801d852ace83fded">&#9670;&#160;</a></span>combineMaskedLoadConstantMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoadConstantMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>ML</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43931">43931</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02307">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02340">llvm::MaskedLoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02336">llvm::MaskedLoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02342">llvm::MaskedLoadSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07192">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01362">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01358">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02341">llvm::MaskedLoadSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02343">llvm::MaskedLoadSDNode::getPassThru()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00991">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l02315">llvm::MaskedLoadStoreSDNode::isUnindexed()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43979">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="a44f727169247a0359f485216a83265ac" name="a44f727169247a0359f485216a83265ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f727169247a0359f485216a83265ac">&#9670;&#160;</a></span>combineMaskedStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44048">44048</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07237">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Value_8h_source.html#l00431">llvm::Value::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l01224">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44025">reduceMaskedStoreToScalarStore()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00624">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4d6ae8095a6353874359d5f5e886410c" name="a4d6ae8095a6353874359d5f5e886410c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6ae8095a6353874359d5f5e886410c">&#9670;&#160;</a></span>combineMOVDQ2Q()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMOVDQ2Q </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48820">48820</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab6a2c45af55afc1bf183cbafc577fd03" name="ab6a2c45af55afc1bf183cbafc577fd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a2c45af55afc1bf183cbafc577fd03">&#9670;&#160;</a></span>combineMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46584">46584</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01150">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="APInt_8h_source.html#l00363">llvm::APInt::isNegative()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="APInt_8h_source.html#l01438">llvm::APInt::setBit()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="adc36484c228b0ce9652f549d04ae4e6e" name="adc36484c228b0ce9652f549d04ae4e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc36484c228b0ce9652f549d04ae4e6e">&#9670;&#160;</a></span>combineMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize a single multiply with constant into two operations in order to implement it with two cheaper instructions, e.g. </p>
<p>LEA + SHL, LEA + LEA. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41549">41549</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41365">combineMulSpecial()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41453">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41505">combineMulToPMULDQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00074">INT64_MIN</a>, <a class="el" href="MathExtras_8h_source.html#l00497">llvm::isPowerOf2_64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00603">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00412">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="#ae92007c0cea0c65de2e94c36aa0a0be5">MulConstantOptimization</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41295">reduceVMULWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00714">llvm::X86Subtarget::slowLEA()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac5d1a07dd050cf248b97dd2600317e75" name="ac5d1a07dd050cf248b97dd2600317e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d1a07dd050cf248b97dd2600317e75">&#9670;&#160;</a></span>combineMulSpecial()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulSpecial </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>MulAmt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41365">41365</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="MathExtras_8h_source.html#l00157">llvm::countTrailingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00497">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00603">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00412">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41549">combineMul()</a>.</p>

</div>
</div>
<a id="ad45d068f13981c68189ca44f32a3acbe" name="ad45d068f13981c68189ca44f32a3acbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45d068f13981c68189ca44f32a3acbe">&#9670;&#160;</a></span>combineMulToPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41453">41453</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86Subtarget_8h_source.html#l00683">llvm::X86Subtarget::isPMADDWDSlow()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00532">llvm::X86ISD::VPMADDWD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41549">combineMul()</a>.</p>

</div>
</div>
<a id="ab3d30f3c91242fb3e8764ff09b317af9" name="ab3d30f3c91242fb3e8764ff09b317af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d30f3c91242fb3e8764ff09b317af9">&#9670;&#160;</a></span>combineMulToPMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41505">41505</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l01349">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00526">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00524">llvm::X86ISD::PMULUDQ</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41549">combineMul()</a>.</p>

</div>
</div>
<a id="a81ff8e0a240cf80ff42fcb1a6c796b33" name="a81ff8e0a240cf80ff42fcb1a6c796b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ff8e0a240cf80ff42fcb1a6c796b33">&#9670;&#160;</a></span>combineOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">43239</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42986">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42538">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42257">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43083">combineLogicBlendIntoPBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42510">convertIntLogicToFPLogic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00089">getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00365">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21367">matchScalarReduction()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a027102ec674270eecc2a1a6ec8588e44" name="a027102ec674270eecc2a1a6ec8588e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027102ec674270eecc2a1a6ec8588e44">&#9670;&#160;</a></span>combineOrCmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOrCmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43160">43160</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00652">llvm::SDNode::getOpcode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00534">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05277">llvm::X86TargetLowering::isCtlzFast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43138">lowerX86CmpEqZeroToCtlzSrl()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">combineZext()</a>.</p>

</div>
</div>
<a id="a4f8c6e300e9605392c4c985a52e8eb6f" name="a4f8c6e300e9605392c4c985a52e8eb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8c6e300e9605392c4c985a52e8eb6f">&#9670;&#160;</a></span>combineParity()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineParity </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42727">42727</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00588">llvm::ISD::CTPOP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01179">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>.</p>

</div>
</div>
<a id="a92cb7f91737deedc3c70fb0ec0b70807" name="a92cb7f91737deedc3c70fb0ec0b70807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cb7f91737deedc3c70fb0ec0b70807">&#9670;&#160;</a></span>combinePMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48540">48540</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09881">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00698">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5aa226cd70fb4a0c7e597d6455601d5b" name="a5aa226cd70fb4a0c7e597d6455601d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa226cd70fb4a0c7e597d6455601d5b">&#9670;&#160;</a></span>combinePMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44810">44810</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00140">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">combineTruncate()</a>.</p>

</div>
</div>
<a id="a19158530c7e8bd08610180be814ec9b1" name="a19158530c7e8bd08610180be814ec9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19158530c7e8bd08610180be814ec9b1">&#9670;&#160;</a></span>combinePTESTCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePTESTCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>EFLAGS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are inverting an PTEST/TESTP operand, attempt to adjust the CC to avoid the inversion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40710">40710</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00102">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00055">llvm::X86ISD::FANDN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28238">getPMOVMSKB()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00418">llvm::X86ISD::PTEST</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00624">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00421">llvm::X86ISD::TESTP</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a85342170ada2c755e99180e2a21fb88b" name="a85342170ada2c755e99180e2a21fb88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85342170ada2c755e99180e2a21fb88b">&#9670;&#160;</a></span>combineReductionToHorizontal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineReductionToHorizontal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>ExtElt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39247">39247</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00251">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00597">llvm::Log2_32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09303">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00190">llvm::X86ISD::PSADBW</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19546">shouldUseHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="aebac83f8929e5deb503b812bb7909f93" name="aebac83f8929e5deb503b812bb7909f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebac83f8929e5deb503b812bb7909f93">&#9670;&#160;</a></span>combineRedundantDWordShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineRedundantDWordShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Search for a combinable shuffle across a chain ending in pshufd. </p>
<p>We walk up the chain and look for a combinable shuffle, skipping over shuffles that we could hoist this shuffle's transformation past without altering anything. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35691">35691</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35646">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="aa13d4cd47426dbe430d65df73fbab44b" name="aa13d4cd47426dbe430d65df73fbab44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13d4cd47426dbe430d65df73fbab44b">&#9670;&#160;</a></span>combineSBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47182">47182</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l40660">combineCarryThroughADD()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::SBB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa701b28d5848c3250994e2e03a2dab97" name="aa701b28d5848c3250994e2e03a2dab97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa701b28d5848c3250994e2e03a2dab97">&#9670;&#160;</a></span>combineScalarAndWithMaskSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarAndWithMaskSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42798">42798</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01150">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>.</p>

</div>
</div>
<a id="a6cfa0a3176b7c07e64103290d9888f73" name="a6cfa0a3176b7c07e64103290d9888f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfa0a3176b7c07e64103290d9888f73">&#9670;&#160;</a></span>combineScalarToVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarToVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48486">48486</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01184">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00152">llvm::X86ISD::MOVQ2DQ</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08982">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1f89a7382459e34a2d36ad281210e6c3" name="a1f89a7382459e34a2d36ad281210e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f89a7382459e34a2d36ad281210e6c3">&#9670;&#160;</a></span>combineSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on SELECT and VSELECT nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">39855</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39808">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39634">combineSelectOfTwoConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39702">combineVSelectToBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39503">combineVSelectWithAllOnesOrZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38137">combinevXi1ConstantToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10864">createShuffleMaskFromVSELECT()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f80</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00263">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01201">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00373">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00425">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05782">insertSubVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09004">llvm::isConstOrConstSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04272">llvm::SelectionDAG::isEqualTo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04121">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04239">llvm::SelectionDAG::isKnownNeverZeroFloat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09082">llvm::isNullOrNullSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00299">llvm::ISD::matchBinaryPredicate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::matchUnaryPredicate()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39605">narrowVectorSelect()</a>, <a class="el" href="TargetOptions_8h_source.html#l00171">llvm::TargetOptions::NoSignedZerosFPMath</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00597">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01226">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01228">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01209">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01208">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01211">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01210">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01217">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01219">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01218">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07364">llvm::SelectionDAG::simplifySelect()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00302">llvm::ISD::UADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::USUBSAT</a>, <a class="el" href="MachineValueType_8h_source.html#l00137">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab369cdaedeacf67b21fa9cd51084fbbc" name="ab369cdaedeacf67b21fa9cd51084fbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369cdaedeacf67b21fa9cd51084fbbc">&#9670;&#160;</a></span>combineSelectOfTwoConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelectOfTwoConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39634">39634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01201">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>.</p>

</div>
</div>
<a id="aec4a749692bbc4cfd3a3e95cb4ede51e" name="aec4a749692bbc4cfd3a3e95cb4ede51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4a749692bbc4cfd3a3e95cb4ede51e">&#9670;&#160;</a></span>combineSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46506">46506</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46362">combineVectorSizedSetCCEquality()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01201">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00350">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01237">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06405">LowerVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21503">MatchVectorAllZeroTest()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01226">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01228">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad04305481c55013e51ce9e5d4b1bba71" name="ad04305481c55013e51ce9e5d4b1bba71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04305481c55013e51ce9e5d4b1bba71">&#9670;&#160;</a></span>combineSetCCAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Cmp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction. </p>
<p>Note that this is only legal for some op/cc combinations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40394">40394</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01023">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06748">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28598">lowerAtomicArithWithLOCK()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="ad0c9c209da3343a53634739b86ba6f3c" name="ad0c9c209da3343a53634739b86ba6f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c9c209da3343a53634739b86ba6f3c">&#9670;&#160;</a></span>combineSetCCEFLAGS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCEFLAGS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>EFLAGS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">40987</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l40501">checkBoolTestSetCCCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40660">combineCarryThroughADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40710">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40394">combineSetCCAtomicArith()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40836">combineSetCCMOVMSK()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46756">combineBrCond()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41007">combineCMov()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46742">combineX86SetCC()</a>.</p>

</div>
</div>
<a id="adeaf659e662150ed5f19eb4c9d7cbbb0" name="adeaf659e662150ed5f19eb4c9d7cbbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeaf659e662150ed5f19eb4c9d7cbbb0">&#9670;&#160;</a></span>combineSetCCMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>EFLAGS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40836">40836</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">getTargetShuffleInputs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05459">isAnyZeroOrUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00418">llvm::X86ISD::PTEST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="ad7c52d56e60df127f4f9a429a5455590" name="ad7c52d56e60df127f4f9a429a5455590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c52d56e60df127f4f9a429a5455590">&#9670;&#160;</a></span>combineSext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46112">46112</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l46071">combineExtSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45968">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45920">combineToExtendCMOV()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08966">llvm::isAllOnesConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45848">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42411">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a79a68c559c415f60c321106514817aa4" name="a79a68c559c415f60c321106514817aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a68c559c415f60c321106514817aa4">&#9670;&#160;</a></span>combineSextInRegCmov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSextInRegCmov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45740">45740</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00665">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45801">combineSignExtendInReg()</a>.</p>

</div>
</div>
<a id="af8e5117c8e5760d7c4007ab90f1d86bd" name="af8e5117c8e5760d7c4007ab90f1d86bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e5117c8e5760d7c4007ab90f1d86bd">&#9670;&#160;</a></span>combineShiftLeft()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41749">41749</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00069">llvm::ISD::Constant</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a925ab60e01665e8956b384fb79d7491c" name="a925ab60e01665e8956b384fb79d7491c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925ab60e01665e8956b384fb79d7491c">&#9670;&#160;</a></span>combineShiftRightArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41808">41808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l41698">combineShiftToPMULH()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00069">llvm::ISD::Constant</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01559">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00665">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0b92776e41d73c3b5d4f1c5712f212c7" name="a0b92776e41d73c3b5d4f1c5712f212c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b92776e41d73c3b5d4f1c5712f212c7">&#9670;&#160;</a></span>combineShiftRightLogical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightLogical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41865">41865</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41698">combineShiftToPMULH()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a073b2048f1a52307295f0e5e21bcefce" name="a073b2048f1a52307295f0e5e21bcefce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073b2048f1a52307295f0e5e21bcefce">&#9670;&#160;</a></span>combineShiftToPMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftToPMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41698">41698</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00140">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::MULHU</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41808">combineShiftRightArithmetic()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41865">combineShiftRightLogical()</a>.</p>

</div>
</div>
<a id="ae9b4450314b8e4acb9f937389b349fce" name="ae9b4450314b8e4acb9f937389b349fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b4450314b8e4acb9f937389b349fce">&#9670;&#160;</a></span>combineShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">36863</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l36701">combineShuffleOfConcatUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36665">combineShuffleToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08567">combineToConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36744">foldShuffleOfHorizOp()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36833">narrowShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08982">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02307">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8d5ada6af832cbb05e185f7154bd4d80" name="a8d5ada6af832cbb05e185f7154bd4d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5ada6af832cbb05e185f7154bd4d80">&#9670;&#160;</a></span>combineShuffleOfConcatUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleOfConcatUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36701">36701</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01150">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>.</p>

</div>
</div>
<a id="ad98bbeb2fa29a528cc973103bf971f4b" name="ad98bbeb2fa29a528cc973103bf971f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98bbeb2fa29a528cc973103bf971f4b">&#9670;&#160;</a></span>combineShuffleToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine a shuffle into a target-specific add-sub or mul-add-sub node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36665">36665</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00208">llvm::X86ISD::ADDSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36622">combineShuffleToFMAddSub()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00551">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00552">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09263">isAddSubOrSubAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09390">isFMAddSubOrFMSubAdd()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>.</p>

</div>
</div>
<a id="aaac2d5df756f38752023a8bbd71d455a" name="aaac2d5df756f38752023a8bbd71d455a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac2d5df756f38752023a8bbd71d455a">&#9670;&#160;</a></span>combineShuffleToFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine shuffle of two fma nodes into FMAddSub or FMSubAdd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36622">36622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00431">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00551">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00549">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00552">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00641">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36525">isAddSubOrSubAddMask()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00520">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36665">combineShuffleToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a0cccf679aa7f34055f858474bf8bdcdf" name="a0cccf679aa7f34055f858474bf8bdcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cccf679aa7f34055f858474bf8bdcdf">&#9670;&#160;</a></span>combineSignExtendInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSignExtendInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45801">45801</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45740">combineSextInRegCmov()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00817">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8h_source.html#l00194">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42411">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00665">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa2022f78361af7995aebd0a398e0a67e" name="aa2022f78361af7995aebd0a398e0a67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2022f78361af7995aebd0a398e0a67e">&#9670;&#160;</a></span>combineSIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46901">46901</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19502">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46833">combineToFPTruncExtElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46775">combineVectorCompareAndMaskUnaryOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00600">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f80</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00534">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00606">llvm::X86Subtarget::hasX87()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00817">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00738">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af261a4d5db2bd80f9ef23aaf7a6caef7" name="af261a4d5db2bd80f9ef23aaf7a6caef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af261a4d5db2bd80f9ef23aaf7a6caef7">&#9670;&#160;</a></span>combineStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44096">44096</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01602">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38137">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43634">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43495">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43448">detectUSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25543">EmitTruncSStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01913">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05943">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07048">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00331">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07099">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00622">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="TargetLowering_8h_source.html#l01224">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08907">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86_8h_source.html#l00175">llvm::X86AS::PTR32_SPTR</a>, <a class="el" href="X86_8h_source.html#l00176">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="X86_8h_source.html#l00177">llvm::X86AS::PTR64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06817">llvm::TargetLowering::scalarizeVectorStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23477">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00319">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0a830cdb7a7691a1d390be839ff5859f" name="a0a830cdb7a7691a1d390be839ff5859f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a830cdb7a7691a1d390be839ff5859f">&#9670;&#160;</a></span>combineSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47847">47847</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47240">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47656">combineAddOrSubToHADDorHSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47728">combineSubToSubus()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00723">llvm::SDNode::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0c118f91b42d628d3fe1679f14b88e8c" name="a0c118f91b42d628d3fe1679f14b88e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c118f91b42d628d3fe1679f14b88e8c">&#9670;&#160;</a></span>combineSubToSubus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSubToSubus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47728">47728</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02545">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00187">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00548">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::UMIN</a>, <a class="el" href="X86Subtarget_8h_source.html#l00789">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::USUBSAT</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47847">combineSub()</a>.</p>

</div>
</div>
<a id="a53cd0f4a0edeca08e9d588b27144727d" name="a53cd0f4a0edeca08e9d588b27144727d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cd0f4a0edeca08e9d588b27144727d">&#9670;&#160;</a></span>combineTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine x86 target specific shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">35872</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00198">llvm::X86ISD::BLENDI</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35820">combineCommutableSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35691">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00345">llvm::ISD::FDIV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00256">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00344">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l01254">llvm::ConstantVector::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01474">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00979">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05943">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00328">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35646">getPSHUFShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07180">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00251">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::INSERTPS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02629">llvm::ISD::isEXTLoad()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05442">isInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10745">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05480">isUndefOrZeroOrInRange()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02647">llvm::ISD::isUNINDEXEDLoad()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33927">narrowLoadToVZLoad()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08982">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11651">scaleVectorShuffleBlendMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19546">shouldUseHorizontalOp()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00814">llvm::SDNode::uses()</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00766">llvm::X86ISD::VZEXT_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>.</p>

</div>
</div>
<a id="aba11611f640a6cf7184001f5d76fcceb" name="aba11611f640a6cf7184001f5d76fcceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba11611f640a6cf7184001f5d76fcceb">&#9670;&#160;</a></span>combineToConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isAfterLegalize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08567">8567</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08301">EltsFromConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07815">getShuffleScalarElt()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>.</p>

</div>
</div>
<a id="a12d41eec9368261c9edf278b3d370e18" name="a12d41eec9368261c9edf278b3d370e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d41eec9368261c9edf278b3d370e18">&#9670;&#160;</a></span>combineToExtendBoolVectorInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendBoolVectorInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45968">45968</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00611">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01149">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46112">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">combineZext()</a>.</p>

</div>
</div>
<a id="ab039512652c2e46b69e54b91ba5d0dc3" name="ab039512652c2e46b69e54b91ba5d0dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab039512652c2e46b69e54b91ba5d0dc3">&#9670;&#160;</a></span>combineToExtendCMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendCMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Extend</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45920">45920</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46112">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">combineZext()</a>.</p>

</div>
</div>
<a id="aa2cc720ee13ee570307048e7940784be" name="aa2cc720ee13ee570307048e7940784be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cc720ee13ee570307048e7940784be">&#9670;&#160;</a></span>combineToFPTruncExtElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToFPTruncExtElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast. </p>
<p>This tries to keep the sequence on XMM registers rather than moving between vector and GPRs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46833">46833</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46901">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="ae1e707b863a71852badbab7870597d8f" name="ae1e707b863a71852badbab7870597d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e707b863a71852badbab7870597d8f">&#9670;&#160;</a></span>combineTruncate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">44995</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44810">combinePMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44583">combineTruncatedArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43529">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44738">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44691">combineVectorTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43634">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44864">detectPMADDUBSW()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00160">llvm::X86ISD::MMX_MOVD2W</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a68b7af58bc3486a7e1a872337cee003f" name="a68b7af58bc3486a7e1a872337cee003f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b7af58bc3486a7e1a872337cee003f">&#9670;&#160;</a></span>combineTruncatedArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncatedArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen. </p>
<p>e.g. TRUNC( BINOP( X, Y ) ) --&gt; BINOP( TRUNC( X ), TRUNC( Y ) ) TODO: This overlaps with the generic combiner's visitTRUNCATE. Remove anything that is guaranteed to be transformed by DAGCombiner. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44583">44583</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01179">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">combineTruncate()</a>.</p>

</div>
</div>
<a id="afa67e6dbc4f25b155ae19303e76819f6" name="afa67e6dbc4f25b155ae19303e76819f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa67e6dbc4f25b155ae19303e76819f6">&#9670;&#160;</a></span>combineTruncateWithSat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncateWithSat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43529">43529</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43495">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43448">detectUSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00319">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">combineTruncate()</a>.</p>

</div>
</div>
<a id="a2e17548b90a1c18c6199a8f99c544dfc" name="a2e17548b90a1c18c6199a8f99c544dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e17548b90a1c18c6199a8f99c544dfc">&#9670;&#160;</a></span>combineUIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineUIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46865">46865</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02268">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_SINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a3ac15f27b4914eac1c66c49d3c6db3a8" name="a3ac15f27b4914eac1c66c49d3c6db3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac15f27b4914eac1c66c49d3c6db3a8">&#9670;&#160;</a></span>combineVBROADCAST_LOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVBROADCAST_LOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48748">48748</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00814">llvm::SDNode::uses()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aca03795fe4ea383d28dcf4433f994485" name="aca03795fe4ea383d28dcf4433f994485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca03795fe4ea383d28dcf4433f994485">&#9670;&#160;</a></span>combineVectorCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47882">47882</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::PCMPEQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PCMPGT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a54b7a43507d8f339f806b8d1c9f12f29" name="a54b7a43507d8f339f806b8d1c9f12f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b7a43507d8f339f806b8d1c9f12f29">&#9670;&#160;</a></span>combineVectorCompareAndMaskUnaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompareAndMaskUnaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46775">46775</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46901">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="a611e5eca9f470030689ec3f7d71c8e20" name="a611e5eca9f470030689ec3f7d71c8e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611e5eca9f470030689ec3f7d71c8e20">&#9670;&#160;</a></span>combineVectorInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42227">42227</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00180">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00184">llvm::X86ISD::PINSRW</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a533da4363391fd2771229d01ac431230" name="a533da4363391fd2771229d01ac431230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533da4363391fd2771229d01ac431230">&#9670;&#160;</a></span>combineVectorPack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorPack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41993">41993</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41918">combineVectorPackWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="APInt_8h_source.html#l00454">llvm::APInt::isIntN()</a>, <a class="el" href="APInt_8h_source.html#l00363">llvm::APInt::isNegative()</a>, <a class="el" href="APInt_8h_source.html#l00460">llvm::APInt::isSignedIntN()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="APInt_8h_source.html#l01438">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8cpp_source.html#l00863">llvm::APInt::trunc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00316">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7919957839bd6c1f41fe6ed4d4f27546" name="a7919957839bd6c1f41fe6ed4d4f27546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7919957839bd6c1f41fe6ed4d4f27546">&#9670;&#160;</a></span>combineVectorPackWithShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorPackWithShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41918">41918</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05604">scaleShuffleElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09646">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41993">combineVectorPack()</a>.</p>

</div>
</div>
<a id="afb154334e7a7daa07012c210ddd77bc4" name="afb154334e7a7daa07012c210ddd77bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb154334e7a7daa07012c210ddd77bc4">&#9670;&#160;</a></span>combineVectorShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42130">42130</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a66295c004fc51403028ea1933b66642a" name="a66295c004fc51403028ea1933b66642a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66295c004fc51403028ea1933b66642a">&#9670;&#160;</a></span>combineVectorShiftVar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftVar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42097">42097</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24022">getTargetVShiftUniformOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02307">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00350">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSRA</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::VSRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4d0f0662103e4fe43aa7eb830f69e4d0" name="a4d0f0662103e4fe43aa7eb830f69e4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0f0662103e4fe43aa7eb830f69e4d0">&#9670;&#160;</a></span>combineVectorSignBitsTruncation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorSignBitsTruncation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function transforms vector truncation of 'extended sign-bits' or 'extended zero-bits' values. </p>
<p>vXi16/vXi32/vXi64 to vXi8/vXi16/vXi32 into <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">X86ISD::PACKSS</a>/PACKUS operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44738">44738</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l02545">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00187">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">combineTruncate()</a>.</p>

</div>
</div>
<a id="a0da547f1eda117f83339750a71775bcd" name="a0da547f1eda117f83339750a71775bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da547f1eda117f83339750a71775bcd">&#9670;&#160;</a></span>combineVectorSizedSetCCEquality()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorSizedSetCCEquality </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>SetCC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46362">46362</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46336">emitOrXorXorTree()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01347">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46324">isOrXorXorTree()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00817">llvm::ISD::LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00761">llvm::X86Subtarget::preferMaskRegisters()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00418">llvm::X86ISD::PTEST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46506">combineSetCC()</a>.</p>

</div>
</div>
<a id="a0dc8eddd0e9ef527e6f3c0aa7bd93005" name="a0dc8eddd0e9ef527e6f3c0aa7bd93005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc8eddd0e9ef527e6f3c0aa7bd93005">&#9670;&#160;</a></span>combineVectorTruncation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function transforms truncation from vXi32/vXi64 to vXi8/vXi16 into <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>/X86ISD::PACKSS operations. </p>
<p>We do it here because after type legalization the truncation will be translated into a BUILD_VECTOR with each element that is extracted from a vector and then truncated, and it is difficult to do this optimization based on them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44691">44691</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l44675">combineVectorTruncationWithPACKSS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44661">combineVectorTruncationWithPACKUS()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">combineTruncate()</a>.</p>

</div>
</div>
<a id="ae1ca5b0f51d22d2078e6daa567deeaff" name="ae1ca5b0f51d22d2078e6daa567deeaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ca5b0f51d22d2078e6daa567deeaff">&#9670;&#160;</a></span>combineVectorTruncationWithPACKSS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncationWithPACKSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate a group of v4i32 into v8i16 using <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">X86ISD::PACKSS</a>. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44675">44675</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01559">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00665">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44691">combineVectorTruncation()</a>.</p>

</div>
</div>
<a id="a0ddd567e5762eeb397e425a84620e346" name="a0ddd567e5762eeb397e425a84620e346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddd567e5762eeb397e425a84620e346">&#9670;&#160;</a></span>combineVectorTruncationWithPACKUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorTruncationWithPACKUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate using <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a> mask and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>. </p>
<p>e.g. trunc &lt;8 x i32&gt; X to &lt;8 x i16&gt; --&gt; MaskX = X &amp; 0xffff (clear high bits to prevent saturation) packus (extract_subv MaskX, 0), (extract_subv MaskX, 1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44661">44661</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44691">combineVectorTruncation()</a>.</p>

</div>
</div>
<a id="a9ac1db32c7172ebb71d45a6ece209b53" name="a9ac1db32c7172ebb71d45a6ece209b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac1db32c7172ebb71d45a6ece209b53">&#9670;&#160;</a></span>combineVEXTRACT_STORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVEXTRACT_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44338">44338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02307">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af03027dffa8f2c360eb300c0225ff270" name="af03027dffa8f2c360eb300c0225ff270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03027dffa8f2c360eb300c0225ff270">&#9670;&#160;</a></span>combineVSelectToBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectToBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element. </p>
<p>This function will also call SimplifyDemandedBits on already created BLENDV to perform additional simplifications. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39702">39702</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00205">llvm::X86ISD::BLENDV</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01089">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00624">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>.</p>

</div>
</div>
<a id="a67ef55e687abc3353fcaebe64d5d5fe6" name="a67ef55e687abc3353fcaebe64d5d5fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ef55e687abc3353fcaebe64d5d5fe6">&#9670;&#160;</a></span>combineVSelectWithAllOnesOrZeros()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectWithAllOnesOrZeros </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation. </p>
<p>TODO: Move to DAGCombiner, possibly using TargetLowering::hasAndNot()? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39503">39503</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00373">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01382">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>.</p>

</div>
</div>
<a id="a45f59ac6b0a55fb1b92f4b3bfd5ce327" name="a45f59ac6b0a55fb1b92f4b3bfd5ce327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f59ac6b0a55fb1b92f4b3bfd5ce327">&#9670;&#160;</a></span>combineVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45036">45036</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l43495">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43448">detectUSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00319">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa51b13f3d4866613aac6907835f51f83" name="aa51b13f3d4866613aac6907835f51f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51b13f3d4866613aac6907835f51f83">&#9670;&#160;</a></span>combinevXi1ConstantToInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinevXi1ConstantToInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38137">38137</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01569">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, and <a class="el" href="APInt_8h_source.html#l01438">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38349">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38154">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44096">combineStore()</a>.</p>

</div>
</div>
<a id="a90f672a2671de3dd21131ca8ae8145ad" name="a90f672a2671de3dd21131ca8ae8145ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f672a2671de3dd21131ca8ae8145ad">&#9670;&#160;</a></span>combineX86AddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86AddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47148">47148</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08247">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00652">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae6535f37686895d8ab294ce06ffe2f15" name="ae6535f37686895d8ab294ce06ffe2f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6535f37686895d8ab294ce06ffe2f15">&#9670;&#160;</a></span>combineX86GatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86GatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46631">46631</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae0185d63d243a248f5bc69dfc943c88a" name="ae0185d63d243a248f5bc69dfc943c88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0185d63d243a248f5bc69dfc943c88a">&#9670;&#160;</a></span>combineX86INT_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86INT_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45581">45581</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33927">narrowLoadToVZLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l02307">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af29aa650f73d0ffdd74d33e6d4fef173" name="af29aa650f73d0ffdd74d33e6d4fef173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29aa650f73d0ffdd74d33e6d4fef173">&#9670;&#160;</a></span>combineX86SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46742">46742</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l40987">combineSetCCEFLAGS()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab690ff38fcd1333381c4fd406eb7e016" name="ab690ff38fcd1333381c4fd406eb7e016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab690ff38fcd1333381c4fd406eb7e016">&#9670;&#160;</a></span>combineX86ShuffleChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Inputs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Depth</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasVariableMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowVariableMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine an arbitrary chain of shuffles into a single instruction if possible. </p>
<p>This is the leaf of the recursive combine below. When we have found some chain of single-use x86 shuffle instructions and accumulated the combined shuffle mask represented by them, this will try to pattern match that mask into either a single instruction if there is a special purpose instruction for this operation, or into a PSHUFB instruction which is a fully general instruction but should only be used to replace chains over a certain depth. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">34449</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35148">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00509">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00652">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00693">llvm::X86Subtarget::hasFastVariableShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00622">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00652">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00510">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05453">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05442">isInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05505">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04809">isTargetShuffleSplat()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05516">isUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34207">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12527">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13406">matchShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11219">matchShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04734">MayFoldLoad()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07297">resolveZeroablesFromTargetShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00448">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00506">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00808">llvm::SDNode::use_begin()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00521">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00469">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00519">llvm::X86ISD::VPPERM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00316">llvm::X86ISD::VTRUNC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05820">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35148">combineX86ShuffleChainWithExtract()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="a3d43a70a4dcc8f8acaa0815aaa7a3b7e" name="a3d43a70a4dcc8f8acaa0815aaa7a3b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d43a70a4dcc8f8acaa0815aaa7a3b7e">&#9670;&#160;</a></span>combineX86ShuffleChainWithExtract()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChainWithExtract </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Inputs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Depth</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasVariableMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowVariableMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35148">35148</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07731">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05820">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aaf1fb4b827e6776c860e56776c23d72b" name="aaf1fb4b827e6776c860e56776c23d72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1fb4b827e6776c860e56776c23d72b">&#9670;&#160;</a></span>combineX86ShufflesConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasVariableMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35249">35249</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aeb0a768bacb7c620c345d28d100aa80b" name="aeb0a768bacb7c620c345d28d100aa80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0a768bacb7c620c345d28d100aa80b">&#9670;&#160;</a></span>combineX86ShufflesRecursively() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>SrcOps</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>SrcOpIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>RootMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>SrcNodes</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasVariableMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowVariableMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fully generic combining of x86 shuffle instructions. </p>
<p>This should be the last combine run over the x86 shuffle instructions. Once they have been fully optimized, this will recursively consider all chains of single-use shuffle instructions, build a generic model of the cumulative shuffle operation, and check for simpler instructions which implement this operation. We use this primarily for two purposes:</p>
<p>1) Collapse generic shuffles to specialized single instructions when equivalent. In most cases, this is just an encoding size win, but sometimes we will collapse multiple generic shuffles into a single special-purpose shuffle. 2) Look for sequences of shuffle instructions with 3 or more total instructions, and replace them with the slightly more expensive SSSE3 PSHUFB instruction if available. We do this as the last combining step to ensure we avoid using PSHUFB if we can implement the shuffle with a suitable short sequence of other instructions. The PSHUFB will either use a register or have to read from memory and so is slightly (but only slightly) more expensive than the other shuffle instructions.</p>
<p>Because this is inherently a quadratic operation (for each shuffle in a chain, we recurse up the chain), the depth is limited to 8 instructions. This should never be an issue in practice as the shuffle lowering doesn't produce sequences of more than 8 instructions.</p>
<p>FIXME: We will currently miss some cases where the redundant shuffling would simplify under the threshold for PSHUFB formation because of combine-ordering. To fix this, we should do the redundant instruction combining in this recursive walk. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">35366</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09219">llvm::SDNode::areOnlyUsersOf()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17786">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35148">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35249">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="MathExtras_8h_source.html#l00157">llvm::countTrailingZeros()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00289">hasOneUse()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04790">isTargetShuffleVariableMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08982">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07280">resolveTargetShuffleFromZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07731">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05820">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45653">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48592">combineExtInVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42227">combineVectorInsert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41993">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42130">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35635">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad29cb3e71655f02d6790e65d0f9f8b90" name="ad29cb3e71655f02d6790e65d0f9f8b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29cb3e71655f02d6790e65d0f9f8b90">&#9670;&#160;</a></span>combineX86ShufflesRecursively() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper entry wrapper to combineX86ShufflesRecursively. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35635">35635</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="a321df2422ee45cfd96e738928fb178f7" name="a321df2422ee45cfd96e738928fb178f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321df2422ee45cfd96e738928fb178f7">&#9670;&#160;</a></span>combineXor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45341">45341</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l42538">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45200">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42510">convertIntLogicToFPLogic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10381">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45327">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43339">foldXorTruncShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a108b26123f976ad2ab078287e4be83ef" name="a108b26123f976ad2ab078287e4be83ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108b26123f976ad2ab078287e4be83ef">&#9670;&#160;</a></span>combineZext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">46261</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46071">combineExtSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43160">combineOrCmpEqZeroToCtlzSrl()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45968">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45920">combineToExtendCMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06162">concatSubVectors()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45848">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42411">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48841">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac21ca860de08b06c8c3d51c536ba0c90" name="ac21ca860de08b06c8c3d51c536ba0c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21ca860de08b06c8c3d51c536ba0c90">&#9670;&#160;</a></span>computeZeroableShuffleElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> computeZeroableShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownUndef</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownZero</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute whether each element of a shuffle is zeroable. </p>
<p>A "zeroable" vector shuffle element is one which can be lowered to zero. Either it is an undef element in the shuffle mask, the element of the input referenced is undef, or the element of the input referenced is known to be zero. Many x86 shuffles can zero lanes cheaply and we often want to handle as many lanes with this technique as possible to simplify the remaining shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07097">7097</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00431">llvm::APInt::extractBits()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ac11671a35605d3033849a1e314831179" name="ac11671a35605d3033849a1e314831179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11671a35605d3033849a1e314831179">&#9670;&#160;</a></span>concatSubVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> concatSubVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06162">6162</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05782">insertSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">combineZext()</a>.</p>

</div>
</div>
<a id="a674f749bbb1625c90ade1096ac6cbe76" name="a674f749bbb1625c90ade1096ac6cbe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674f749bbb1625c90ade1096ac6cbe76">&#9670;&#160;</a></span>convertIntLogicToFPLogic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertIntLogicToFPLogic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both input operands of a logic op are being cast from floating point types, try to convert this into a floating point logic node to avoid unnecessary moves from SSE to integer registers. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42510">42510</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">convertIntLogicToFPLogicOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45341">combineXor()</a>.</p>

</div>
</div>
<a id="aa658a1c7327a6cc2990c545e936b40d2" name="aa658a1c7327a6cc2990c545e936b40d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa658a1c7327a6cc2990c545e936b40d2">&#9670;&#160;</a></span>convertIntLogicToFPLogicOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> convertIntLogicToFPLogicOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">42496</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42538">combineBitOpWithMOVMSK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42510">convertIntLogicToFPLogic()</a>.</p>

</div>
</div>
<a id="a3bbea4eec70051ce3e57b94badc624a2" name="a3bbea4eec70051ce3e57b94badc624a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbea4eec70051ce3e57b94badc624a2">&#9670;&#160;</a></span>convertShiftLeftToScale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertShiftLeftToScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Amt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27210">27210</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27210">convertShiftLeftToScale()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00703">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06294">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06286">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="APInt_8h_source.html#l01011">llvm::APInt::shl()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27210">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27759">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="a8c9ebb68837f38cc7f83ab4fb11b3267" name="a8c9ebb68837f38cc7f83ab4fb11b3267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9ebb68837f38cc7f83ab4fb11b3267">&#9670;&#160;</a></span>CreateCopyOfByValArgument()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CreateCopyOfByValArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Dst</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a></td>          <td class="paramname"><span class="paramname"><em>Flags</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Make a copy of an aggregate at address specified by "Src" to address "Dst" with size and alignment information specified by the specific parameter attribute. </p>
<p>The copy will be passed as a byval function parameter. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03115">3115</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06399">llvm::SelectionDAG::getMemcpy()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>.</p>

</div>
</div>
<a id="a71a49469d7d437afe471a050139f094f" name="a71a49469d7d437afe471a050139f094f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a49469d7d437afe471a050139f094f">&#9670;&#160;</a></span>createMMXBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createMMXBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38210">38210</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00168">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00164">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00156">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::x86mmx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38349">combineBitcast()</a>.</p>

</div>
</div>
<a id="ae7b3bd2cd0e9fba1b88684b186f08b0b" name="ae7b3bd2cd0e9fba1b88684b186f08b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b3bd2cd0e9fba1b88684b186f08b0b">&#9670;&#160;</a></span>createPackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> createPackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Unary</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumStages</em><span class="paramdefsep"> = </span><span class="paramdefval">1</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a shuffle mask that matches the PACKSS/PACKUS truncation. </p>
<p>A multi-stage pack shuffle mask is created by specifying NumStages &gt; 1. Note: This ignores saturation, so inputs must be checked first. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06708">6708</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07322">getFauxShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11418">matchShuffleWithPACK()</a>.</p>

</div>
</div>
<a id="a22444fb95050a5bef1c689e5bc9b064e" name="a22444fb95050a5bef1c689e5bc9b064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22444fb95050a5bef1c689e5bc9b064e">&#9670;&#160;</a></span>createPHIsForCMOVsInSinkBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> createPHIsForCMOVsInSinkBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MIItBegin</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MIItEnd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>TrueMBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>FalseMBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>SinkMBB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31469">31469</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02701">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="a05e32f779d033fe0757134346ba52aa2" name="a05e32f779d033fe0757134346ba52aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e32f779d033fe0757134346ba52aa2">&#9670;&#160;</a></span>createPSADBW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createPSADBW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zext0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zext1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38650">38650</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00190">llvm::X86ISD::PSADBW</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38900">combineBasicSADPattern()</a>.</p>

</div>
</div>
<a id="a592257bda16ad5708411b083fc0cec19" name="a592257bda16ad5708411b083fc0cec19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592257bda16ad5708411b083fc0cec19">&#9670;&#160;</a></span>createShuffleMaskFromVSELECT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> createShuffleMaskFromVSELECT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10864">10864</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17984">lowerVSELECTtoVectorShuffle()</a>.</p>

</div>
</div>
<a id="add5db80d29dfef7133b98ecb6a250666" name="add5db80d29dfef7133b98ecb6a250666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5db80d29dfef7133b98ecb6a250666">&#9670;&#160;</a></span>createVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>SrcVec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>IndicesVec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices. </p>
<p>The vectors might be manipulated to match the type of the permute op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09805">9805</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09805">createVariablePermute()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01080">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="MathExtras_8h_source.html#l00497">llvm::isPowerOf2_64()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05820">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09805">createVariablePermute()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10064">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="a57fec4bf66e4b8b691fefa30e6db8dfd" name="a57fec4bf66e4b8b691fefa30e6db8dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fec4bf66e4b8b691fefa30e6db8dfd">&#9670;&#160;</a></span>detectAVGPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectAVGPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15fada3ff3fd219af1101b03d5dce19c">X86ISD::AVG</a> instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43634">43634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00248">llvm::X86ISD::AVG</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="VPlanSLP_8cpp_source.html#l00196">getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l01349">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04287">llvm::SelectionDAG::haveNoCommonBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::matchUnaryPredicate()</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00078">Operands</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44096">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">combineTruncate()</a>.</p>

</div>
</div>
<a id="a0841165650bd49aa4995c4dfa3fdf650" name="a0841165650bd49aa4995c4dfa3fdf650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0841165650bd49aa4995c4dfa3fdf650">&#9670;&#160;</a></span>detectPMADDUBSW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectPMADDUBSW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44864">44864</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43495">detectSSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l01349">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00531">llvm::X86ISD::VPMADDUBSW</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44995">combineTruncate()</a>.</p>

</div>
</div>
<a id="a79f138356acaefc8e95c039faf25e07d" name="a79f138356acaefc8e95c039faf25e07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f138356acaefc8e95c039faf25e07d">&#9670;&#160;</a></span>detectSSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectSSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>MatchPackUS</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type). </p>
<p>With MatchPackUS, the smax/smin range is [0, unsigned_max_of_dest_type]. Return the source value to be truncated or SDValue() if the pattern was not matched. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43495">43495</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00140">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00546">llvm::ISD::SMAX</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::SMIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44096">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43529">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45036">combineVTRUNC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44864">detectPMADDUBSW()</a>.</p>

</div>
</div>
<a id="ab27661a31d59b1d509386b1269369c62" name="ab27661a31d59b1d509386b1269369c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27661a31d59b1d509386b1269369c62">&#9670;&#160;</a></span>detectUSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectUSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with unsigned saturation: </p>
<ol type="1">
<li>(truncate (umin (x, unsigned_max_of_dest_type)) to dest_type). Return the source value x to be truncated or SDValue() if the pattern was not matched.</li>
<li><p class="startli">(truncate (smin (smax (x, C1), C2)) to dest_type), where C1 &gt;= 0 and C2 is unsigned max of destination type.</p>
<p class="startli">(truncate (smax (smin (x, C2), C1)) to dest_type) where C1 &gt;= 0, C2 is unsigned max of destination type and C1 &lt;= C2.</p>
<p class="startli">These two patterns are equivalent to: (truncate (umin (smax(x, C1), unsigned_max_of_dest_type)) to dest_type) So return the smax(x, C1) value to be truncated or SDValue() if the pattern was not matched. </p>
</li>
</ol>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43448">43448</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00140">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00546">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::SMIN</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::UMIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44096">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43529">combineTruncateWithSat()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45036">combineVTRUNC()</a>.</p>

</div>
</div>
<a id="af95bcf95fcfc5d82d24423018024641e" name="af95bcf95fcfc5d82d24423018024641e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95bcf95fcfc5d82d24423018024641e">&#9670;&#160;</a></span>detectZextAbsDiff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> detectZextAbsDiff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Abs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38630">38630</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38900">combineBasicSADPattern()</a>.</p>

</div>
</div>
<a id="a6d0b1dab753daa60492f876c73299d0a" name="a6d0b1dab753daa60492f876c73299d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0b1dab753daa60492f876c73299d0a">&#9670;&#160;</a></span>EltsFromConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EltsFromConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Elts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isAfterLegalize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'. </p>
<p>Example: &lt;load i32 *a, load i32 *a+4, zero, undef&gt; -&gt; zextload a </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08301">8301</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l09537">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08301">EltsFromConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08254">findEltLoadSrc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="ValueTypes_8h_source.html#l00059">llvm::EVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01179">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00817">llvm::ISD::LOAD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08907">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00506">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00766">llvm::X86ISD::VZEXT_LOAD</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47900">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08567">combineToConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08301">EltsFromConsecutiveLoads()</a>.</p>

</div>
</div>
<a id="af18843293b20477a5002cce9ce51ca48" name="af18843293b20477a5002cce9ce51ca48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18843293b20477a5002cce9ce51ca48">&#9670;&#160;</a></span>EmitAVX512Test()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitAVX512Test </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>X86CC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22651">22651</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08966">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00424">llvm::X86ISD::KORTEST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00425">llvm::X86ISD::KTEST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="aa4a1701790033b3d84938d44c913da11" name="aa4a1701790033b3d84938d44c913da11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4a1701790033b3d84938d44c913da11">&#9670;&#160;</a></span>EmitCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>X86CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21719">21719</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21611">EmitTest()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasMinSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00798">llvm::X86Subtarget::isAtom()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04885">isX86CCSigned()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="aca9eafdb86a4886460650cc2b9cec78f" name="aca9eafdb86a4886460650cc2b9cec78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9eafdb86a4886460650cc2b9cec78f">&#9670;&#160;</a></span>emitLockedStackOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitLockedStackOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix. </p>
<p>Location is chosen to be a) very likely accessed only by a single thread to minimize cache traffic, and b) definitely dereferenceable. Returns the new Chain result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28115">28115</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00540">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08109">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01803">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01064">llvm::X86FrameLowering::has128ByteRedZone()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28176">LowerATOMIC_FENCE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28694">LowerATOMIC_STORE()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28630">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="a021a7555a5e8952967c42a91439bd617" name="a021a7555a5e8952967c42a91439bd617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a7555a5e8952967c42a91439bd617">&#9670;&#160;</a></span>EmitMaskedTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitMaskedTruncSStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>SignedSat</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *</td>          <td class="paramname"><span class="paramname"><em>MMO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Masked Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25555">25555</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00818">llvm::X86ISD::VMTRUNCSTORES</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00817">llvm::X86ISD::VMTRUNCSTOREUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ae36df91a6ca8d549a748193bdfd1faf1" name="ae36df91a6ca8d549a748193bdfd1faf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36df91a6ca8d549a748193bdfd1faf1">&#9670;&#160;</a></span>emitOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classllvm_1_1ilist__node__impl.html">typename</a> <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>X</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VecVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>CmpVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasPT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></td>          <td class="paramname"><span class="paramname"><em>SToV</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46336">46336</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46336">emitOrXorXorTree()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46362">combineVectorSizedSetCCEquality()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46336">emitOrXorXorTree()</a>.</p>

</div>
</div>
<a id="aa3e32d9a4b0cb160ffd67dfdf53f7fa6" name="aa3e32d9a4b0cb160ffd67dfdf53f7fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e32d9a4b0cb160ffd67dfdf53f7fa6">&#9670;&#160;</a></span>EmitTailCallStoreRetAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTailCallStoreRetAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RetAddrFrIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>PtrVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SlotSize</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FPDiff</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a store of the return address if tail call optimization is performed and it is required (FPDiff!=0). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03806">3806</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFrameInfo_8cpp_source.html#l00083">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00985">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00535">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l07048">llvm::SelectionDAG::getStore()</a>.</p>

</div>
</div>
<a id="a82e92ebfc4928d306bab0f2049c710c6" name="a82e92ebfc4928d306bab0f2049c710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e92ebfc4928d306bab0f2049c710c6">&#9670;&#160;</a></span>EmitTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>X86CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "test Op0,Op0", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21611">21611</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21578">hasNonFlagsUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21599">isProfitableToUseFlagOp()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00288">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::USUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21719">EmitCmp()</a>.</p>

</div>
</div>
<a id="a9a6fb007544370ca4b58acfb265f652b" name="a9a6fb007544370ca4b58acfb265f652b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a6fb007544370ca4b58acfb265f652b">&#9670;&#160;</a></span>EmitTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTruncSStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>SignedSat</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *</td>          <td class="paramname"><span class="paramname"><em>MMO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25543">25543</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00815">llvm::X86ISD::VTRUNCSTORES</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00814">llvm::X86ISD::VTRUNCSTOREUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44096">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a13a9214d6e92afcb3e956a5891522bed" name="a13a9214d6e92afcb3e956a5891522bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a9214d6e92afcb3e956a5891522bed">&#9670;&#160;</a></span>emitXBegin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * emitXBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility function to emit xbegin specifying the start of an RTM region. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30995">30995</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00194">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineFunction_8h_source.html#l00720">llvm::MachineFunction::insert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30968">isEFLAGSLiveAfter()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33076">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a9df9cc3269d03373740e69dcb005d729" name="a9df9cc3269d03373740e69dcb005d729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9df9cc3269d03373740e69dcb005d729">&#9670;&#160;</a></span>errorUnsupported()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> errorUnsupported </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *</td>          <td class="paramname"><span class="paramname"><em>Msg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Call this when the user attempts to do something unsupported, like returning a double without SSE2 enabled on x86_64. </p>
<p>This is not fatal, unlike report_fatal_error, so calling code should attempt to recover without crashing. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00096">96</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMContext_8cpp_source.html#l00237">llvm::LLVMContext::diagnose()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01127">llvm::SDLoc::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>.</p>

</div>
</div>
<a id="a3e8b7d7b4d4abd86ab48a0f51f8a6c80" name="a3e8b7d7b4d4abd86ab48a0f51f8a6c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">&#9670;&#160;</a></span>ExpandHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExpandHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>X86Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Mode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isUndefLO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isUndefHI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector. </p>
<p>This is a helper function of <a class="el" href="#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>. This function expects two 256-bit vectors called V0 and V1. At first, each vector is split into two separate 128-bit vectors. Then, the resulting 128-bit vectors are used to implement two horizontal binary operations.</p>
<p>The kind of horizontal binary operation is defined by <code>X86Opcode</code>.</p>
<p><code>Mode</code> specifies how the 128-bit parts of V0 and V1 are passed in input to the two new horizontal binop. When Mode is set, the first horizontal binop dag node would take as input the lower 128-bit of V0 and the upper 128-bit of V0. The second horizontal binop dag node would take as input the lower 128-bit of V1 and the upper 128-bit of V1. Example: HADD V0_LO, V0_HI HADD V1_LO, V1_HI</p>
<p>Otherwise, the first horizontal binop dag node takes as input the lower 128-bit of V0 and the lower 128-bit of V1, and the second horizontal binop dag node takes the upper 128-bit of V0 and the upper 128-bit of V1. Example: HADD V0_LO, V1_LO HADD V0_HI, V1_HI</p>
<p>If <code>isUndefLO</code> is set, then the algorithm propagates UNDEF to the lower 128-bits of the result. If <code>isUndefHI</code> is set, then UNDEF is propagated to the upper 128-bits of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09222">9222</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09578">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a53402f6e918f527e92ecdc700d88c472" name="a53402f6e918f527e92ecdc700d88c472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53402f6e918f527e92ecdc700d88c472">&#9670;&#160;</a></span>expandIntrinsicWChainHelper()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> expandIntrinsicWChainHelper </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>TargetOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX. </p>
<p>If operand ScrReg is a valid register identifier, then operand 2 of N is copied to SrcReg. The assumption is that SrcReg is an implicit input to TargetOpcode. Returns a Glue value which can be used to add extra copy-from-reg if the expanded intrinsics implicitly defines extra registers (i.e. not just EDX:EAX). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25420">25420</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00213">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00744">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00718">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08109">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00233">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00771">Results</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">getReadTimeStampCounter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29372">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a8c5470848197ac902e80545f0d08aa1c" name="a8c5470848197ac902e80545f0d08aa1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5470848197ac902e80545f0d08aa1c">&#9670;&#160;</a></span>ExtendToType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtendToType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>InOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>NVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>FillWithZeroes</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector input to a vector of NVT. </p>
<p>The input vector must have the same element type as NVT. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28855">28855</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00251">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29075">LowerMGATHER()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28967">LowerMLOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28904">LowerMSCATTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29033">LowerMSTORE()</a>.</p>

</div>
</div>
<a id="af1235e2e2ca58b93e3b22bc6c8b3d9ab" name="af1235e2e2ca58b93e3b22bc6c8b3d9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1235e2e2ca58b93e3b22bc6c8b3d9ab">&#9670;&#160;</a></span>extract128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Vec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 128-bits from a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VEXTRACTF128 / VEXTRACTI128 or AVX-512 VEXTRACTF32x4 / VEXTRACTI32x4 instructions or a simple subregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering EXTRACT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">5768</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38976">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39247">combineReductionToHorizontal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09222">ExpandHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21107">lowerAddSubToHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20452">LowerTruncateVecI1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48253">narrowExtractedVectorSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19236">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="a2433dc6459ebb75035c03803968a2cd7" name="a2433dc6459ebb75035c03803968a2cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2433dc6459ebb75035c03803968a2cd7">&#9670;&#160;</a></span>extract256BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract256BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Vec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 256-bits from a 512-bit vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05776">5776</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>.</p>

</div>
</div>
<a id="af4acdb0d749d0537888000052aadf256" name="af4acdb0d749d0537888000052aadf256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4acdb0d749d0537888000052aadf256">&#9670;&#160;</a></span>ExtractBitFromMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtractBitFromMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extract one bit from mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18140">18140</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00366">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="a3d2572a2d7cf0d8584f28c2c1c2e14c8" name="a3d2572a2d7cf0d8584f28c2c1c2e14c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2572a2d7cf0d8584f28c2c1c2e14c8">&#9670;&#160;</a></span>extractSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extractSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Vec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>vectorWidth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">5737</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::ops()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47900">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48748">combineVBROADCAST_LOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35148">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09805">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05776">extract256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06203">getExtendInVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09540">getHopForBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23312">LowerEXTEND_VECTOR_INREG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>.</p>

</div>
</div>
<a id="a9d13ace08d99a3db97ddf471924d6da5" name="a9d13ace08d99a3db97ddf471924d6da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d13ace08d99a3db97ddf471924d6da5">&#9670;&#160;</a></span>findEltLoadSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> findEltLoadSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Elt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>Ld</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>ByteOffset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08254">8254</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08254">findEltLoadSrc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02623">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08301">EltsFromConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08254">findEltLoadSrc()</a>.</p>

</div>
</div>
<a id="a4ff56f8d1f4e8ff3f1c5bed41a994c87" name="a4ff56f8d1f4e8ff3f1c5bed41a994c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff56f8d1f4e8ff3f1c5bed41a994c87">&#9670;&#160;</a></span>foldShuffleOfHorizOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldShuffleOfHorizOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Eliminate a redundant shuffle of a horizontal math op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36744">36744</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00256">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00251">llvm::X86ISD::HADD</a>, <a class="el" href="CommandLine_8cpp.html#ac422162dcb7fed6e96833532aea35349">HOp</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::HSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00520">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>.</p>

</div>
</div>
<a id="a4f80d4b8b70f58b247193379a39d5541" name="a4f80d4b8b70f58b247193379a39d5541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f80d4b8b70f58b247193379a39d5541">&#9670;&#160;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1. </p>
<p>This should be called before type legalization because the pattern may not persist after that. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43394">43394</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09004">llvm::isConstOrConstSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="adb73c9adac12d432923cc883aa607798" name="adb73c9adac12d432923cc883aa607798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb73c9adac12d432923cc883aa607798">&#9670;&#160;</a></span>foldXor1SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXor1SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a xor(setcc cond, val), 1 --&gt; setcc (inverted(cond), val) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45327">45327</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01594">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00652">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02701">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45341">combineXor()</a>.</p>

</div>
</div>
<a id="a974687eecfd14705774360c10e1c731a" name="a974687eecfd14705774360c10e1c731a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974687eecfd14705774360c10e1c731a">&#9670;&#160;</a></span>foldXorTruncShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXorTruncShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43339">43339</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01382">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45341">combineXor()</a>.</p>

</div>
</div>
<a id="a57cae70a500da5c8a5837ba96f095daf" name="a57cae70a500da5c8a5837ba96f095daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57cae70a500da5c8a5837ba96f095daf">&#9670;&#160;</a></span>get64BitArgumentGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; get64BitArgumentGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CallConv</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03288">3288</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00867">llvm::X86Subtarget::isCallingConvWin64()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>.</p>

</div>
</div>
<a id="a4e407b052af514018b5030abcadbdbc5" name="a4e407b052af514018b5030abcadbdbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e407b052af514018b5030abcadbdbc5">&#9670;&#160;</a></span>get64BitArgumentXMMs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; get64BitArgumentXMMs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CallConv</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03306">3306</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00867">llvm::X86Subtarget::isCallingConvWin64()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>.</p>

</div>
</div>
<a id="a1aaf80606aacd8b3128f1fa1805c6f88" name="a1aaf80606aacd8b3128f1fa1805c6f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaf80606aacd8b3128f1fa1805c6f88">&#9670;&#160;</a></span>getAltBitOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getAltBitOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37941">37941</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00055">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37952">adjustBitcastSrcVectorSSE1()</a>.</p>

</div>
</div>
<a id="aee0563473c2eed4e233b639b9ae36911" name="aee0563473c2eed4e233b639b9ae36911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0563473c2eed4e233b639b9ae36911">&#9670;&#160;</a></span>getAVX2GatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX2GatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Base</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ScaleOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25289">25289</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00821">llvm::X86ISD::MGATHER</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="abee99e97f96cb26e6b8208e4d6c98fec" name="abee99e97f96cb26e6b8208e4d6c98fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee99e97f96cb26e6b8208e4d6c98fec">&#9670;&#160;</a></span>getConstantVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getConstantVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SplatValue</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SplatBitSize</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>C</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08584">8584</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Constants_8cpp_source.html#l01254">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00851">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00369">llvm::Constant::getIntegerValue()</a>, <a class="el" href="Type_8cpp_source.html#l00190">llvm::Type::getIntNTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APFloat_8cpp_source.html#l00166">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00163">llvm::APFloatBase::IEEEsingle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08669">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a7fee8159812bebf4f298bb3c525cdb2f" name="a7fee8159812bebf4f298bb3c525cdb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fee8159812bebf4f298bb3c525cdb2f">&#9670;&#160;</a></span>getConstVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Bits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Undefs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05670">5670</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01569">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="APFloat_8cpp_source.html#l00166">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00163">llvm::APFloatBase::IEEEsingle()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

</div>
</div>
<a id="a2105859ef64dda1ac442681719f5c33b" name="a2105859ef64dda1ac442681719f5c33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2105859ef64dda1ac442681719f5c33b">&#9670;&#160;</a></span>getConstVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Values</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsMask</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">5640</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41993">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42130">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35249">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="aa07359ec6bb378e2e47684038eda7f79" name="aa07359ec6bb378e2e47684038eda7f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07359ec6bb378e2e47684038eda7f79">&#9670;&#160;</a></span>getExtendInVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getExtendInVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06203">6203</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06188">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12676">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29372">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a4fc43ca790e9a82ad51249f2e93d2e17" name="a4fc43ca790e9a82ad51249f2e93d2e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc43ca790e9a82ad51249f2e93d2e17">&#9670;&#160;</a></span>getFauxShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getFauxShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ResolveKnownElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07322">7322</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02545">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06708">createPackShuffleMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00369">llvm::DecodeZeroExtendMask()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06730">getPackDemandedElts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08982">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00168">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00172">llvm::X86ISD::PEXTRW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00180">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00184">llvm::X86ISD::PINSRW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00520">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00369">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00370">llvm::X86ISD::VROTRI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00316">llvm::X86ISD::VTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00698">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07775">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a75c0a729d679d7c1b8504537fbec5840" name="a75c0a729d679d7c1b8504537fbec5840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c0a729d679d7c1b8504537fbec5840">&#9670;&#160;</a></span>getGatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getGatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Base</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ScaleOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25321">25321</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00821">llvm::X86ISD::MGATHER</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a4f61cf26d62c676d9c56f47aff24c055" name="a4f61cf26d62c676d9c56f47aff24c055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f61cf26d62c676d9c56f47aff24c055">&#9670;&#160;</a></span>getHalfShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getHalfShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>HalfMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>HalfIdx1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>HalfIdx2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true. </p>
<p>A mask of half the width with mask indexes adjusted to access the extracted halves of the original shuffle operands is returned in HalfMask. HalfIdx1 and HalfIdx2 return whether the upper or lower half of each input operand is accessed. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15798">15798</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isUndefLowerHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">isUndefUpperHalf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l36833">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a178918533dcdc74ccc95c9ae8c43dcac" name="a178918533dcdc74ccc95c9ae8c43dcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178918533dcdc74ccc95c9ae8c43dcac">&#9670;&#160;</a></span>getHopForBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getHopForBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>HOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09540">9540</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05782">insertSubVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09578">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a8c620fc470731fdb2a41678c294a1e6c" name="a8c620fc470731fdb2a41678c294a1e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c620fc470731fdb2a41678c294a1e6c">&#9670;&#160;</a></span>getHorizDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> getHorizDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedLHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedRHS</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06755">6755</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ae9857fae8de3da5730d5b06aca182624" name="ae9857fae8de3da5730d5b06aca182624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9857fae8de3da5730d5b06aca182624">&#9670;&#160;</a></span>getIndexFromUnindexedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getIndexFromUnindexedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Ld</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42608">42608</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42647">combineAndLoadToBZHI()</a>.</p>

</div>
</div>
<a id="a72580c3c077be0ea41a3636088e0e9d0" name="a72580c3c077be0ea41a3636088e0e9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72580c3c077be0ea41a3636088e0e9d0">&#9670;&#160;</a></span>getIndirectThunkSymbol()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * getIndirectThunkSymbol </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32200">32200</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86Subtarget_8h_source.html#l00763">llvm::X86Subtarget::useLVIControlFlowIntegrity()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00749">llvm::X86Subtarget::useRetpolineExternalThunk()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00743">llvm::X86Subtarget::useRetpolineIndirectBranches()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00742">llvm::X86Subtarget::useRetpolineIndirectCalls()</a>.</p>

</div>
</div>
<a id="a7fb1a2451497dfdf1119bd9343bd3052" name="a7fb1a2451497dfdf1119bd9343bd3052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb1a2451497dfdf1119bd9343bd3052">&#9670;&#160;</a></span>getMaskNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMaskNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>MaskVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">24195</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00206">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00583">llvm::X86Subtarget::is32Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08966">llvm::isAllOnesConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25321">getGatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25390">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25359">getScatterNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24234">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>.</p>

</div>
</div>
<a id="a79c9c6945a82cfdf0cd02fe49f3a4107" name="a79c9c6945a82cfdf0cd02fe49f3a4107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c9c6945a82cfdf0cd02fe49f3a4107">&#9670;&#160;</a></span>getMaxByValAlign()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> getMaxByValAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *</td>          <td class="paramname"><span class="paramname"><em>Ty</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MaxAlign</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for getByValTypeAlignment to determine the desired ByVal argument alignment. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02192">2192</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l01390">getMaxByValAlign()</a>.</p>

</div>
</div>
<a id="aaba15b33a7b6d8fd6431d14dc3d3c5e9" name="aaba15b33a7b6d8fd6431d14dc3d3c5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba15b33a7b6d8fd6431d14dc3d3c5e9">&#9670;&#160;</a></span>getMOVL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle mask for an movs{s|d}, movd operation of specified width. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03825">3825</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>.</p>

</div>
</div>
<a id="a09ae114d2f55d00d9ab5a397e0de0298" name="a09ae114d2f55d00d9ab5a397e0de0298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ae114d2f55d00d9ab5a397e0de0298">&#9670;&#160;</a></span>getNullFPConstForNullVal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getNullFPConstForNullVal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value. </p>
<p>In the case of a vector, the returned constant will not contain undefined elements even if the input parameter does. This makes it suitable to be used as a replacement operand with operations (eg, bitwise-and) where an undef should not propagate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45401">45401</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45391">isNullFPScalarOrVectorConst()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45444">combineFAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45461">combineFAndn()</a>.</p>

</div>
</div>
<a id="a4a458b41b670c695bfe6c37217b7007c" name="a4a458b41b670c695bfe6c37217b7007c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a458b41b670c695bfe6c37217b7007c">&#9670;&#160;</a></span>getOnesVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getOnesVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all bits set. </p>
<p>Always build ones vectors as &lt;4 x i32&gt;, &lt;8 x i32&gt; or &lt;16 x i32&gt;. Then bitcast to their original type, ensuring they get CSE'd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06177">6177</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">combineExtractSubvector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09780">materializeVectorConstant()</a>.</p>

</div>
</div>
<a id="afe1ee0c3600d3982d5dcb722f8079ebd" name="afe1ee0c3600d3982d5dcb722f8079ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1ee0c3600d3982d5dcb722f8079ebd">&#9670;&#160;</a></span>getOneTrueElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int getOneTrueElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element. </p>
<p>Otherwise, return -1. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43842">43842</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43877">getParamsForOneTrueMaskedElt()</a>.</p>

</div>
</div>
<a id="a136206ccfa6a67de0a11b22c6c846555" name="a136206ccfa6a67de0a11b22c6c846555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136206ccfa6a67de0a11b22c6c846555">&#9670;&#160;</a></span>getOpcode_EXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getOpcode_EXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06188">6188</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00698">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06203">getExtendInVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="ac6f8d5cb14c373704b5faf9320598eb3" name="ac6f8d5cb14c373704b5faf9320598eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f8d5cb14c373704b5faf9320598eb3">&#9670;&#160;</a></span>getOpcodeForIndirectThunk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getOpcodeForIndirectThunk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RPOpc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l32186">32186</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a2e33cb0aa9b4fbae99810b4d70d29f25" name="a2e33cb0aa9b4fbae99810b4d70d29f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e33cb0aa9b4fbae99810b4d70d29f25">&#9670;&#160;</a></span>getPackDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> getPackDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedLHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedRHS</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06730">6730</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l33528">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33780">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07322">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37489">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a89d8b19c6b13eeb58fc4ad5aa8f7a2a9" name="a89d8b19c6b13eeb58fc4ad5aa8f7a2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d8b19c6b13eeb58fc4ad5aa8f7a2a9">&#9670;&#160;</a></span>getParamsForOneTrueMaskedElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getParamsForOneTrueMaskedElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>MaskedOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Addr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Alignment</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a masked memory load/store operation, return true if it has one mask bit set. </p>
<p>If it has one mask bit set, then also return the memory address of the scalar element to load/store, the vector index to insert/extract that scalar element, and the alignment for the scalar memory access. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43877">43877</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01303">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02295">llvm::MaskedLoadStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02301">llvm::MaskedLoadStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05943">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01358">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43842">getOneTrueElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, and <a class="el" href="MathExtras_8h_source.html#l00673">llvm::MinAlign()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43903">reduceMaskedLoadToScalarLoad()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44025">reduceMaskedStoreToScalarStore()</a>.</p>

</div>
</div>
<a id="a2d9cc3992fa2c2c207bcbbba87b02760" name="a2d9cc3992fa2c2c207bcbbba87b02760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9cc3992fa2c2c207bcbbba87b02760">&#9670;&#160;</a></span>getPMOVMSKB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPMOVMSKB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28238">28238</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28238">getPMOVMSKB()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09646">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38754">combineHorizontalPredicateResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40710">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28238">getPMOVMSKB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28266">LowerBITCAST()</a>.</p>

</div>
</div>
<a id="a5faf3b82955e9d3292cda43f3e23c706" name="a5faf3b82955e9d3292cda43f3e23c706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5faf3b82955e9d3292cda43f3e23c706">&#9670;&#160;</a></span>getPrefetchNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPrefetchNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Base</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ScaleOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25390">25390</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08109">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">getMaskNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01803">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="aed7f179be3c007d1be442c9864380289" name="aed7f179be3c007d1be442c9864380289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7f179be3c007d1be442c9864380289">&#9670;&#160;</a></span>getPSHUFShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int, 4 &gt; getPSHUFShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the PSHUF-style mask from PSHUF node. </p>
<p>This is a very minor wrapper around getTargetShuffleMask to easy forming v4 PSHUF-style masks that can be reused with such instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35646">35646</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">getTargetShuffleMask()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35691">combineRedundantDWordShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="ae020054e3ff6b34b048afacab677d69b" name="ae020054e3ff6b34b048afacab677d69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae020054e3ff6b34b048afacab677d69b">&#9670;&#160;</a></span>getReadTimeStampCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> getReadTimeStampCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp). </p>
<p>This function is also used to custom lower READCYCLECOUNTER nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">25475</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25420">expandIntrinsicWChainHelper()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00744">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AliasAnalysis_8cpp_source.html#l00771">Results</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25496">LowerREADCYCLECOUNTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29372">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a364f821dff38ffee838e1212ab490c9d" name="a364f821dff38ffee838e1212ab490c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364f821dff38ffee838e1212ab490c9d">&#9670;&#160;</a></span>getScalarMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>PreservedSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates an SDNode for a predicated scalar operation. </p>
<dl class="section return"><dt>Returns</dt><dd>(X86vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>). The mask is coming as <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> and it should be transformed to <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a86db0656c80ce3f6ef7e2c09432e9a08">MVT::v1i1</a> while lowering masking intrinsics. The main difference between ScalarMaskingNode and VectorMaskingNode is using "X86select" instead of "vselect". We just can't create the "vselect" node for a scalar instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24260">24260</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00106">llvm::X86ISD::FSETCCM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::FSETCCM_SAE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::SELECTS</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00498">llvm::X86ISD::VFPCLASSS</a>.</p>

</div>
</div>
<a id="ac6d9a708e0caf9a4220ab7563f7c2ea5" name="ac6d9a708e0caf9a4220ab7563f7c2ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d9a708e0caf9a4220ab7563f7c2ea5">&#9670;&#160;</a></span>getScalarValueForVectorElement()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarValueForVectorElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Idx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to get a scalar value for a specific element of a vector. </p>
<p>Looks through BUILD_VECTOR and SCALAR_TO_VECTOR nodes to find a scalar. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12957">12957</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>.</p>

</div>
</div>
<a id="a58f02653f9d350105b1ffc704762f90a" name="a58f02653f9d350105b1ffc704762f90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f02653f9d350105b1ffc704762f90a">&#9670;&#160;</a></span>getScatterNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScatterNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Base</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ScaleOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25359">25359</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00822">llvm::X86ISD::MSCATTER</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a3638f5716ead3f20d8d8e348c10d8619" name="a3638f5716ead3f20d8d8e348c10d8619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3638f5716ead3f20d8d8e348c10d8619">&#9670;&#160;</a></span>getSEHRegistrationNodeSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int getSEHRegistrationNodeSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *</td>          <td class="paramname"><span class="paramname"><em>Fn</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24286">24286</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="EHPersonalities_8cpp_source.html#l00021">llvm::classifyEHPersonality()</a>, <a class="el" href="Function_8cpp_source.html#l01543">llvm::Function::getPersonalityFn()</a>, <a class="el" href="Function_8h_source.html#l00757">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aab34bedfd8d86f0adbefe4ae0e708f428">llvm::MSVC_CXX</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aa1d0ce965d5884b3d11d6f26fac012613">llvm::MSVC_X86SEH</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24309">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="a10a82db92ba93d25912aaff75190896d" name="a10a82db92ba93d25912aaff75190896d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a82db92ba93d25912aaff75190896d">&#9670;&#160;</a></span>getSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>EFLAGS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for creating a <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">21357</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41007">combineCMov()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42727">combineParity()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46362">combineVectorSizedSetCCEquality()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46742">combineX86SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45327">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28771">LowerADDSUBCARRY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49530">llvm::X86TargetLowering::LowerAsmOutputForConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28199">LowerCMP_SWAP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22908">LowerXALUO()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29372">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a0c4f8734623aa917fe30c3cce1abf4a3" name="a0c4f8734623aa917fe30c3cce1abf4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4f8734623aa917fe30c3cce1abf4a3">&#9670;&#160;</a></span>getShuffleHalfVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleHalfVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>HalfMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>HalfIdx1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>HalfIdx2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>UndefLower</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>UseConcat</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the output values from <a class="el" href="#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15849">15849</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l36833">narrowShuffle()</a>.</p>

</div>
</div>
<a id="ada7f52028e75ee798b0fbbde2445b95e" name="ada7f52028e75ee798b0fbbde2445b95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7f52028e75ee798b0fbbde2445b95e">&#9670;&#160;</a></span>getShuffleScalarElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleScalarElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the scalar element that will make up the i'th element of the result of the vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07815">7815</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07815">getShuffleScalarElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isTargetShuffle()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00400">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08567">combineToConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07815">getShuffleScalarElt()</a>.</p>

</div>
</div>
<a id="aadeaf4ecc93abb786c5e2aae78a5355c" name="aadeaf4ecc93abb786c5e2aae78a5355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadeaf4ecc93abb786c5e2aae78a5355c">&#9670;&#160;</a></span>getShuffleVectorZeroOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleVectorZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Idx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector_shuffle of the specified vector of zero or undef vector. </p>
<p>This produces a shuffle where the low element of V2 is swizzled into the zero/undef vector, landing at element Idx. This produces a shuffle mask like 4,1,2,3 (idx=0) or 0,1,2,4 (idx=3). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06305">6305</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19638">LowerUINT_TO_FP_i32()</a>.</p>

</div>
</div>
<a id="a6420ad77b9c213cea2ae49052e0ff55a" name="a6420ad77b9c213cea2ae49052e0ff55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6420ad77b9c213cea2ae49052e0ff55a">&#9670;&#160;</a></span>getSUBriOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getSUBriOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsLP64</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31819">31819</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ad9113ea8e53ba9c81f55f15c11c7a522" name="ad9113ea8e53ba9c81f55f15c11c7a522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9113ea8e53ba9c81f55f15c11c7a522">&#9670;&#160;</a></span>getTargetConstantBitsFromNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getTargetConstantBitsFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UndefElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>EltBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowWholeUndefs</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowPartialUndefs</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">6350</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="Constants_8cpp_source.html#l00402">llvm::Constant::getAggregateElement()</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00579">llvm::APInt::getSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">getTargetConstantFromBasePtr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06332">getTargetConstantFromNode()</a>, <a class="el" href="Value_8h_source.html#l00244">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05448">isAnyInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00251">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00506">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42986">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38349">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41993">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42130">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42097">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35249">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07322">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07180">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06687">getTargetShuffleMaskIndices()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06660">llvm::X86::isConstantSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45064">isFNEG()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22226">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="a9b587f36ca36e4b1ea00677b054254f3" name="a9b587f36ca36e4b1ea00677b054254f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b587f36ca36e4b1ea00677b054254f3">&#9670;&#160;</a></span>getTargetConstantFromBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getTargetConstantFromBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">6320</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00148">llvm::X86ISD::WrapperRIP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06332">getTargetConstantFromNode()</a>.</p>

</div>
</div>
<a id="ab0bb270c4647dee5b3ba4ff11bf30016" name="ab0bb270c4647dee5b3ba4ff11bf30016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bb270c4647dee5b3ba4ff11bf30016">&#9670;&#160;</a></span>getTargetConstantFromNode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Load</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06332">6332</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06320">getTargetConstantFromBasePtr()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06344">llvm::X86TargetLowering::getTargetConstantFromLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06338">getTargetConstantFromNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l36945">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle()</a>.</p>

</div>
</div>
<a id="a65019b9eb5c8ddb340cd59e8e15470b0" name="a65019b9eb5c8ddb340cd59e8e15470b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65019b9eb5c8ddb340cd59e8e15470b0">&#9670;&#160;</a></span>getTargetConstantFromNode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06338">6338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06332">getTargetConstantFromNode()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>.</p>

</div>
</div>
<a id="af71303967827d0c63f1caa626e59aa38" name="af71303967827d0c63f1caa626e59aa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71303967827d0c63f1caa626e59aa38">&#9670;&#160;</a></span>getTargetShuffleAndZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getTargetShuffleAndZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownUndef</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownZero</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs. </p>
<p>Returns true if the target shuffle mask was decoded. FIXME: Merge this with computeZeroableShuffleElements? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07180">7180</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07775">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="acb74cb21d8fa460f25834fb226bfc6fa" name="acb74cb21d8fa460f25834fb226bfc6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb74cb21d8fa460f25834fb226bfc6fa">&#9670;&#160;</a></span>getTargetShuffleInputs() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DemandedElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Inputs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownUndef</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ResolveKnownElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values. </p>
<p>Returns true if the target shuffle mask was decoded. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07775">7775</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07322">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07180">getTargetShuffleAndZeroables()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07280">resolveTargetShuffleFromZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07297">resolveZeroablesFromTargetShuffle()</a>.</p>

</div>
</div>
<a id="a06b34fc66e60ef605f6c399f60cf265a" name="a06b34fc66e60ef605f6c399f60cf265a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b34fc66e60ef605f6c399f60cf265a">&#9670;&#160;</a></span>getTargetShuffleInputs() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Inputs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ResolveKnownElts</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">7798</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">getTargetShuffleInputs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isSimple()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38976">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40836">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07322">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07798">getTargetShuffleInputs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37833">llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode()</a>.</p>

</div>
</div>
<a id="a75f658c75b135fdd8ffee5218e907db3" name="a75f658c75b135fdd8ffee5218e907db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f658c75b135fdd8ffee5218e907db3">&#9670;&#160;</a></span>getTargetShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowSentinelZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsUnary</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates the shuffle mask corresponding to the target-specific opcode. </p>
<p>If the mask could be calculated, returns it in <code>Mask</code>, returns the shuffle operands in <code>Ops</code>, and returns true. Sets <code>IsUnary</code> to true if only one source is used. Note that this will set IsUnary for shuffles which use a single input multiple times, and in those cases it will adjust the mask to only have indices within that single input. It is an error to call this with non-empty Mask/Ops vectors. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">6789</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00198">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00313">llvm::DecodeBLENDMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00398">llvm::DecodeEXTRQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00025">llvm::DecodeINSERTPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00435">llvm::DecodeINSERTQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00090">llvm::DecodeMOVDDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00059">llvm::DecodeMOVHLPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00068">llvm::DecodeMOVLHPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00083">llvm::DecodeMOVSHDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00076">llvm::DecodeMOVSLDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00123">llvm::DecodePALIGNRMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00291">llvm::DecodePSHUFBMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00162">llvm::DecodePSHUFHWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00176">llvm::DecodePSHUFLWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00146">llvm::DecodePSHUFMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00098">llvm::DecodePSLLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00110">llvm::DecodePSRLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00389">llvm::DecodeScalarMoveMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00199">llvm::DecodeSHUFPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00216">llvm::DecodeUNPCKHMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00232">llvm::DecodeUNPCKLMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00137">llvm::DecodeVALIGNMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00248">llvm::DecodeVectorBroadcast()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00279">llvm::DecodeVPERM2X128Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00497">llvm::DecodeVPERMIL2PMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00475">llvm::DecodeVPERMILPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00362">llvm::DecodeVPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00557">llvm::DecodeVPERMV3Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00543">llvm::DecodeVPERMVMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00323">llvm::DecodeVPPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00262">llvm::decodeVSHUF64x2FamilyMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00383">llvm::DecodeZeroMoveLowMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00509">llvm::X86ISD::EXTRQI</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06687">getTargetShuffleMaskIndices()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00510">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05453">isAnyZero()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00452">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00448">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::VALIGN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00521">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00469">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00519">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33528">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33780">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35646">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07815">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07180">getTargetShuffleAndZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="ab05ad372d1e6700f8125ad1fee07271b" name="ab05ad372d1e6700f8125ad1fee07271b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05ad372d1e6700f8125ad1fee07271b">&#9670;&#160;</a></span>getTargetShuffleMaskIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getTargetShuffleMaskIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>MaskNode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaskEltSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; uint64_t &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RawMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UndefElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06687">6687</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">getTargetShuffleMask()</a>.</p>

</div>
</div>
<a id="a4cedb117165debe9de7d0a038f9da333" name="a4cedb117165debe9de7d0a038f9da333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cedb117165debe9de7d0a038f9da333">&#9670;&#160;</a></span>getTargetVShiftByConstNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftByConstNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>SrcOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>ShiftAmt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts where the shift amount is a constant. </p>
<p>Takes immediate version of shift as input. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">24042</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42097">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24125">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26553">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26701">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26998">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27122">LowerScalarVariableShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="a316cc12c0a64a8cca4bc0f2253adc9c3" name="a316cc12c0a64a8cca4bc0f2253adc9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316cc12c0a64a8cca4bc0f2253adc9c3">&#9670;&#160;</a></span>getTargetVShiftNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>SrcOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ShAmt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts where the shift amount may or may not be a constant. </p>
<p>Takes immediate version of shift as input. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24125">24125</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24022">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::VSRLDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00698">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27122">LowerScalarVariableShift()</a>.</p>

</div>
</div>
<a id="adae1a1e766f05a764ea4cb9ca42212d7" name="adae1a1e766f05a764ea4cb9ca42212d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae1a1e766f05a764ea4cb9ca42212d7">&#9670;&#160;</a></span>getTargetVShiftUniformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getTargetVShiftUniformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsVariable</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24022">24022</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00350">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::VSRL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42097">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24125">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26998">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27122">LowerScalarVariableShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="af74fd4c6931a775f0c91f363e37296a7" name="af74fd4c6931a775f0c91f363e37296a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74fd4c6931a775f0c91f363e37296a7">&#9670;&#160;</a></span>GetTLSADDR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GetTLSADDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>GA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *</td>          <td class="paramname"><span class="paramname"><em>InFlag</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>PtrVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ReturnReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classchar.html">char</a></td>          <td class="paramname"><span class="paramname"><em>OperandFlags</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>LocalDynamic</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18755">18755</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00744">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00535">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00664">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00233">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00598">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00602">llvm::MachineFrameInfo::setHasCalls()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::TLSADDR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00290">llvm::X86ISD::TLSBASEADDR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18787">LowerToTLSGeneralDynamicModel32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18801">LowerToTLSGeneralDynamicModel64()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18807">LowerToTLSLocalDynamicModel()</a>.</p>

</div>
</div>
<a id="afaf1cbe4bd00ba18fb62321d5cbe4646" name="afaf1cbe4bd00ba18fb62321d5cbe4646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf1cbe4bd00ba18fb62321d5cbe4646">&#9670;&#160;</a></span>getUnderlyingExtractedFromVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int getUnderlyingExtractedFromVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtractedFromVec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ExtIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index. </p>
<p>Modifies <code>ExtractedFromVec</code> to the real vector and returns the real index. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08892">8892</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08922">buildFromShuffleMostly()</a>.</p>

</div>
</div>
<a id="a009ec0505144f168fe1e21ee7c252fa2" name="a009ec0505144f168fe1e21ee7c252fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009ec0505144f168fe1e21ee7c252fa2">&#9670;&#160;</a></span>getUnpackh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackh operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06294">6294</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06256">llvm::createUnpackShuffleMask()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27210">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28336">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26553">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26701">LowerMULH()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="a0d76fc058d7841446bf38993ecd56b66" name="a0d76fc058d7841446bf38993ecd56b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d76fc058d7841446bf38993ecd56b66">&#9670;&#160;</a></span>getUnpackl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackl operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06286">6286</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06256">llvm::createUnpackShuffleMask()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27210">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28336">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26553">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26701">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19554">LowerUINT_TO_FP_i64()</a>.</p>

</div>
</div>
<a id="a72d002525e00017d195765b959cd0bc9" name="a72d002525e00017d195765b959cd0bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d002525e00017d195765b959cd0bc9">&#9670;&#160;</a></span>getV4X86ShuffleImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getV4X86ShuffleImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a 4-lane 8-bit shuffle immediate for a mask. </p>
<p>This helper function produces an 8-bit shuffle immediate corresponding to the ubiquitous shuffle encoding scheme used in x86 instructions for shuffling 4 lanes. It can be used with most of the PSHUF instructions for example.</p>
<p>NB: We rely heavily on "undef" masks preserving the input lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10944">10944</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a6e1c868e1b38f5eb5034beb9ce6d7ef0" name="a6e1c868e1b38f5eb5034beb9ce6d7ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1c868e1b38f5eb5034beb9ce6d7ef0">&#9670;&#160;</a></span>getV4X86ShuffleImm8ForMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getV4X86ShuffleImm8ForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">10959</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10944">getV4X86ShuffleImm()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35691">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12676">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13816">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="aa56b6b241a7da328f8016e1d6316bf16" name="aa56b6b241a7da328f8016e1d6316bf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56b6b241a7da328f8016e1d6316bf16">&#9670;&#160;</a></span>getv64i1Argument()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getv64i1Argument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NextVA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *</td>          <td class="paramname"><span class="paramname"><em>InFlag</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads two 32 bit registers and creates a 64 bit mask value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">VA</td><td>The current 32 bit value that need to be assigned. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">NextVA</td><td>The next 32 bit value that need to be assigned. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>The parent DAG node. </td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">InFlag</td><td>Represents SDvalue in the parent DAG node for glue purposes. In the case the DAG is already using physical register instead of virtual, we should glue our new SDValue to InFlag SDvalue. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a new SDvalue of size 64bit. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02888">2888</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8cpp_source.html#l00662">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00744">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86Subtarget_8h_source.html#l00583">llvm::X86Subtarget::is32Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>.</p>

</div>
</div>
<a id="a27efc9c5964a347b59ed81340d86e29e" name="a27efc9c5964a347b59ed81340d86e29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27efc9c5964a347b59ed81340d86e29e">&#9670;&#160;</a></span>getVectorMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVectorMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>PreservedSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24234">24234</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08966">llvm::isAllOnesConstant()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>.</p>

</div>
</div>
<a id="a82ea3e3b3362aee4beee97df4ed04ec2" name="a82ea3e3b3362aee4beee97df4ed04ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ea3e3b3362aee4beee97df4ed04ec2">&#9670;&#160;</a></span>getVShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isLeft</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>SrcOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TLI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector logical shift node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08167">8167</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::VSRLDQ</a>.</p>

</div>
</div>
<a id="a651517ed6e7ef461a9ef4f78a060f18a" name="a651517ed6e7ef461a9ef4f78a060f18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651517ed6e7ef461a9ef4f78a060f18a">&#9670;&#160;</a></span>getX86XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; getX86XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22863">22863</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00284">llvm::ISD::SADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::SMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00292">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00288">llvm::ISD::SSUBO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00285">llvm::ISD::UADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00293">llvm::ISD::UMULO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::USUBO</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22908">LowerXALUO()</a>.</p>

</div>
</div>
<a id="ac007ab17eae964d8d0dc51a9cd535667" name="ac007ab17eae964d8d0dc51a9cd535667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac007ab17eae964d8d0dc51a9cd535667">&#9670;&#160;</a></span>getZeroVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getZeroVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all zero elements. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05712">5712</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="a6bee4eedbbc7bcd5f3b37572c9bf2a67" name="a6bee4eedbbc7bcd5f3b37572c9bf2a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bee4eedbbc7bcd5f3b37572c9bf2a67">&#9670;&#160;</a></span>handleMaskRegisterForCallingConv()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1MVT.html">MVT</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; handleMaskRegisterForCallingConv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02062">2062</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="CallingConv_8h_source.html#l00150">llvm::CallingConv::Intel_OCL_BI</a>, <a class="el" href="MachineValueType_8h_source.html#l00035">llvm::MVT::INVALID_SIMPLE_VALUE_TYPE</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="CallingConv_8h_source.html#l00214">llvm::CallingConv::X86_RegCall</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02113">llvm::X86TargetLowering::getNumRegistersForCallingConv()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02095">llvm::X86TargetLowering::getRegisterTypeForCallingConv()</a>.</p>

</div>
</div>
<a id="a4fcce77c24f1d3552f7251b1988ec310" name="a4fcce77c24f1d3552f7251b1988ec310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fcce77c24f1d3552f7251b1988ec310">&#9670;&#160;</a></span>hasBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42626">42626</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00651">llvm::X86Subtarget::hasBMI2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00325">llvm::MVT::isScalarInteger()</a>, and <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l02086">true</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42647">combineAndLoadToBZHI()</a>.</p>

</div>
</div>
<a id="afd81b6b6c94f4d8bc640c9e18cf39186" name="afd81b6b6c94f4d8bc640c9e18cf39186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd81b6b6c94f4d8bc640c9e18cf39186">&#9670;&#160;</a></span>hasFPCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasFPCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>X86CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05004">5004</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41007">combineCMov()</a>.</p>

</div>
</div>
<a id="ac920f476758be52d3901976f91f26552" name="ac920f476758be52d3901976f91f26552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac920f476758be52d3901976f91f26552">&#9670;&#160;</a></span>hasIdenticalHalvesShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasIdenticalHalvesShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if a shuffle mask chooses elements identically in its top and bottom halves. </p>
<p>For example, any splat mask has the same top and bottom halves. If an element is undefined in only one half of the mask, the halves are not considered identical. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10926">10926</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">LowerAVXExtend()</a>.</p>

</div>
</div>
<a id="a37275b44ee2af4598d1782f93d9204f3" name="a37275b44ee2af4598d1782f93d9204f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37275b44ee2af4598d1782f93d9204f3">&#9670;&#160;</a></span>hasNonFlagsUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasNonFlagsUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return true if <code>Op</code> has a use that doesn't just read flags. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21578">21578</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00848">llvm::ISD::BRCOND</a>, <a class="el" href="Value_8h_source.html#l00431">llvm::Value::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00597">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="Value_8h_source.html#l00357">llvm::Value::use_begin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21611">EmitTest()</a>.</p>

</div>
</div>
<a id="aaf395b1362beab9f5199bd2094f3d19c" name="aaf395b1362beab9f5199bd2094f3d19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf395b1362beab9f5199bd2094f3d19c">&#9670;&#160;</a></span>hasStackGuardSlotTLS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasStackGuardSlotTLS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TargetTriple</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02438">2438</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00655">llvm::Triple::isAndroid()</a>, <a class="el" href="Triple_8h_source.html#l00657">llvm::Triple::isAndroidVersionLT()</a>, <a class="el" href="Triple_8h_source.html#l00499">llvm::Triple::isOSFuchsia()</a>, and <a class="el" href="Triple_8h_source.html#l00605">llvm::Triple::isOSGlibc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02450">llvm::X86TargetLowering::getIRStackGuard()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02469">llvm::X86TargetLowering::insertSSPDeclarations()</a>.</p>

</div>
</div>
<a id="a0f6aa89a7623063db8a64b10f9cf02fd" name="a0f6aa89a7623063db8a64b10f9cf02fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6aa89a7623063db8a64b10f9cf02fd">&#9670;&#160;</a></span>incDecVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> incDecVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsInc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a buildvector constant, return a new vector constant with each element incremented or decremented. </p>
<p>If incrementing or decrementing would result in unsigned overflow or underflow or this is not a simple vector constant, return an empty value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22143">22143</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22226">LowerVSETCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22173">LowerVSETCCWithSUBUS()</a>.</p>

</div>
</div>
<a id="a22d41ad70a90ca184815fa009b650b97" name="a22d41ad70a90ca184815fa009b650b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d41ad70a90ca184815fa009b650b97">&#9670;&#160;</a></span>insert128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Result</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Vec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to put 128-bits into a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VINSERTF128/VINSERTI128 or AVX-512 VINSERTF32x4/VINSERTI32x4 instructions or a simple superregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering INSERT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05812">5812</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05782">insertSubVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18504">LowerSCALAR_TO_VECTOR()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17008">lowerV4X128Shuffle()</a>.</p>

</div>
</div>
<a id="a1c34ea579237aedce7149724afc490ab" name="a1c34ea579237aedce7149724afc490ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c34ea579237aedce7149724afc490ab">&#9670;&#160;</a></span>insert1BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert1BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert i1-subvector to i1-vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06002">6002</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8h_source.html#l00611">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00365">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00366">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18542">LowerINSERT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="a753b74cc2bc0353743c54e17f9e8acb3" name="a753b74cc2bc0353743c54e17f9e8acb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753b74cc2bc0353743c54e17f9e8acb3">&#9670;&#160;</a></span>InsertBitToMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InsertBitToMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert one bit to mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18333">18333</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v1i1</a>.</p>

</div>
</div>
<a id="a7cb0f27acb965339dde328392c1adaf7" name="a7cb0f27acb965339dde328392c1adaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb0f27acb965339dde328392c1adaf7">&#9670;&#160;</a></span>insertSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insertSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Result</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Vec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>vectorWidth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05782">5782</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06162">concatSubVectors()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09540">getHopForBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05812">insert128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="aa30164b8008b40271942859d6196d0d8" name="aa30164b8008b40271942859d6196d0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30164b8008b40271942859d6196d0d8">&#9670;&#160;</a></span>is128BitLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> is128BitLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing 128-bit lanes in this shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">10680</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10664">isLaneCrossingShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14622">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11929">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aab9703e1717da1bad9f8bbd3785517dc" name="aab9703e1717da1bad9f8bbd3785517dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9703e1717da1bad9f8bbd3785517dc">&#9670;&#160;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10731">10731</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10695">isRepeatedShuffleMask()</a>.</p>

</div>
</div>
<a id="a2cd446e684755fec65fa6ed3647fbb05" name="a2cd446e684755fec65fa6ed3647fbb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd446e684755fec65fa6ed3647fbb05">&#9670;&#160;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RepeatedMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">10725</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10695">isRepeatedShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12242">matchShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="adb0e12a60675938c9879e53d5f194cd4" name="adb0e12a60675938c9879e53d5f194cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0e12a60675938c9879e53d5f194cd4">&#9670;&#160;</a></span>is128BitUnpackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> is128BitUnpackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10902">10902</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06256">llvm::createUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13166">lowerShuffleOfExtractsAsVperm()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a41f482a133174a75f0ba10057f7adbb5" name="a41f482a133174a75f0ba10057f7adbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f482a133174a75f0ba10057f7adbb5">&#9670;&#160;</a></span>is256BitLaneRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> is256BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RepeatedMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 256-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10738">10738</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10695">isRepeatedShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a10f0c9e6db4a0388d577d2da5a0487ca" name="a10f0c9e6db4a0388d577d2da5a0487ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f0c9e6db4a0388d577d2da5a0487ca">&#9670;&#160;</a></span>isAddSubOrSubAdd() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opnd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opnd1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NumExtracts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsSubAdd</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation. </p>
<p>If true is returned then the operands of ADDSUB = Opnd0 +- Opnd1 (SUBADD = Opnd0 -+ Opnd1) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09263">9263</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00195">llvm::ISD::UNDEF</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36665">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09418">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="abcc89aad99c6a03adb5443eb5fa9f93c" name="abcc89aad99c6a03adb5443eb5fa9f93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc89aad99c6a03adb5443eb5fa9f93c">&#9670;&#160;</a></span>isAddSubOrSubAdd() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opnd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opnd1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsSubAdd</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation. </p>
<p>If true is returned then the operands of ADDSUB(SUBADD) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>.</p>
<p>We combine shuffle to ADDSUB(SUBADD) directly on the abstract vector shuffle nodes so it is easier to generically match. We also insert dummy vector shuffle nodes for the operands which explicitly discard the lanes which are unused by this operation to try to flow through the rest of the combiner the fact that they're unused. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36562">36562</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36525">isAddSubOrSubAddMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00520">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a id="adec1e608823a642d7ceb03c906e6d8f3" name="adec1e608823a642d7ceb03c906e6d8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec1e608823a642d7ceb03c906e6d8f3">&#9670;&#160;</a></span>isAddSubOrSubAddMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isAddSubOrSubAddMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op0Even</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the shuffle mask takes subsequent elements alternately from two vectors. </p>
<p>For example &lt;0, 5, 2, 7&gt; or &lt;8, 1, 10, 3, 12, 5, 14, 7&gt; are both correct. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36525">36525</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36622">combineShuffleToFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l36562">isAddSubOrSubAdd()</a>.</p>

</div>
</div>
<a id="a20572d2a5543e9ee62228ec92cabc614" name="a20572d2a5543e9ee62228ec92cabc614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20572d2a5543e9ee62228ec92cabc614">&#9670;&#160;</a></span>isAndOrOfSetCCs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isAndOrOfSetCCs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if node is an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a> or <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> of two <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> nodes each of which has no other use apart from the AND / OR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23659">23659</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42257">combineCompareEqual()</a>.</p>

</div>
</div>
<a id="a78e36e5bb680d0d59602e5ba15ad5bd3" name="a78e36e5bb680d0d59602e5ba15ad5bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e36e5bb680d0d59602e5ba15ad5bd3">&#9670;&#160;</a></span>isAnyInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isAnyInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Hi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05448">5448</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05442">isInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11255">matchShuffleAsVPMOV()</a>.</p>

</div>
</div>
<a id="ae99689589cdaf9234c2835f05623a842" name="ae99689589cdaf9234c2835f05623a842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99689589cdaf9234c2835f05623a842">&#9670;&#160;</a></span>isAnyZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isAnyZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask is the zero sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05453">5453</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">getTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12242">matchShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aaa918c5d3579eabe089d56f7333b28d6" name="aaa918c5d3579eabe089d56f7333b28d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa918c5d3579eabe089d56f7333b28d6">&#9670;&#160;</a></span>isAnyZeroOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isAnyZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask is the zero or undef sentinel values. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05459">5459</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40836">combineSetCCMOVMSK()</a>.</p>

</div>
</div>
<a id="a668dc2e56825f61a14fbb3116315668f" name="a668dc2e56825f61a14fbb3116315668f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668dc2e56825f61a14fbb3116315668f">&#9670;&#160;</a></span>isCMOVPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isCMOVPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31432">31432</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

</div>
</div>
<a id="af10cf44c8132db33091188f9530e9dee" name="af10cf44c8132db33091188f9530e9dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10cf44c8132db33091188f9530e9dee">&#9670;&#160;</a></span>isEFLAGSLiveAfter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isEFLAGSLiveAfter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>Itr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>BB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30968">30968</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l01305">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00504">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="MachineInstr_8h_source.html#l01275">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00324">llvm::MachineBasicBlock::succ_begin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00326">llvm::MachineBasicBlock::succ_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31417">checkAndUpdateEFLAGSKill()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30995">emitXBegin()</a>.</p>

</div>
</div>
<a id="ababdb755e930b1b856496616c735a117" name="ababdb755e930b1b856496616c735a117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababdb755e930b1b856496616c735a117">&#9670;&#160;</a></span>isFMAddSubOrFMSubAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isFMAddSubOrFMSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opnd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opnd1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opnd2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExpectedUses</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>). </p>
<p>If (and only if) true is returned, the operands of FMADDSUB/FMSUBADD are written to parameters <code>Opnd0</code>, <code>Opnd1</code>, <code>Opnd2</code>.</p>
<p>Prior to calling this function it should be known that there is some SDNode that potentially can be replaced with an <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> operation using <code>Opnd0</code> and <code>Opnd1</code> as operands. Also, this method is called before replacement of such SDNode with ADDSUB operation. Thus the number of <code>Opnd0</code> uses is expected to be equal to 2. For example, this function may be called for the following IR: AB = fmul fast &lt;2 x double&gt; A, B Sub = fsub fast &lt;2 x double&gt; AB, C Add = fadd fast &lt;2 x double&gt; AB, C Addsub = shufflevector &lt;2 x double&gt; Sub, &lt;2 x double&gt; Add, &lt;2 x i32&gt; &lt;i32 0, i32 3&gt; There is a def for Addsub here, which potentially can be replaced by <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> operation: Addsub = <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> AB, C and such ADDSUB can further be replaced with FMADDSUB: Addsub = FMADDSUB A, B, C.</p>
<p>The main reason why this method is called before the replacement of the recognized ADDSUB idiom with ADDSUB operation is that such replacement is illegal sometimes. E.g. 512-bit ADDSUB is not available, while 512-bit FMADDSUB is. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09390">9390</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetOptions_8h_source.html#l00324">llvm::TargetOptions::AllowFPOpFusion</a>, <a class="el" href="TargetOptions_8h_source.html#l00037">llvm::FPOpFusion::Fast</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00344">llvm::ISD::FMUL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00425">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00641">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09176">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetOptions_8h_source.html#l00148">llvm::TargetOptions::UnsafeFPMath</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36665">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09418">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a37f06b796addd745c44af4546b84fe76" name="a37f06b796addd745c44af4546b84fe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f06b796addd745c44af4546b84fe76">&#9670;&#160;</a></span>isFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> isFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the negated value if the node <code>N</code> flips sign of FP value. </p>
<p>FP-negation node may have different forms: FNEG(x), FXOR (x, 0x80000000) or FSUB(0, x) AVX512F does not have FXOR, so FNEG is lowered as (bitcast (xor (bitcast x), (bitcast ConstantFP(0x80000000)))). In this case we go though all bitcasts. This also recognizes splat of a negated value and returns the splat of that value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45064">45064</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00762">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45064">isFNEG()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00400">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00520">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45200">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45237">llvm::X86TargetLowering::getNegatedExpression()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45064">isFNEG()</a>.</p>

</div>
</div>
<a id="a2740fb8073dd44c958e5ee272444fde8" name="a2740fb8073dd44c958e5ee272444fde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2740fb8073dd44c958e5ee272444fde8">&#9670;&#160;</a></span>isFoldableUseOfShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isFoldableUseOfShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08607">8607</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08607">isFoldableUseOfShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isTargetShuffle()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00469">llvm::X86ISD::VPERMV3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08607">isFoldableUseOfShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08669">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a811049dc54f4a8053c0b34c8fa470a99" name="a811049dc54f4a8053c0b34c8fa470a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811049dc54f4a8053c0b34c8fa470a99">&#9670;&#160;</a></span>isFRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isFRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a vector register class. </p>
<p>I.e., FR* / VR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49711">49711</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49732">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a0ae9685e0bfae51cfb048c3a2da8a06f" name="a0ae9685e0bfae51cfb048c3a2da8a06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae9685e0bfae51cfb048c3a2da8a06f">&#9670;&#160;</a></span>isGRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isGRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a general purpose register class. </p>
<p>I.e., GR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49701">49701</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49732">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a7deed7d39c19fcbc3252b3b0551d3c92" name="a7deed7d39c19fcbc3252b3b0551d3c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7deed7d39c19fcbc3252b3b0551d3c92">&#9670;&#160;</a></span>isHopBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isHopBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>HOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09453">9453</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00256">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00251">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09578">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a7e9a64bb12d715f7bd7b312d40e4ff7b" name="a7e9a64bb12d715f7bd7b312d40e4ff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9a64bb12d715f7bd7b312d40e4ff7b">&#9670;&#160;</a></span>isHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsCommutative</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>PostShuffleMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS. </p>
<p>A horizontal operation performs the binary operation on successive elements of its first operand, then on successive elements of its second operand, returning the resulting values in a vector. For example, if A = &lt; float a0, float a1, float a2, float a3 &gt; and B = &lt; float b0, float b1, float b2, float b3 &gt; then the result of doing a horizontal operation on A and B is A horizontal-op B = &lt; a0 op a1, a2 op a3, b0 op b1, b2 op b3 &gt;. In short, LHS and RHS are inspected to see if LHS op RHS is of the form A horizontal-op B, for some already available A and B, and if so then LHS is set to A, RHS to B, and the routine returns 'true'. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">44376</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06789">getTargetShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10664">isLaneCrossingShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01182">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19546">shouldUseHorizontalOp()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00520">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47656">combineAddOrSubToHADDorHSUB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44552">combineFaddFsub()</a>.</p>

</div>
</div>
<a id="ab8b17ed3f1a97f1d8aa795465e732cf8" name="ab8b17ed3f1a97f1d8aa795465e732cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b17ed3f1a97f1d8aa795465e732cf8">&#9670;&#160;</a></span>isHorizontalBinOpPart()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isHorizontalBinOpPart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BaseIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LastIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a helper function of <a class="el" href="#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>. </p>
<p>This function checks that the build_vector <code>N</code> in input implements a 128-bit partial horizontal operation on a 256-bit vector, but that operation may not match the layout of an x86 256-bit horizontal instruction. In other words, if this returns true, then some extraction/insertion will be required to produce a valid horizontal instruction.</p>
<p>Parameter <code>Opcode</code> defines the kind of horizontal operation to match. For example, if <code>Opcode</code> is equal to <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535" title="Simple integer binary arithmetic operators.">ISD::ADD</a>, then this function checks if <code>N</code> implements a horizontal arithmetic add; if instead <code>Opcode</code> is equal to <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, then this function checks if this is a horizontal arithmetic sub.</p>
<p>This function only analyzes elements of <code>N</code> whose indices are in range [BaseIdx, LastIdx).</p>
<p>TODO: This function was originally used to match both real and fake partial horizontal operations, but the index-matching logic is incorrect for that. See the corrected implementation in <a class="el" href="#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector()</a>. Can we reduce this code because it is only used for partial h-op matching now? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09108">9108</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09578">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a884776a595f070c30713cfdc12602ae3" name="a884776a595f070c30713cfdc12602ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884776a595f070c30713cfdc12602ae3">&#9670;&#160;</a></span>isInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isInRange </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Val</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Hi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05442">5442</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05448">isAnyInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05480">isUndefOrZeroOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">matchShuffleAsBitRotate()</a>.</p>

</div>
</div>
<a id="a585054f95cdb1b92f7d0d74194936b3d" name="a585054f95cdb1b92f7d0d74194936b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585054f95cdb1b92f7d0d74194936b3d">&#9670;&#160;</a></span>isLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LaneSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ScalarSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask. </p>
<p>X86 divides up its shuffles into in-lane and cross-lane shuffle operations and we routinely test for these. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10664">10664</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="adbc45a2f128604768ee950e2e50b4b2c" name="adbc45a2f128604768ee950e2e50b4b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc45a2f128604768ee950e2e50b4b2c">&#9670;&#160;</a></span>isNonZeroElementsInOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isNonZeroElementsInOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VectorType</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsZeroSideLeft</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10971">10971</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>.</p>

</div>
</div>
<a id="aa78abc288ee7112f9f3df8f148a7e7af" name="aa78abc288ee7112f9f3df8f148a7e7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78abc288ee7112f9f3df8f148a7e7af">&#9670;&#160;</a></span>isNoopShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isNoopShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tiny helper function to identify a no-op mask. </p>
<p>This is a somewhat boring predicate function. It checks whether the mask array input, which is assumed to be a single-input shuffle mask of the kind used by the X86 shuffle instructions (not a fully general ShuffleVectorSDNode mask) requires any shuffles to occur. Both undef and an in-place shuffle are 'no-op's. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">10650</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13519">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12089">matchShuffleAsBitRotate()</a>.</p>

</div>
</div>
<a id="a9a5055e9107156103743e70869e1f922" name="a9a5055e9107156103743e70869e1f922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5055e9107156103743e70869e1f922">&#9670;&#160;</a></span>IsNOT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IsNOT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OneUse</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">6231</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05849">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08982">llvm::peekThroughOneUseBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45653">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42360">combineANDXORWithAllOnesIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46584">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40710">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06231">IsNOT()</a>.</p>

</div>
</div>
<a id="ac91b7f4570acc6bfdb6c81fd33d0c57a" name="ac91b7f4570acc6bfdb6c81fd33d0c57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91b7f4570acc6bfdb6c81fd33d0c57a">&#9670;&#160;</a></span>isNullFPScalarOrVectorConst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isNullFPScalarOrVectorConst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45391">45391</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08961">llvm::isNullFPConstant()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45461">combineFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45475">combineFOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45401">getNullFPConstForNullVal()</a>.</p>

</div>
</div>
<a id="ae1c99a5ad2fefdb496ba998c9d87f4de" name="ae1c99a5ad2fefdb496ba998c9d87f4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c99a5ad2fefdb496ba998c9d87f4de">&#9670;&#160;</a></span>isOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>X</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Root</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="#a0da547f1eda117f83339750a71775bcd" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46324">46324</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l46324">isOrXorXorTree()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46362">combineVectorSizedSetCCEquality()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46324">isOrXorXorTree()</a>.</p>

</div>
</div>
<a id="ab22da37f57bbc851650a8f862d2d8446" name="ab22da37f57bbc851650a8f862d2d8446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22da37f57bbc851650a8f862d2d8446">&#9670;&#160;</a></span>isProfitableToUseFlagOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isProfitableToUseFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21599">21599</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00187">llvm::ISD::CopyToReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00818">llvm::ISD::STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21611">EmitTest()</a>.</p>

</div>
</div>
<a id="afc10bf9c359bf4ec9dee418334a39443" name="afc10bf9c359bf4ec9dee418334a39443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc10bf9c359bf4ec9dee418334a39443">&#9670;&#160;</a></span>isRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LaneSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RepeatedMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each sub-lane. </p>
<p>This checks a shuffle mask to see if it is performing the same lane-relative shuffle in each sub-lane. This trivially implies that it is also not lane-crossing. It may however involve a blend from the same lane of a second vector.</p>
<p>The specific repeated shuffle mask is populated in <code>RepeatedMask</code>, as it is non-trivial to compute in the face of undef lanes. The representation is suitable for use with existing 128-bit shuffles as entries from the second vector have been remapped to [LaneSize, 2*LaneSize). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10695">10695</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10731">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10738">is256BitLaneRepeatedShuffleMask()</a>.</p>

</div>
</div>
<a id="a606dcc597bd47391259bdb57694b8466" name="a606dcc597bd47391259bdb57694b8466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606dcc597bd47391259bdb57694b8466">&#9670;&#160;</a></span>isRepeatedTargetShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isRepeatedTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LaneSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RepeatedMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a target shuffle mask is equivalent within each sub-lane. </p>
<p>Unlike isRepeatedShuffleMask we must respect SM_SentinelZero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10745">10745</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af62c6be38ef70e3cb785ca99e3642a52" name="af62c6be38ef70e3cb785ca99e3642a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62c6be38ef70e3cb785ca99e3642a52">&#9670;&#160;</a></span>isSequentialOrUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSequentialOrUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Pos</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Step</em><span class="paramdefsep"> = </span><span class="paramdefval">1</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">5494</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05413">isUndefOrEqual()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15401">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16253">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17621">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12429">matchShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11255">matchShuffleAsVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11219">matchShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad59c1884c0993f538346305371165751" name="ad59c1884c0993f538346305371165751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59c1884c0993f538346305371165751">&#9670;&#160;</a></span>isSequentialOrUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSequentialOrUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Pos</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Step</em><span class="paramdefsep"> = </span><span class="paramdefval">1</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05505">5505</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">matchShuffleWithUNPCK()</a>.</p>

</div>
</div>
<a id="a338847a696a91311d359bb401cf695fc" name="a338847a696a91311d359bb401cf695fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338847a696a91311d359bb401cf695fc">&#9670;&#160;</a></span>isShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>ExpectedMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a shuffle mask is equivalent to an explicit list of arguments. </p>
<p>This is a fast way to test a shuffle mask against a fixed pattern:</p>
<p>if (isShuffleEquivalent(Mask, 3, 2, {1, 0})) { ... }</p>
<p>It returns true if the mask is exactly as wide as the argument list, and each element of the mask is either -1 (signifying undef) or the value given in the argument. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">10789</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15524">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17008">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="a308a98eacddb4eaa55f1ab3723416253" name="a308a98eacddb4eaa55f1ab3723416253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308a98eacddb4eaa55f1ab3723416253">&#9670;&#160;</a></span>isShuffleFoldableLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isShuffleFoldableLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to test for a load that can be folded with x86 shuffles. </p>
<p>This is particularly important because the set of instructions varies significantly based on whether the operand is a load or not. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12985">12985</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02623">llvm::ISD::isNON_EXTLoad()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="a2a577e058575e5c1a377758eafcaf621" name="a2a577e058575e5c1a377758eafcaf621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a577e058575e5c1a377758eafcaf621">&#9670;&#160;</a></span>isShuffleMaskInputInPlace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isShuffleMaskInputInPlace </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Input</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether the specified input (0 or 1) is in-place blended by the given mask. </p>
<p>This returns true if the elements from a particular input are already in the slot required by the given mask and require no permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16001">16001</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a77d05d163b9fe668c6e62786abb5a53e" name="a77d05d163b9fe668c6e62786abb5a53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d05d163b9fe668c6e62786abb5a53e">&#9670;&#160;</a></span>isSingleSHUFPSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSingleSHUFPSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether this can be lowered with a single SHUFPS instruction. </p>
<p>This is used to disable more specialized lowerings when the shufps lowering will happen to be efficient. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13145">13145</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13166">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a54abb6932796b17143639e3fcf318b01" name="a54abb6932796b17143639e3fcf318b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54abb6932796b17143639e3fcf318b01">&#9670;&#160;</a></span>isSortedByValueNo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSortedByValueNo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>ArgLocs</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03336">3336</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="STLExtras_8h_source.html#l01555">llvm::is_sorted()</a>.</p>

</div>
</div>
<a id="ae8789038e7539ab67b16290473e1cbf0" name="ae8789038e7539ab67b16290473e1cbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8789038e7539ab67b16290473e1cbf0">&#9670;&#160;</a></span>isSplatZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> isSplatZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NumElt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>EltType</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08630">8630</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, and <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08669">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a91e9ffc69ac314ed0568b4dff93aa60f" name="a91e9ffc69ac314ed0568b4dff93aa60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e9ffc69ac314ed0568b4dff93aa60f">&#9670;&#160;</a></span>isTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">4750</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00198">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00509">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00510">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00452">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00448">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::VALIGN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00521">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00469">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00519">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33528">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33780">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07815">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07180">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08607">isFoldableUseOfShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="a18226a1d94046a44ac486fa4f688b9be" name="a18226a1d94046a44ac486fa4f688b9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18226a1d94046a44ac486fa4f688b9be">&#9670;&#160;</a></span>isTargetShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isTargetShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>ExpectedMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a target shuffle mask is equivalent to an explicit pattern. </p>
<p>The masks must be exactly the same width.</p>
<p>If an element in Mask matches SM_SentinelUndef (-1) then the corresponding value in ExpectedMask is always accepted. Otherwise the indices must match.</p>
<p>SM_SentinelZero is accepted as a valid negative index but must match in both. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">10825</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05480">isUndefOrZeroOrInRange()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36744">foldShuffleOfHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10902">is128BitUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10887">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34207">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11418">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="a969517c0163f0598dd83c966edacbf4a" name="a969517c0163f0598dd83c966edacbf4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969517c0163f0598dd83c966edacbf4a">&#9670;&#160;</a></span>isTargetShuffleSplat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isTargetShuffleSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04809">4809</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04809">isTargetShuffleSplat()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04809">isTargetShuffleSplat()</a>.</p>

</div>
</div>
<a id="aabb1c9be43724d8bd97c0292a22a9628" name="aabb1c9be43724d8bd97c0292a22a9628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb1c9be43724d8bd97c0292a22a9628">&#9670;&#160;</a></span>isTargetShuffleVariableMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isTargetShuffleVariableMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04790">4790</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00521">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00469">llvm::X86ISD::VPERMV3</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00519">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aecdf309a14a1e82cc28f67e6f45745b5" name="aecdf309a14a1e82cc28f67e6f45745b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdf309a14a1e82cc28f67e6f45745b5">&#9670;&#160;</a></span>isTruncWithZeroHighBitsInput()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isTruncWithZeroHighBitsInput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22938">22938</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a6f70409be6aadf7e5967d643c821d44f" name="a6f70409be6aadf7e5967d643c821d44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f70409be6aadf7e5967d643c821d44f">&#9670;&#160;</a></span>isUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Pos</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05424">5424</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">isUndefUpperHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a4ac0f0c7139f1e0d84956fbdc78a5c8e" name="a4ac0f0c7139f1e0d84956fbdc78a5c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac0f0c7139f1e0d84956fbdc78a5c8e">&#9670;&#160;</a></span>isUndefLowerHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefLowerHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose lower half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">5430</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05424">isUndefInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15798">getHalfShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a90ffe79bb38686b4c283e3959fdf8b31" name="a90ffe79bb38686b4c283e3959fdf8b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ffe79bb38686b4c283e3959fdf8b31">&#9670;&#160;</a></span>isUndefOrEqual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefOrEqual </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Val</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>CmpVal</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is the undef sentinel value or equal to the specified value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05413">5413</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15401">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="acdc633e249c53dfc9c4ad4a7a3683307" name="acdc633e249c53dfc9c4ad4a7a3683307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc633e249c53dfc9c4ad4a7a3683307">&#9670;&#160;</a></span>isUndefOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Hi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05473">5473</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>.</p>

</div>
</div>
<a id="a9e04027bce62ec4ab85683196cf97716" name="a9e04027bce62ec4ab85683196cf97716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e04027bce62ec4ab85683196cf97716">&#9670;&#160;</a></span>isUndefOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Val</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Hi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">5467</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05442">isInRange()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07322">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08892">getUnderlyingExtractedFromVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05473">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11866">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aef8a120f777ff4dc79c2bcda21b9be9b" name="aef8a120f777ff4dc79c2bcda21b9be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8a120f777ff4dc79c2bcda21b9be9b">&#9670;&#160;</a></span>isUndefOrZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefOrZero </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Val</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is either the undef or zero sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">5418</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07180">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10745">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05505">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05480">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="a206d09d378fc9700fa93cd72adba2257" name="a206d09d378fc9700fa93cd72adba2257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206d09d378fc9700fa93cd72adba2257">&#9670;&#160;</a></span>isUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Pos</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05516">5516</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a8ccdcea2404253ccf30e5edeaeedd854" name="a8ccdcea2404253ccf30e5edeaeedd854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccdcea2404253ccf30e5edeaeedd854">&#9670;&#160;</a></span>isUndefOrZeroOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Hi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05486">5486</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05480">isUndefOrZeroOrInRange()</a>.</p>

</div>
</div>
<a id="a9b15fb1db61f62b231736ee83c5370b0" name="a9b15fb1db61f62b231736ee83c5370b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15fb1db61f62b231736ee83c5370b0">&#9670;&#160;</a></span>isUndefOrZeroOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Val</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Low</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Hi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05480">5480</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05442">isInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05486">isUndefOrZeroOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16181">matchShuffleWithSHUFPD()</a>.</p>

</div>
</div>
<a id="a61fff877cacd45bec356194e6bec57f2" name="a61fff877cacd45bec356194e6bec57f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fff877cacd45bec356194e6bec57f2">&#9670;&#160;</a></span>isUndefUpperHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUndefUpperHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose upper half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">5436</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05424">isUndefInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15798">getHalfShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12676">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12527">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">matchShuffleAsINSERTQ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l36833">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a69f8fc808b3c083ac8b376f26d8ac8f7" name="a69f8fc808b3c083ac8b376f26d8ac8f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f8fc808b3c083ac8b376f26d8ac8f7">&#9670;&#160;</a></span>isUnpackWdShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isUnpackWdShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10887">10887</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06256">llvm::createUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a67e06f2d863f883613cc60086eb26493" name="a67e06f2d863f883613cc60086eb26493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e06f2d863f883613cc60086eb26493">&#9670;&#160;</a></span>isVKClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isVKClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a mask register class. </p>
<p>I.e., VK* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49721">49721</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49732">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a1dac1d71afa3d79d42946a8fc81a77ab" name="a1dac1d71afa3d79d42946a8fc81a77ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dac1d71afa3d79d42946a8fc81a77ab">&#9670;&#160;</a></span>isX86CCSigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isX86CCSigned </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>X86CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the condition is an signed comparison operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04885">4885</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21719">EmitCmp()</a>.</p>

</div>
</div>
<a id="a78847db29ed7d2a85930f543e6e76843" name="a78847db29ed7d2a85930f543e6e76843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78847db29ed7d2a85930f543e6e76843">&#9670;&#160;</a></span>isX86LogicalCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isX86LogicalCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if opcode is a X86 logical comparison. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22924">22924</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00082">llvm::X86ISD::COMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00081">llvm::X86ISD::FCMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::SMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00083">llvm::X86ISD::UCOMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::UMUL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::XOR</a>.</p>

</div>
</div>
<a id="a3750167f96cdf724a4be01f1cb6cb756" name="a3750167f96cdf724a4be01f1cb6cb756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3750167f96cdf724a4be01f1cb6cb756">&#9670;&#160;</a></span>lower128BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower128BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dispatching routine to lower various 128-bit x86 vector shuffles. </p>
<p>This routine breaks down the specific type of 128-bit shuffle and dispatches to the lowering routines accordingly. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">15181</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a70c4d94b8b92e288f152e1f1d9e2598d" name="a70c4d94b8b92e288f152e1f1d9e2598d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c4d94b8b92e288f152e1f1d9e2598d">&#9670;&#160;</a></span>lower1BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17655">17655</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00779">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00365">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00366">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17575">lower1BitShuffleAsKSHIFTR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17621">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="MathExtras_8h_source.html#l00696">llvm::PowerOf2Floor()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00789">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00063">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a5330aee63fc1e1cf7f4f0889d64631d5" name="a5330aee63fc1e1cf7f4f0889d64631d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5330aee63fc1e1cf7f4f0889d64631d5">&#9670;&#160;</a></span>lower1BitShuffleAsKSHIFTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffleAsKSHIFTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17575">17575</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00366">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17655">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a96d6ff96109b9309efae5cbdbcb04fed" name="a96d6ff96109b9309efae5cbdbcb04fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d6ff96109b9309efae5cbdbcb04fed">&#9670;&#160;</a></span>lower256BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower256BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 256-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 256-bit x86 vector shuffle or splits it into two 128-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">16943</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00315">llvm::MVT::isInteger()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11583">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15210">splitAndLowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ab470d50a207c5981bf85006f581a740b" name="ab470d50a207c5981bf85006f581a740b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab470d50a207c5981bf85006f581a740b">&#9670;&#160;</a></span>lower512BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower512BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 512-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 512-bit x86 vector shuffle or splits it into two 256-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">17512</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11583">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15210">splitAndLowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="af9488f8e3a8bd2dafa658fc48419f3b2" name="af9488f8e3a8bd2dafa658fc48419f3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9488f8e3a8bd2dafa658fc48419f3b2">&#9670;&#160;</a></span>LowerABS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerABS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26474">26474</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00205">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00315">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00392">llvm::X86ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8d3d665855cae4e412e40108809ea91d" name="a8d3d665855cae4e412e40108809ea91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3d665855cae4e412e40108809ea91d">&#9670;&#160;</a></span>LowerADDRSPACECAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDRSPACECAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29124">29124</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86_8h_source.html#l00176">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29372">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="ad9601b4bf1ad70c2fe4534ecf69c165f" name="ad9601b4bf1ad70c2fe4534ecf69c165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9601b4bf1ad70c2fe4534ecf69c165f">&#9670;&#160;</a></span>LowerADDSAT_SUBSAT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSAT_SUBSAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26423">26423</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00603">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01201">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01382">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l01179">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00301">llvm::ISD::SADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00310">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00302">llvm::ISD::UADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00548">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::USUBSAT</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a285bb9e7e94d9755aadf7680ebf4af97" name="a285bb9e7e94d9755aadf7680ebf4af97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285bb9e7e94d9755aadf7680ebf4af97">&#9670;&#160;</a></span>lowerAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26404">26404</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21107">lowerAddSubToHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab958d0f7e896ff9eaf3f724852032fa7" name="ab958d0f7e896ff9eaf3f724852032fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab958d0f7e896ff9eaf3f724852032fa7">&#9670;&#160;</a></span>LowerADDSUBCARRY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSUBCARRY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28771">28771</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00393">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00391">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00274">llvm::ISD::ADDCARRY</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00603">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00220">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00394">llvm::X86ISD::SBB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a4d2767f8eee1081f134faf268a76b0d6" name="a4d2767f8eee1081f134faf268a76b0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2767f8eee1081f134faf268a76b0d6">&#9670;&#160;</a></span>lowerAddSubToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSubToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21107">21107</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00256">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00251">llvm::X86ISD::HADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="CommandLine_8cpp.html#ac422162dcb7fed6e96833532aea35349">HOp</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::HSUB</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19546">shouldUseHorizontalOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26404">lowerAddSub()</a>.</p>

</div>
</div>
<a id="a187168567f5f0395fd0a59b85c35342b" name="a187168567f5f0395fd0a59b85c35342b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187168567f5f0395fd0a59b85c35342b">&#9670;&#160;</a></span>LowerADJUST_TRAMPOLINE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADJUST_TRAMPOLINE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25988">25988</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a169a5444936c426ebb00c38f8ad66f49" name="a169a5444936c426ebb00c38f8ad66f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169a5444936c426ebb00c38f8ad66f49">&#9670;&#160;</a></span>LowerAndToBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAndToBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>And</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>X86CC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Result of 'and' is compared against zero. </p>
<p>Change to a BT node if possible. Returns the BT node and the condition code needed to use it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21949">21949</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00086">llvm::X86ISD::BT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02545">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00069">llvm::ISD::Constant</a>, <a class="el" href="KnownBits_8h_source.html#l00187">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08971">llvm::isOneConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00497">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00616">llvm::Log2_64_Ceil()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a14c1da0d6397508803e61b56652580f6" name="a14c1da0d6397508803e61b56652580f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c1da0d6397508803e61b56652580f6">&#9670;&#160;</a></span>LowerANY_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerANY_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23296">23296</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23239">LowerSIGN_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8679ab19e5fd70f2011394a4923d7c43" name="a8679ab19e5fd70f2011394a4923d7c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8679ab19e5fd70f2011394a4923d7c43">&#9670;&#160;</a></span>LowerAsSplatVectorLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAsSplatVectorLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>SrcOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08179">8179</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00535">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09565">llvm::SelectionDAG::InferPtrAlign()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04109">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00676">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00477">llvm::MachineFrameInfo::setObjectAlignment()</a>.</p>

</div>
</div>
<a id="a51119c288ceff3e4c55b87c3dbcedeb3" name="a51119c288ceff3e4c55b87c3dbcedeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51119c288ceff3e4c55b87c3dbcedeb3">&#9670;&#160;</a></span>LowerATOMIC_FENCE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_FENCE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28176">28176</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l28115">emitLockedStackOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00806">llvm::X86Subtarget::hasMFence()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00642">llvm::X86ISD::MEMBARRIER</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00643">llvm::X86ISD::MFENCE</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, and <a class="el" href="LLVMContext_8h_source.html#l00058">llvm::SyncScope::System</a>.</p>

</div>
</div>
<a id="a62712c499928ed783ba6329269bbc8f9" name="a62712c499928ed783ba6329269bbc8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62712c499928ed783ba6329269bbc8f9">&#9670;&#160;</a></span>LowerATOMIC_STORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28694">28694</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01022">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02024">llvm::SelectionDAG::CreateStackTemporary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28115">emitLockedStackOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::f80</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00789">llvm::X86ISD::FILD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00795">llvm::X86ISD::FIST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06748">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00985">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07048">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Function_8h_source.html#l00330">llvm::Function::hasFnAttribute()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00606">llvm::X86Subtarget::hasX87()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="X86Subtarget_8h_source.html#l00800">llvm::X86Subtarget::useSoftFloat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00769">llvm::X86ISD::VEXTRACT_STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3b7d14ce641064b70c1b921dd97afd3e" name="a3b7d14ce641064b70c1b921dd97afd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7d14ce641064b70c1b921dd97afd3e">&#9670;&#160;</a></span>lowerAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower atomic_load_ops into LOCK-prefixed operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28630">28630</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01023">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28115">emitLockedStackOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06748">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28598">lowerAtomicArithWithLOCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00642">llvm::X86ISD::MEMBARRIER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00220">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, and <a class="el" href="LLVMContext_8h_source.html#l00058">llvm::SyncScope::System</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5271931ee931884bd81330b82a17f9f9" name="a5271931ee931884bd81330b82a17f9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5271931ee931884bd81330b82a17f9f9">&#9670;&#160;</a></span>lowerAtomicArithWithLOCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArithWithLOCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28598">28598</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01023">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01025">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01028">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00759">llvm::X86ISD::LADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00763">llvm::X86ISD::LAND</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00761">llvm::X86ISD::LOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00760">llvm::X86ISD::LSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00762">llvm::X86ISD::LXOR</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40394">combineSetCCAtomicArith()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28630">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="ac500e16c74b6cb60304069a03b41a946" name="ac500e16c74b6cb60304069a03b41a946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac500e16c74b6cb60304069a03b41a946">&#9670;&#160;</a></span>LowerAVXCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10477">10477</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10614">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a84d872d30f268db85a654038c87afa4a" name="a84d872d30f268db85a654038c87afa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d872d30f268db85a654038c87afa4a">&#9670;&#160;</a></span>LowerAVXExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">20197</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06188">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06294">getUnpackh()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10926">hasIdenticalHalvesShuffleMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23296">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20331">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a3ce8ae9aaa34fdd7062856c126e18f43" name="a3ce8ae9aaa34fdd7062856c126e18f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce8ae9aaa34fdd7062856c126e18f43">&#9670;&#160;</a></span>LowerBITCAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28266">28266</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00206">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28238">getPMOVMSKB()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01149">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00156">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00231">llvm::MVT::x86mmx</a>.</p>

</div>
</div>
<a id="ab2689b832f03d85c8c3f2a096b653f75" name="ab2689b832f03d85c8c3f2a096b653f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2689b832f03d85c8c3f2a096b653f75">&#9670;&#160;</a></span>LowerBITREVERSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28543">28543</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28498">LowerBITREVERSE_XOP()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aada7984f8ada9c0d22fe9b269f60f614" name="aada7984f8ada9c0d22fe9b269f60f614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada7984f8ada9c0d22fe9b269f60f614">&#9670;&#160;</a></span>LowerBITREVERSE_XOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE_XOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28498">28498</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00589">llvm::ISD::BITREVERSE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00519">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28543">LowerBITREVERSE()</a>.</p>

</div>
</div>
<a id="a67470d27f3c6deda45ad7fe5e6addb79" name="a67470d27f3c6deda45ad7fe5e6addb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67470d27f3c6deda45ad7fe5e6addb79">&#9670;&#160;</a></span>LowerBUILD_VECTORAsVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORAsVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10064">10064</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l09805">createVariablePermute()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a829630b309f5c67aa0425af36b41b745" name="a829630b309f5c67aa0425af36b41b745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829630b309f5c67aa0425af36b41b745">&#9670;&#160;</a></span>LowerBUILD_VECTORvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08995">8995</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00603">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MathExtras_8h_source.html#l00349">llvm::Hi_32()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00354">llvm::Lo_32()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="aad3bd738a3a35386f7ca6f45b7d8bff3" name="aad3bd738a3a35386f7ca6f45b7d8bff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3bd738a3a35386f7ca6f45b7d8bff3">&#9670;&#160;</a></span>lowerBuildVectorAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BVOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a. </p>
<p>A single scalar load, or a constant. b. Repeated pattern of constants (e.g. &lt;0,1,0,1&gt; or &lt;0,1,2,3,0,1,2,3&gt;).</p>
<p>The VBROADCAST node is returned when a pattern is found, or SDValue() otherwise. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08669">8669</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00069">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00070">llvm::ISD::ConstantFP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01474">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00979">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08584">getConstantVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00369">llvm::Constant::getIntegerValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="Type_8cpp_source.html#l00190">llvm::Type::getIntNTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00717">llvm::X86Subtarget::hasCDI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08607">isFoldableUseOfShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08630">isSplatZeroExtended()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00506">llvm::X86ISD::SUBV_BROADCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00504">llvm::X86ISD::VBROADCASTM</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a2a9458fa4d4d23fefb2536bc3d193ad7" name="a2a9458fa4d4d23fefb2536bc3d193ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9458fa4d4d23fefb2536bc3d193ad7">&#9670;&#160;</a></span>LowerBuildVectorAsInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorAsInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NonZeros</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumNonZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07919">7919</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07961">LowerBuildVectorv16i8()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08027">LowerBuildVectorv8i16()</a>.</p>

</div>
</div>
<a id="a95a7f57e28a59968ade9b2852d164df6" name="a95a7f57e28a59968ade9b2852d164df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a7f57e28a59968ade9b2852d164df6">&#9670;&#160;</a></span>lowerBuildVectorToBitOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorToBitOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors. </p>
<p>NOTE: Its not in our interest to start make a general purpose vectorizer from this, but enough scalar bit operations are created from the later legalization + scalarization stages to need basic support. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09702">9702</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="TargetLowering_8h_source.html#l01098">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06280">LowerShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="aa340b0c2ddbad481b8516e856579a7b8" name="aa340b0c2ddbad481b8516e856579a7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa340b0c2ddbad481b8516e856579a7b8">&#9670;&#160;</a></span>LowerBuildVectorv16i8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv16i8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NonZeros</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumNonZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v16i8. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07961">7961</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07919">LowerBuildVectorAsInsert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a id="a24c05613343fb93ecfd517f7b20ce1e8" name="a24c05613343fb93ecfd517f7b20ce1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c05613343fb93ecfd517f7b20ce1e8">&#9670;&#160;</a></span>LowerBuildVectorv4x32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv4x32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v4i32 or v4f32. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08040">8040</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="af3d451fb0677b82483068e61235d8828" name="af3d451fb0677b82483068e61235d8828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d451fb0677b82483068e61235d8828">&#9670;&#160;</a></span>LowerBuildVectorv8i16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv8i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NonZeros</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumNonZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v8i16. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08027">8027</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07919">LowerBuildVectorAsInsert()</a>.</p>

</div>
</div>
<a id="af9f436f6b3196efa8801aadaaf8dd52e" name="af9f436f6b3196efa8801aadaaf8dd52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f436f6b3196efa8801aadaaf8dd52e">&#9670;&#160;</a></span>LowerCMP_SWAP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCMP_SWAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28199">28199</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00744">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00718">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00233">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00751">llvm::X86ISD::LCMPXCHG_DAG</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00220">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="AArch64Disassembler_8cpp_source.html#l00244">Success</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaff2581ea82c371cd3c4706d5f5a1cfb" name="aaff2581ea82c371cd3c4706d5f5a1cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff2581ea82c371cd3c4706d5f5a1cfb">&#9670;&#160;</a></span>LowerCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10614">10614</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10477">LowerAVXCONCAT_VECTORS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10535">LowerCONCAT_VECTORSvXi1()</a>.</p>

</div>
</div>
<a id="a20d2c4e634576e31a243b938a43112af" name="a20d2c4e634576e31a243b938a43112af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d2c4e634576e31a243b938a43112af">&#9670;&#160;</a></span>LowerCONCAT_VECTORSvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORSvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10535">10535</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MathExtras_8h_source.html#l00568">llvm::countPopulation()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00497">llvm::isPowerOf2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00365">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="MathExtras_8h_source.html#l00603">llvm::Log2_64()</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10614">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a3bb99d43948db877f0e3482ae01b8a07" name="a3bb99d43948db877f0e3482ae01b8a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb99d43948db877f0e3482ae01b8a07">&#9670;&#160;</a></span>LowerCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26344">26344</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00032">llvm::X86ISD::BSR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00587">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26322">LowerVectorCTLZ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a3fc542a55f0fcdd04e45a769ea8fca8f" name="a3fc542a55f0fcdd04e45a769ea8fca8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc542a55f0fcdd04e45a769ea8fca8f">&#9670;&#160;</a></span>LowerCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28491">28491</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28447">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a5e895a2d7ffa6503288c78b2979ab0e8" name="a5e895a2d7ffa6503288c78b2979ab0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e895a2d7ffa6503288c78b2979ab0e8">&#9670;&#160;</a></span>LowerCTTZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26383">26383</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00030">llvm::X86ISD::BSF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::CTTZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>.</p>

</div>
</div>
<a id="a9238cf9b77cdeb78b65281c229d2dfd0" name="a9238cf9b77cdeb78b65281c229d2dfd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9238cf9b77cdeb78b65281c229d2dfd0">&#9670;&#160;</a></span>LowerCVTPS2PH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCVTPS2PH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29188">29188</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00684">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09601">llvm::SelectionDAG::GetSplitDestVTs()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l01881">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ad1a2f745da12a487f957812160298aa7" name="ad1a2f745da12a487f957812160298aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a2f745da12a487f957812160298aa7">&#9670;&#160;</a></span>LowerEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23312">23312</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae9b17710e28f01fe6b3f57216670ca8a" name="ae9b17710e28f01fe6b3f57216670ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b17710e28f01fe6b3f57216670ca8a">&#9670;&#160;</a></span>LowerEXTRACT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18549">18549</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00366">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="a3d6a6ccf92180726bf08404b1e112fe3" name="a3d6a6ccf92180726bf08404b1e112fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6a6ccf92180726bf08404b1e112fe3">&#9670;&#160;</a></span>LowerEXTRACT_VECTOR_ELT_SSE4()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT_SSE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18091">18091</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04738">MayFoldIntoStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04742">MayFoldIntoZeroExtend()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00168">llvm::X86ISD::PEXTRB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00818">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a id="ac05773b4901540ea7eaeb572cce9b00d" name="ac05773b4901540ea7eaeb572cce9b00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05773b4901540ea7eaeb572cce9b00d">&#9670;&#160;</a></span>LowerFABSorFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFABSorFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The only differences between FABS and FNEG are the mask and the logic op. </p>
<p>FNEG also has a folding opportunity for FNEG(FABS(x)). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21211">21211</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01562">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::FABS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00762">llvm::ISD::FNEG</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="abc7ab426f010b3402a1e9e6a9fef1327" name="abc7ab426f010b3402a1e9e6a9fef1327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7ab426f010b3402a1e9e6a9fef1327">&#9670;&#160;</a></span>LowerFCOPYSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21271">21271</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01562">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00729">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00717">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00539">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09051">llvm::isConstOrConstSplatFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aa1203a47f70c03c0125b4333f900452d" name="aa1203a47f70c03c0125b4333f900452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1203a47f70c03c0125b4333f900452d">&#9670;&#160;</a></span>LowerFGETSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFGETSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21338">21338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5eb575c2fb66cdcd28cdb35faaf88621" name="a5eb575c2fb66cdcd28cdb35faaf88621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb575c2fb66cdcd28cdb35faaf88621">&#9670;&#160;</a></span>LowerFP16_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP16_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21044">21044</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00685">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00748">llvm::X86ISD::STRICT_CVTPH2PS</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1dd78cdbc9a4862c30576152d2412277" name="a1dd78cdbc9a4862c30576152d2412277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd78cdbc9a4862c30576152d2412277">&#9670;&#160;</a></span>LowerFP_TO_FP16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_FP16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21073">21073</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00684">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00747">llvm::X86ISD::STRICT_CVTPS2PH</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9eaaa8f69ab6ebfdb866e186a9a73335" name="a9eaaa8f69ab6ebfdb866e186a9a73335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eaaa8f69ab6ebfdb866e186a9a73335">&#9670;&#160;</a></span>lowerFPToIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerFPToIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>CastToFP</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a scalar cast to FP with a cast to integer operand (almost an ftrunc), try to vectorize the cast ops. </p>
<p>This will avoid an expensive round-trip between XMM and GPR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19278">19278</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00600">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00589">llvm::X86ISD::CVTTP2SI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00703">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SINT_TO_FP</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

</div>
</div>
<a id="ab2731249115c18b6fbd58ad75ce431f9" name="ab2731249115c18b6fbd58ad75ce431f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2731249115c18b6fbd58ad75ce431f9">&#9670;&#160;</a></span>LowerFROUND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFROUND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a> is defined to round to nearest with ties rounding away from 0. </p>
<p>This mode isn't supported in hardware on X86. But as long as we aren't compiling with trapping math, we can emulate this with floor(X + copysign(nextafter(0.5, 0.0), X)). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21189">21189</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l01562">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00776">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, and <a class="el" href="APFloat_8h_source.html#l00190">llvm::APFloatBase::rmNearestTiesToEven</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a51e11fac59331e5e9704295214a2d5ee" name="a51e11fac59331e5e9704295214a2d5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e11fac59331e5e9704295214a2d5ee">&#9670;&#160;</a></span>LowerFSINCOS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28799">28799</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00220">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00220">Callee</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="Type_8cpp_source.html#l00356">llvm::StructType::get()</a>, <a class="el" href="Type_8cpp_source.html#l00616">llvm::FixedVectorType::get()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01573">llvm::SelectionDAG::getExternalSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l02771">llvm::TargetLoweringBase::getLibcallName()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00177">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00810">llvm::X86Subtarget::isTargetDarwin()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09037">llvm::TargetLowering::LowerCallTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00220">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="TargetLowering_8h_source.html#l00273">llvm::TargetLoweringBase::ArgListEntry::Node</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00350">RetTy</a>, <a class="el" href="TargetLowering_8h_source.html#l03706">llvm::TargetLowering::CallLoweringInfo::setChain()</a>, <a class="el" href="TargetLowering_8h_source.html#l03701">llvm::TargetLowering::CallLoweringInfo::setDebugLoc()</a>, and <a class="el" href="TargetLowering_8h_source.html#l03712">llvm::TargetLowering::CallLoweringInfo::setLibCallee()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1278833d086e5f200fcc7e576d2efa17" name="a1278833d086e5f200fcc7e576d2efa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1278833d086e5f200fcc7e576d2efa17">&#9670;&#160;</a></span>LowerFunnelShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFunnelShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19096">19096</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::FSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00038">llvm::X86ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::FSHR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00039">llvm::X86ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00653">llvm::X86Subtarget::hasVBMI2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06660">llvm::X86::isConstantSplat()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00681">llvm::X86Subtarget::isSHLDSlow()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::VSHLD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::VSHLDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::VSHRD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::VSHRDV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5dce3b2fe48f1863a7902d7c02692db5" name="a5dce3b2fe48f1863a7902d7c02692db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dce3b2fe48f1863a7902d7c02692db5">&#9670;&#160;</a></span>LowerHorizontalByteSum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerHorizontalByteSum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the horizontal sum of bytes in V for the elements of VT. </p>
<p>Requires V to be a byte vector and VT to be an integer vector type with wider elements than V's type. The width of the elements of VT determines how many bytes of V are summed horizontally to produce each element of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28336">28336</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06294">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06286">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00190">llvm::X86ISD::PSADBW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28447">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="ad46ba9bbc15f412436d64a0c4197a624" name="ad46ba9bbc15f412436d64a0c4197a624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46ba9bbc15f412436d64a0c4197a624">&#9670;&#160;</a></span>LowerI64IntToFP_AVX512DQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerI64IntToFP_AVX512DQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19170">19170</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::UINT_TO_FP</a>.</p>

</div>
</div>
<a id="a7ebfb235de18f6e17d6d5de0a8b90b55" name="a7ebfb235de18f6e17d6d5de0a8b90b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebfb235de18f6e17d6d5de0a8b90b55">&#9670;&#160;</a></span>LowerINSERT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18542">18542</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06002">insert1BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aa9d3eda20e8c2509c27df8a69efa727f" name="aa9d3eda20e8c2509c27df8a69efa727f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d3eda20e8c2509c27df8a69efa727f">&#9670;&#160;</a></span>lowerINT_TO_FP_vXi64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerINT_TO_FP_vXi64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19325">19325</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00352">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19899">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a25a5e94166cf78354826b46e402ebcd9" name="a25a5e94166cf78354826b46e402ebcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a5e94166cf78354826b46e402ebcd9">&#9670;&#160;</a></span>LowerINTRINSIC_W_CHAIN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">25564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25555">EmitMaskedTruncSStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25543">EmitTruncSStore()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00705">llvm::X86ISD::ENQCMD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00706">llvm::X86ISD::ENQCMDS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25420">expandIntrinsicWChainHelper()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::GATHER</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::GATHER_AVX2</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25289">getAVX2GatherNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00535">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25321">getGatherNode()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00326">llvm::getIntrinsicWithChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07237">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25390">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">getReadTimeStampCounter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25359">getScatterNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07099">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08966">llvm::isAllOnesConstant()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00698">llvm::X86ISD::LWPINS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25523">MarkEHGuard()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25505">MarkEHRegistrationNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00220">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00734">Operation</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::PREFETCH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00656">llvm::X86ISD::RDPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDPMC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDRAND</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDSEED</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDTSC</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00771">Results</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::SCATTER</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00613">llvm::MachineFrameInfo::setHasCopyImplyingStackAdjustment()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00702">llvm::X86ISD::TPAUSE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00037">llvm::TRUNCATE_TO_MEM_VI16</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00037">llvm::TRUNCATE_TO_MEM_VI32</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00037">llvm::TRUNCATE_TO_MEM_VI8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00701">llvm::X86ISD::UMWAIT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01153">llvm::ISD::UNINDEXED</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00316">llvm::X86ISD::VTRUNC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00319">llvm::X86ISD::VTRUNCS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNCUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00657">llvm::X86ISD::WRPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XGETBV</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XTEST</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a378cceaec077c863e95c8994ad9ba58b" name="a378cceaec077c863e95c8994ad9ba58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378cceaec077c863e95c8994ad9ba58b">&#9670;&#160;</a></span>LowerIntVSETCC_AVX512()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerIntVSETCC_AVX512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22117">22117</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00350">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22226">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="a47413709ef916baf36607da462d93ccc" name="a47413709ef916baf36607da462d93ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47413709ef916baf36607da462d93ccc">&#9670;&#160;</a></span>LowerLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23623">23623</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00988">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00315">llvm::MVT::isInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="adb03836327f532e092a6308a11f502b2" name="adb03836327f532e092a6308a11f502b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb03836327f532e092a6308a11f502b2">&#9670;&#160;</a></span>lowerMasksToReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerMasksToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValArg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValLoc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowers masks values (v*i1) to the local register values. </p>
<dl class="section return"><dt>Returns</dt><dd>DAG node after lowering to register type </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02564">2564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="a8245c7a15b6042f1346d528db83476a9" name="a8245c7a15b6042f1346d528db83476a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8245c7a15b6042f1346d528db83476a9">&#9670;&#160;</a></span>LowerMGATHER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMGATHER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29075">29075</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28855">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00821">llvm::X86ISD::MGATHER</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a2d6c0d3c5a9c3ebaf43a95e44f41a54f" name="a2d6c0d3c5a9c3ebaf43a95e44f41a54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6c0d3c5a9c3ebaf43a95e44f41a54f">&#9670;&#160;</a></span>LowerMINMAX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMINMAX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26511">26511</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="APInt_8h_source.html#l00549">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01218">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00546">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::SMIN</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00548">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::UMIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af682dbf33bab9c483fe52d9edd85422c" name="af682dbf33bab9c483fe52d9edd85422c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af682dbf33bab9c483fe52d9edd85422c">&#9670;&#160;</a></span>LowerMLOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMLOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28967">28967</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28855">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07192">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>.</p>

</div>
</div>
<a id="a42f26c84bb612e3bd4acb003a3cdbdc7" name="a42f26c84bb612e3bd4acb003a3cdbdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f26c84bb612e3bd4acb003a3cdbdc7">&#9670;&#160;</a></span>LowerMSCATTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSCATTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28904">28904</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28855">ExtendToType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00918">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00822">llvm::X86ISD::MSCATTER</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00137">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8cbf01443deb8406807eaf5afe109f56" name="a8cbf01443deb8406807eaf5afe109f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbf01443deb8406807eaf5afe109f56">&#9670;&#160;</a></span>LowerMSTORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSTORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29033">29033</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28855">ExtendToType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07237">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae3b5afe10336a33630e00f86fab07c87" name="ae3b5afe10336a33630e00f86fab07c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b5afe10336a33630e00f86fab07c87">&#9670;&#160;</a></span>LowerMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26553">26553</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00779">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02545">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01143">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06294">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06286">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00524">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

</div>
</div>
<a id="a4b50dba6968ef240c092133600946ef9" name="a4b50dba6968ef240c092133600946ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b50dba6968ef240c092133600946ef9">&#9670;&#160;</a></span>LowerMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26701">26701</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00779">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="PPCTLSDynamicCall_8cpp_source.html#l00183">Fixup</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01149">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06294">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06286">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::MULHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00526">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00524">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1b7e327f795df40244e9d4588012967e" name="a1b7e327f795df40244e9d4588012967e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7e327f795df40244e9d4588012967e">&#9670;&#160;</a></span>LowerREADCYCLECOUNTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerREADCYCLECOUNTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25496">25496</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25475">getReadTimeStampCounter()</a>, and <a class="el" href="AliasAnalysis_8cpp_source.html#l00771">Results</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ad67936b5bf3f18e3143d26c72f2e2547" name="ad67936b5bf3f18e3143d26c72f2e2547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad67936b5bf3f18e3143d26c72f2e2547">&#9670;&#160;</a></span>lowerRegToMasks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerRegToMasks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValArg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValLoc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The function will lower a register of various sizes (8/16/32/64) to a mask value of the expected size (v8i1/v16i1/v32i1/v64i1) </p>
<dl class="section return"><dt>Returns</dt><dd>a DAG node contains the operand after lowering to mask type. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02939">2939</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00260">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00061">llvm::MVT::v1i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00066">llvm::MVT::v32i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>.</p>

</div>
</div>
<a id="a4871d6290298d9eaae5b5da0160e5a21" name="a4871d6290298d9eaae5b5da0160e5a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4871d6290298d9eaae5b5da0160e5a21">&#9670;&#160;</a></span>LowerRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27759">27759</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00205">llvm::X86ISD::BLENDV</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27210">convertShiftLeftToScale()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06660">llvm::X86::isConstantSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02300">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00524">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00579">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26980">SupportedVectorVarShift()</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00369">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00370">llvm::X86ISD::VROTRI</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae1e26c281236fd29f5a93e58a4397601" name="ae1e26c281236fd29f5a93e58a4397601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e26c281236fd29f5a93e58a4397601">&#9670;&#160;</a></span>LowerSCALAR_TO_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18504">18504</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05812">insert128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05633">llvm::X86::isZeroNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a79dfafcd02289a12260b66bb465e09df" name="a79dfafcd02289a12260b66bb465e09df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79dfafcd02289a12260b66bb465e09df">&#9670;&#160;</a></span>LowerScalarImmediateShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerScalarImmediateShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26998">26998</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24022">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00617">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06660">llvm::X86::isConstantSplat()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0ab75fcdd2d72d9e000beab48622402d93">llvm::Lower</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PCMPGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26953">SupportedVectorShiftWithImm()</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v64i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="a51c398417d5a2075561c4f59a3929511" name="a51c398417d5a2075561c4f59a3929511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c398417d5a2075561c4f59a3929511">&#9670;&#160;</a></span>LowerScalarVariableShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerScalarVariableShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27122">27122</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00779">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02459">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24125">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24022">getTargetVShiftUniformOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26973">SupportedVectorShiftWithBaseAmnt()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="a5b1dfb57da0320c661933ff2d6d7cde7" name="a5b1dfb57da0320c661933ff2d6d7cde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1dfb57da0320c661933ff2d6d7cde7">&#9670;&#160;</a></span>LowerShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">27273</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00205">llvm::X86ISD::BLENDV</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="X86Subtarget_8h_source.html#l00779">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27210">convertShiftLeftToScale()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01149">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24042">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24022">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06294">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06286">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04250">llvm::SelectionDAG::isKnownNeverZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26998">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27122">LowerScalarVariableShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PCMPGT</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26980">SupportedVectorVarShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::VPSHA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::VPSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a63812eb1fe4e44df46b0b789597a8b5f" name="a63812eb1fe4e44df46b0b789597a8b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63812eb1fe4e44df46b0b789597a8b5f">&#9670;&#160;</a></span>LowerShiftParts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount. </p>
<p>TODO: Can this be moved to general expansion code? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19049">19049</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00597">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00633">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00634">llvm::ISD::SRA_PARTS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a52e4483d03d2add97c23c0c74c7ede61" name="a52e4483d03d2add97c23c0c74c7ede61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e4483d03d2add97c23c0c74c7ede61">&#9670;&#160;</a></span>lowerShuffleAsBitBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle using bit math. </p>
<p>This is used as a fallback approach when first class blend instructions are unavailable. Currently it is only suitable for integer vectors, but could be generalized for floating point vectors if desirable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11583">11583</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00603">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00315">llvm::MVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a419747b6445cfb3e87ebb2905eb6ae3a" name="a419747b6445cfb3e87ebb2905eb6ae3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419747b6445cfb3e87ebb2905eb6ae3a">&#9670;&#160;</a></span>lowerShuffleAsBitMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a bitmask instruction for a shuffle. </p>
<p>This handles cases where we can model a blend exactly as a bitmask due to one of the inputs being zeroable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">11527</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l01562">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8h_source.html#l00603">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="APFloat_8cpp_source.html#l04852">llvm::APFloat::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="aceafaa0dd0c305fcd694e3211db2f9c2" name="aceafaa0dd0c305fcd694e3211db2f9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceafaa0dd0c305fcd694e3211db2f9c2">&#9670;&#160;</a></span>lowerShuffleAsBitRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower shuffle using <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">X86ISD::VROTLI</a> rotations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">12113</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">matchShuffleAsBitRotate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00369">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a9cca449265297eb5a0bde5f0e48b7c22" name="a9cca449265297eb5a0bde5f0e48b7c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cca449265297eb5a0bde5f0e48b7c22">&#9670;&#160;</a></span>lowerShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Original</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle. </p>
<p>This doesn't do any checks for the availability of instructions for blending these values. It relies on the availability of the <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380" title="Blend where the selector is an immediate.">X86ISD::BLENDI</a> pattern to be matched in the backend with the type given. What it does check for is that the shuffle mask is a blend, or convertible into a blend with zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">11666</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00198">llvm::X86ISD::BLENDI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24234">getVectorMaskingNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11583">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11608">matchShuffleAsBlend()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00286">llvm::MVT::SimpleTy</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15524">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a8dbaff79ac149c03dc9043429f143ac2" name="a8dbaff79ac149c03dc9043429f143ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dbaff79ac149c03dc9043429f143ac2">&#9670;&#160;</a></span>lowerShuffleAsBlendAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ImmBlends</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as a blend of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can blend elements from two inputs and then reduce the shuffle to a single-input permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11827">11827</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>.</p>

</div>
</div>
<a id="af54417063f7f8e0abb49ebde4ffd4857" name="af54417063f7f8e0abb49ebde4ffd4857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54417063f7f8e0abb49ebde4ffd4857">&#9670;&#160;</a></span>lowerShuffleAsBlendOfPSHUFBs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendOfPSHUFBs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1InUse</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2InUse</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14622">14622</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a699145421612880595f18dd1b31bf7cb" name="a699145421612880595f18dd1b31bf7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699145421612880595f18dd1b31bf7cb">&#9670;&#160;</a></span>lowerShuffleAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single element. </p>
<p>For convenience, this code also bundles all of the subtarget feature set filtering. While a little annoying to re-dispatch on type here, there isn't a convenient way to factor it out. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">13220</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00467">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05943">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00317">llvm::getSplatIndex()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="MachineValueType_8h_source.html#l00315">llvm::MVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12985">isShuffleFoldableLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13092">lowerShuffleAsTruncBroadcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08907">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ad564305780050370c351e4dfa35ca35a" name="ad564305780050370c351e4dfa35ca35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad564305780050370c351e4dfa35ca35a">&#9670;&#160;</a></span>lowerShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">12264</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12242">matchShuffleAsByteRotate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::PALIGNR</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="ae64d5b5c5c822cce481fecad41374b43" name="ae64d5b5c5c822cce481fecad41374b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64d5b5c5c822cce481fecad41374b43">&#9670;&#160;</a></span>lowerShuffleAsByteRotateAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotateAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11929">11929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::PALIGNR</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>.</p>

</div>
</div>
<a id="aaa54817a233f0f0b0e3fb5f733c0b273" name="aaa54817a233f0f0b0e3fb5f733c0b273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa54817a233f0f0b0e3fb5f733c0b273">&#9670;&#160;</a></span>lowerShuffleAsByteShiftMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteShiftMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte shift sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">12342</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a73594674fe0f8a6ccd67875c7e51e09b" name="a73594674fe0f8a6ccd67875c7e51e09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73594674fe0f8a6ccd67875c7e51e09b">&#9670;&#160;</a></span>lowerShuffleAsDecomposedShuffleBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsDecomposedShuffleBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to decompose a shuffle and blend into independent blends and permutes. </p>
<p>This matches the extremely common pattern for handling combined shuffle+blend operations on newer X86 ISAs where we have very fast blend operations. It will try to pick the best arrangement of shuffles and blends. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">12020</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11827">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11929">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11866">lowerShuffleAsUNPCKAndPermute()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a31f002d1380244ed0e6fbd6af6d65881" name="a31f002d1380244ed0e6fbd6af6d65881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f002d1380244ed0e6fbd6af6d65881">&#9670;&#160;</a></span>lowerShuffleAsElementInsertion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsElementInsertion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower insertion of a single element into a zero vector. </p>
<p>This is a common pattern that we have especially efficient patterns to lower across all subtarget feature sets. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">12994</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="STLExtras_8h_source.html#l01518">llvm::find_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12957">getScalarValueForVectorElement()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a0bc759db9e3d1280da2c27d3a473ead9" name="a0bc759db9e3d1280da2c27d3a473ead9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc759db9e3d1280da2c27d3a473ead9">&#9670;&#160;</a></span>lowerShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13494">13494</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13406">matchShuffleAsInsertPS()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>.</p>

</div>
</div>
<a id="a6cf260b0a7ee2cfa1e24f28b771a5f24" name="a6cf260b0a7ee2cfa1e24f28b771a5f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf260b0a7ee2cfa1e24f28b771a5f24">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation. </p>
<p>This is mainly for cases where we can have non-repeating permutes in each lane.</p>
<p>TODO: This is very similar to lowerShuffleAsLanePermuteAndRepeatedMask, we should investigate merging them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15401">15401</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05413">isUndefOrEqual()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>.</p>

</div>
</div>
<a id="a75e8de83af5610677bfb2759b16ed30a" name="a75e8de83af5610677bfb2759b16ed30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e8de83af5610677bfb2759b16ed30a">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndRepeatedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndRepeatedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane. </p>
<p>This attempts to create a repeated lane shuffle where each lane uses one or two of the lanes of the inputs. The lanes of the input vectors are shuffled in one or two independent shuffles to get the lanes into the position needed by the final shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">15629</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="VE_8h_source.html#l00353">llvm::M1()</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a270e46f49c0e0cb4e64e1dc05d4b60fd" name="a270e46f49c0e0cb4e64e1dc05d4b60fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270e46f49c0e0cb4e64e1dc05d4b60fd">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation. </p>
<p>This lowering strategy results in four instructions in the worst case for a single-input cross lane shuffle which is lower than any other fully general cross-lane shuffle strategy I'm aware of. Special cases for each particular shuffle pattern should be handled prior to trying this lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">15463</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15365">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15210">splitAndLowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>.</p>

</div>
</div>
<a id="aa756e372b4d7da6ee89c3c01d5226f50" name="aa756e372b4d7da6ee89c3c01d5226f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa756e372b4d7da6ee89c3c01d5226f50">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndSHUFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndSHUFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15365">15365</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, and <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">lowerShuffleAsLanePermuteAndShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>.</p>

</div>
</div>
<a id="add8099113c1625de3abb0a7cb0da3628" name="add8099113c1625de3abb0a7cb0da3628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8099113c1625de3abb0a7cb0da3628">&#9670;&#160;</a></span>lowerShuffleAsPermuteAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsPermuteAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction. </p>
<p>This specifically targets cases where we end up with alternating between the two inputs, and so can permute them into something that feeds a single UNPCK instruction. Note that this routine only targets integer vectors because for floating point vectors we have a generalized SHUFPS lowering strategy that handles everything that doesn't <em>exactly</em> match an unpack, making this clever lowering unnecessary. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13519">13519</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a35209eee5fcb8ae6f7f27dcf1aad26f2" name="a35209eee5fcb8ae6f7f27dcf1aad26f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35209eee5fcb8ae6f7f27dcf1aad26f2">&#9670;&#160;</a></span>lowerShuffleAsRepeatedMaskAndLanePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsRepeatedMaskAndLanePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">16015</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="VE_8h_source.html#l00353">llvm::M1()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a6603d91c239142185ad49fe7cb80cd68" name="a6603d91c239142185ad49fe7cb80cd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6603d91c239142185ad49fe7cb80cd68">&#9670;&#160;</a></span>lowerShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">12491</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12429">matchShuffleAsShift()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a48800ce6340e294183a533b91c1c6b60" name="a48800ce6340e294183a533b91c1c6b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48800ce6340e294183a533b91c1c6b60">&#9670;&#160;</a></span>lowerShuffleAsSpecificZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSpecificZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Scale</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Offset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AnyExt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>InputV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle as a zero or any extension. </p>
<p>Given a specific number of elements, element bit width, and extension stride, produce either a zero or any extension based on the available features of the subtarget. The extended elements are consecutive and begin and can start from an offsetted element index in the input; to avoid excess shuffling the offset must either being in the bottom lane or at the start of a higher lane. All extended elements must be from the same lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12676">12676</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00509">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06203">getExtendInVec()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00622">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">isUndefUpperHalf()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>.</p>

</div>
</div>
<a id="a255d172a12765f42d8097c1a33e73f63" name="a255d172a12765f42d8097c1a33e73f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255d172a12765f42d8097c1a33e73f63">&#9670;&#160;</a></span>lowerShuffleAsSplitOrBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSplitOrBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Either split a vector in halves or decompose the shuffles and the blend. </p>
<p>This is provided as a good fallback for many lowerings of non-single-input shuffles with more than one 128-bit lane. In those cases, we want to select between splitting the shuffle into 128-bit components and stitching those back together vs. extracting the single-input shuffles and blending those results. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">15312</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01567">llvm::count()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15210">splitAndLowerShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a3dffd133ed36ade03df8e0b74619e7fc" name="a3dffd133ed36ade03df8e0b74619e7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dffd133ed36ade03df8e0b74619e7fc">&#9670;&#160;</a></span>lowerShuffleAsTruncBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsTruncBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>BroadcastIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements. </p>
<p>This assumes we have AVX2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13092">13092</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00315">llvm::MVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00502">llvm::X86ISD::VBROADCAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="aada1954ec063385c2412de5ae3f7912b" name="aada1954ec063385c2412de5ae3f7912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada1954ec063385c2412de5ae3f7912b">&#9670;&#160;</a></span>lowerShuffleAsUNPCKAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsUNPCKAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as an unpack of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can unpack elements from two inputs and then reduce the shuffle to a single-input (wider) permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11866">11866</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="VE_8h_source.html#l00352">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00353">llvm::M1()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>.</p>

</div>
</div>
<a id="aec377cd72f70cb35802c97c0309b02f6" name="aec377cd72f70cb35802c97c0309b02f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec377cd72f70cb35802c97c0309b02f6">&#9670;&#160;</a></span>lowerShuffleAsVALIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVALIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a dword/qword rotation. </p>
<p>AVX512 has a VALIGND/VALIGNQ instructions that will do an arbitrary rotation of the concatenation of two vectors; This routine will try to generically lower a vector shuffle through such an pattern.</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">12321</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12157">matchShuffleAsElementRotate()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::VALIGN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a2fa56217f486efff0ef3cbf1b6a7f524" name="a2fa56217f486efff0ef3cbf1b6a7f524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa56217f486efff0ef3cbf1b6a7f524">&#9670;&#160;</a></span>lowerShuffleAsVTRUNCAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVTRUNCAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16253">16253</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00316">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5b222d1c28274048f4f94c8df23038fc" name="a5b222d1c28274048f4f94c8df23038fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b222d1c28274048f4f94c8df23038fc">&#9670;&#160;</a></span>lowerShuffleAsZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a zero extension on any microarch. </p>
<p>This routine will try to do everything in its power to cleverly lower a shuffle which happens to match the pattern of a zero extend. It doesn't check for the profitability of this lowering, it tries to aggressively match this pattern. It will use all of the micro-architectural details it can to emit an efficient lowering. It handles both blends with all-zero inputs to explicitly zero-extend and undef-lanes (sometimes undef due to masking out later).</p>
<p>The reason we have dedicated lowering for zext-style shuffles is that they are both incredibly common and often quite performance sensitive. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">12838</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0ab75fcdd2d72d9e000beab48622402d93">llvm::Lower</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12676">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a94d14869834e07743880f9eac8f6d98b" name="a94d14869834e07743880f9eac8f6d98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d14869834e07743880f9eac8f6d98b">&#9670;&#160;</a></span>lowerShuffleOfExtractsAsVperm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleOfExtractsAsVperm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13166">13166</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10902">is128BitUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13145">isSingleSHUFPSMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>.</p>

</div>
</div>
<a id="ae449eea2801b2319108d4d4f23500b45" name="ae449eea2801b2319108d4d4f23500b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae449eea2801b2319108d4d4f23500b45">&#9670;&#160;</a></span>lowerShuffleToEXPAND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleToEXPAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">11055</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00564">llvm::X86ISD::EXPAND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10971">isNonZeroElementsInOrder()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a40aead6994aed6d0d353677bcbb632e9" name="a40aead6994aed6d0d353677bcbb632e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40aead6994aed6d0d353677bcbb632e9">&#9670;&#160;</a></span>lowerShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">11478</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MathExtras_8h_source.html#l00597">llvm::Log2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11418">matchShuffleWithPACK()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a0c9ce51177fb829933797679cf064780" name="a0c9ce51177fb829933797679cf064780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9ce51177fb829933797679cf064780">&#9670;&#160;</a></span>lowerShuffleWithPERMV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPERMV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">14835</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00469">llvm::X86ISD::VPERMV3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a1cf11dbde3c84d0f3867d8f25f738149" name="a1cf11dbde3c84d0f3867d8f25f738149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf11dbde3c84d0f3867d8f25f738149">&#9670;&#160;</a></span>lowerShuffleWithPSHUFB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPSHUFB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle with a single PSHUFB of V1 or V2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10997">10997</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5d59f381efe14f0ff45673a947d5e752" name="a5d59f381efe14f0ff45673a947d5e752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d59f381efe14f0ff45673a947d5e752">&#9670;&#160;</a></span>lowerShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16226">16226</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16181">matchShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="af206105ce0e34fda78f7cc2398a3e948" name="af206105ce0e34fda78f7cc2398a3e948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af206105ce0e34fda78f7cc2398a3e948">&#9670;&#160;</a></span>lowerShuffleWithSHUFPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle using the SHUFPS instruction. </p>
<p>This is a helper routine dedicated to lowering vector shuffles using SHUFPS. It makes no assumptions about whether this is the <em>best</em> lowering, it simply uses it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13816">13816</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l01518">llvm::find_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a944d68a54d7d2b97bc900a1f6b2d2910" name="a944d68a54d7d2b97bc900a1f6b2d2910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944d68a54d7d2b97bc900a1f6b2d2910">&#9670;&#160;</a></span>lowerShuffleWithSSE4A()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSSE4A </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12649">12649</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00509">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00510">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12527">matchShuffleAsEXTRQ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">matchShuffleAsINSERTQ()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a3ae7a219ba4edae3c3b73ed2e34a4b01" name="a3ae7a219ba4edae3c3b73ed2e34a4b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae7a219ba4edae3c3b73ed2e34a4b01">&#9670;&#160;</a></span>lowerShuffleWithUndefHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUndefHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF. </p>
<p>This allows for fast cases such as subvector extraction/insertion or shuffling smaller vector types which can lower more efficiently. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15889">15889</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15798">getHalfShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15849">getShuffleHalfVectors()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00693">llvm::X86Subtarget::hasFastVariableShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10902">is128BitUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13145">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05430">isUndefLowerHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">isUndefUpperHalf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a766b151698176d3663cbbe4f5d56b272" name="a766b151698176d3663cbbe4f5d56b272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766b151698176d3663cbbe4f5d56b272">&#9670;&#160;</a></span>lowerShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">11165</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06256">llvm::createUnpackShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="ab6abd9e2ada4d329511d45bb245bb5fe" name="ab6abd9e2ada4d329511d45bb245bb5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6abd9e2ada4d329511d45bb245bb5fe">&#9670;&#160;</a></span>lowerShuffleWithUNPCK256()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUNPCK256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the mask can be mapped to a preliminary shuffle (vperm 64-bit) followed by unpack 256-bit. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">11192</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l06274">llvm::createSplat2ShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a696fdc64449b3aae39ce3c47e0e87d79" name="a696fdc64449b3aae39ce3c47e0e87d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696fdc64449b3aae39ce3c47e0e87d79">&#9670;&#160;</a></span>lowerShuffleWithVPMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithVPMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11294">11294</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11255">matchShuffleAsVPMOV()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00316">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a8b19574b3ca4ba61aec3275548e416e4" name="a8b19574b3ca4ba61aec3275548e416e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b19574b3ca4ba61aec3275548e416e4">&#9670;&#160;</a></span>LowerSIGN_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23424">23424</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MachineValueType_8h_source.html#l00424">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23239">LowerSIGN_EXTEND_Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af14326d7be5cc69f8a745d0aed1af3ab" name="af14326d7be5cc69f8a745d0aed1af3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14326d7be5cc69f8a745d0aed1af3ab">&#9670;&#160;</a></span>LowerSIGN_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23239">23239</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20260">SplitAndExtendv16i1()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23296">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23424">LowerSIGN_EXTEND()</a>.</p>

</div>
</div>
<a id="a05914158f39e230548b1b743eee2e5f6" name="a05914158f39e230548b1b743eee2e5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05914158f39e230548b1b743eee2e5f6">&#9670;&#160;</a></span>LowerStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23543">23543</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05849">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07048">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00905">llvm::TargetLoweringBase::getTypeAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l00918">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23477">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="TargetLowering_8h_source.html#l00210">llvm::TargetLoweringBase::TypeWidenVector</a>, <a class="el" href="MachineValueType_8h_source.html#l00065">llvm::MVT::v16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00769">llvm::X86ISD::VEXTRACT_STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab95322999c3b7eed83b5467bf0b929e3" name="ab95322999c3b7eed83b5467bf0b929e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95322999c3b7eed83b5467bf0b929e3">&#9670;&#160;</a></span>lowerToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">X86ISD::FMADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">X86ISD::FMSUBADD</a> node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09418">9418</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00208">llvm::X86ISD::ADDSUB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00551">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00552">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09263">isAddSubOrSubAdd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09390">isFMAddSubOrFMSubAdd()</a>.</p>

</div>
</div>
<a id="a2d9f20ebd030add135aa3cf106dbf993" name="a2d9f20ebd030add135aa3cf106dbf993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9f20ebd030add135aa3cf106dbf993">&#9670;&#160;</a></span>LowerToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower BUILD_VECTOR to a horizontal add/sub operation if possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09578">9578</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09222">ExpandHorizontalBinOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00256">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09540">getHopForBuildVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00251">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00252">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09453">isHopBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09108">isHorizontalBinOpPart()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="a7092b8371f80f3acf826e7bfc1e00d92" name="a7092b8371f80f3acf826e7bfc1e00d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7092b8371f80f3acf826e7bfc1e00d92">&#9670;&#160;</a></span>LowerToTLSExecModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSExecModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>GA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>PtrVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a></td>          <td class="paramname"><span class="paramname"><em>model</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>is64Bit</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isPIC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18847">18847</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00994">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="Type_8cpp_source.html#l00234">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00328">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00664">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00139">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="CodeGen_8h_source.html#l00045">llvm::TLSModel::InitialExec</a>, <a class="el" href="X86Disassembler_8cpp_source.html#l01004">is64Bit()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="CodeGen_8h_source.html#l00046">llvm::TLSModel::LocalExec</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00520">llvm::X86II::MO_GOTNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00479">llvm::X86II::MO_GOTTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00488">llvm::X86II::MO_INDNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00512">llvm::X86II::MO_NTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00496">llvm::X86II::MO_TPOFF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00148">llvm::X86ISD::WrapperRIP</a>.</p>

</div>
</div>
<a id="ae7e0473bcc59ce3b0c760f5a812be9ad" name="ae7e0473bcc59ce3b0c760f5a812be9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e0473bcc59ce3b0c760f5a812be9ad">&#9670;&#160;</a></span>LowerToTLSGeneralDynamicModel32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>GA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>PtrVT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18787">18787</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00718">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18755">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00139">llvm::X86ISD::GlobalBaseReg</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00451">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="a81621636cd7b12b67d6770529cb5411f" name="a81621636cd7b12b67d6770529cb5411f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81621636cd7b12b67d6770529cb5411f">&#9670;&#160;</a></span>LowerToTLSGeneralDynamicModel64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>GA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>PtrVT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18801">18801</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18755">GetTLSADDR()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00451">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="a7701c80097736828e5b56c9066f03b5f" name="a7701c80097736828e5b56c9066f03b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7701c80097736828e5b56c9066f03b5f">&#9670;&#160;</a></span>LowerToTLSLocalDynamicModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSLocalDynamicModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>GA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>PtrVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>is64Bit</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18807">18807</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00718">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00617">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00664">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18755">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00139">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00176">llvm::X86MachineFunctionInfo::incNumLocalDynamicTLSAccesses()</a>, <a class="el" href="X86Disassembler_8cpp_source.html#l01004">is64Bit()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00504">llvm::X86II::MO_DTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00461">llvm::X86II::MO_TLSLD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00471">llvm::X86II::MO_TLSLDM</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::Wrapper</a>.</p>

</div>
</div>
<a id="a81ae18855aebf3ce81f6bfcd6b251c6b" name="a81ae18855aebf3ce81f6bfcd6b251c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ae18855aebf3ce81f6bfcd6b251c6b">&#9670;&#160;</a></span>LowerTruncateVecI1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVecI1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20452">20452</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00721">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00687">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="ab788a4c731deb3197f1b67c44547dd2b" name="ab788a4c731deb3197f1b67c44547dd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab788a4c731deb3197f1b67c44547dd2b">&#9670;&#160;</a></span>LowerUINT_TO_FP_i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>32-bit unsigned integer to float expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19638">19638</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00636">llvm::BitsToDouble()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01123">llvm::SelectionDAG::getFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06305">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01130">llvm::SelectionDAG::getStrictFPExtendOrRound()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a id="a29641e3c24cbb1b35105b997e9c9706c" name="a29641e3c24cbb1b35105b997e9c9706c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29641e3c24cbb1b35105b997e9c9706c">&#9670;&#160;</a></span>LowerUINT_TO_FP_i64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>64-bit unsigned integer to double expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19554">19554</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00255">llvm::X86ISD::FHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l01254">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l02837">llvm::ConstantDataVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00851">llvm::ConstantFP::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01474">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00979">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06286">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="APFloat_8cpp_source.html#l00166">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19546">shouldUseHorizontalOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00352">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a id="a877d2e5fee683a94bd9b3f900d4c4ec4" name="a877d2e5fee683a94bd9b3f900d4c4ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877d2e5fee683a94bd9b3f900d4c4ec4">&#9670;&#160;</a></span>lowerUINT_TO_FP_v2i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_v2i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19688">19688</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00636">llvm::BitsToDouble()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00601">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00739">llvm::X86ISD::STRICT_CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19899">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a37c2360d891e5990c6706c81b907294b" name="a37c2360d891e5990c6706c81b907294b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c2360d891e5990c6706c81b907294b">&#9670;&#160;</a></span>lowerUINT_TO_FP_vec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19899">19899</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19325">lowerINT_TO_FP_vXi64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19688">lowerUINT_TO_FP_v2i32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19741">lowerUINT_TO_FP_vXi32()</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="a98731b22c0582184ad3b6b9594291fdc" name="a98731b22c0582184ad3b6b9594291fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98731b22c0582184ad3b6b9594291fdc">&#9670;&#160;</a></span>lowerUINT_TO_FP_vXi32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vXi32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19741">19741</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00198">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l00851">llvm::ConstantFP::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01389">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01474">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00979">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00497">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="APFloat_8cpp_source.html#l00166">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00163">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00352">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00353">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00772">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19899">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="aafaf042072012185fe6b59d16b306644" name="aafaf042072012185fe6b59d16b306644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafaf042072012185fe6b59d16b306644">&#9670;&#160;</a></span>lowerV16F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17170">17170</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13816">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::VPERMILPV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3a9825a4649a44796ca264c208c18860" name="a3a9825a4649a44796ca264c208c18860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9825a4649a44796ca264c208c18860">&#9670;&#160;</a></span>lowerV16I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 16-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v16i16 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">16724</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15401">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10997">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a764da3f6d8f5529a23fc52e4705d2fc8" name="a764da3f6d8f5529a23fc52e4705d2fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764da3f6d8f5529a23fc52e4705d2fc8">&#9670;&#160;</a></span>lowerV16I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17292">17292</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13145">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13816">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="ac7304188de3005e0d0f0a62cbff5ad31" name="ac7304188de3005e0d0f0a62cbff5ad31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7304188de3005e0d0f0a62cbff5ad31">&#9670;&#160;</a></span>lowerV16I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of v16i8 shuffles. </p>
<p>This is a hybrid strategy to lower v16i8 vectors. It first attempts to detect any complexity reducing interleaving. If that doesn't help, it uses UNPCK to spread the i8 elements across two i16-element vectors, and uses the existing lowering for v8i16 blends on each half, finally PACK-ing them back together. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14855">14855</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01391">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">canLowerByDroppingEvenElements()</a>, <a class="el" href="STLExtras_8h_source.html#l01537">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00622">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00652">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11583">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14622">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11929">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13519">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12649">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="STLExtras_8h_source.html#l01505">llvm::none_of()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a977d9d87a9acedc6deb64f7f666455c6" name="a977d9d87a9acedc6deb64f7f666455c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977d9d87a9acedc6deb64f7f666455c6">&#9670;&#160;</a></span>lowerV2F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit floating point shuffles. </p>
<p>This is the basis function for the 2-lane 64-bit shuffles as we have full support for floating point shuffles but not integer shuffles. These instructions will incur a domain crossing penalty on some chips though so it is better to avoid lowering through this for integer vectors where possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13634">13634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12957">getScalarValueForVectorElement()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13166">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVSD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00528">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="ad875c7cc64de6e878b36609f1fd03bc6" name="ad875c7cc64de6e878b36609f1fd03bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad875c7cc64de6e878b36609f1fd03bc6">&#9670;&#160;</a></span>lowerV2I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit integer shuffles. </p>
<p>Tries to lower a 2-lane 64-bit shuffle using shuffle operations provided by the integer unit to minimize domain crossing penalties. However, for blends it falls back to the floating point shuffle operation with appropriate bit casting. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13718">13718</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13166">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="abf10af4763fc3f16c6e810e203b343ee" name="abf10af4763fc3f16c6e810e203b343ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf10af4763fc3f16c6e810e203b343ee">&#9670;&#160;</a></span>lowerV2X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering 2-lane 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15524">15524</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00448">llvm::X86ISD::SHUF128</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::VPERM2X128</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a5f422515233e6de0de7b3114bc268d68" name="a5f422515233e6de0de7b3114bc268d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f422515233e6de0de7b3114bc268d68">&#9670;&#160;</a></span>lowerV32I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 16-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">17369</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10997">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3bd9ae65ec61dd5e07e5ed4b98c68312" name="a3bd9ae65ec61dd5e07e5ed4b98c68312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd9ae65ec61dd5e07e5ed4b98c68312">&#9670;&#160;</a></span>lowerV32I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 8-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v32i8 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16834">16834</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00652">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15401">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16253">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10997">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">lowerShuffleWithUNPCK256()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a130eb4b069f1ba74f4b41396cbc33f83" name="a130eb4b069f1ba74f4b41396cbc33f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130eb4b069f1ba74f4b41396cbc33f83">&#9670;&#160;</a></span>lowerV4F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane 32-bit floating point shuffles. </p>
<p>Uses instructions exclusively from the floating point unit to minimize domain crossing penalties, as these are sufficient to implement all v4f32 shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13902">13902</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13145">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11827">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13494">lowerShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13166">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13816">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00452">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a95949df6cb1d7bda100278739b387ae4" name="a95949df6cb1d7bda100278739b387ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95949df6cb1d7bda100278739b387ae4">&#9670;&#160;</a></span>lowerV4F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 4-lane 64-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16290">16290</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16001">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15401">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15365">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16226">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15524">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a84f17de21891f3bfb04410592e553b63" name="a84f17de21891f3bfb04410592e553b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f17de21891f3bfb04410592e553b63">&#9670;&#160;</a></span>lowerV4I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane i32 vector shuffles. </p>
<p>We try to handle these with integer-domain shuffles where we can, but for blends we use the floating point domain blend instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13998">13998</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#afb944a33b354e4709fb99864f82b9c16">if()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13145">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13519">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13166">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="aa49b62c7c6aee5221b1edd2922d43463" name="aa49b62c7c6aee5221b1edd2922d43463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49b62c7c6aee5221b1edd2922d43463">&#9670;&#160;</a></span>lowerV4I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v4i64 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16410">16410</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16001">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15524">lowerV2X128Shuffle()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a1e7c6d51f5fc88c995098264f649357b" name="a1e7c6d51f5fc88c995098264f649357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7c6d51f5fc88c995098264f649357b">&#9670;&#160;</a></span>lowerV4X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17008">17008</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05812">insert128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">isUndef()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00448">llvm::X86ISD::SHUF128</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a6a6932db7c5cddedce4a015637df0efa" name="a6a6932db7c5cddedce4a015637df0efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6932db7c5cddedce4a015637df0efa">&#9670;&#160;</a></span>lowerV64I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV64I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 64-lane 8-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">17432</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00652">llvm::X86Subtarget::hasVBMI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10997">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15210">splitAndLowerShuffle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="ae4a4583d15a1549667880c7bfb8d1515" name="ae4a4583d15a1549667880c7bfb8d1515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a4583d15a1549667880c7bfb8d1515">&#9670;&#160;</a></span>lowerV8F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 8-lane 32-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16508">16508</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10887">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13816">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::VPERMILPV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a80b2d4b16b821d90cb2506496f4fe1cf" name="a80b2d4b16b821d90cb2506496f4fe1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2d4b16b821d90cb2506496f4fe1cf">&#9670;&#160;</a></span>lowerV8F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17116">17116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10738">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10789">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16226">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17008">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a96929c573ae5a98213a4d8c25554e53f" name="a96929c573ae5a98213a4d8c25554e53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96929c573ae5a98213a4d8c25554e53f">&#9670;&#160;</a></span>lowerV8I16GeneralSingleInputShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16GeneralSingleInputShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part. </p>
<p>The lowering strategy is to try to form pairs of input lanes which are targeted at the same half of the final vector, and then use a dword shuffle to place them onto the right half, and finally unpack the paired lanes into their final position.</p>
<p>The exact breakdown of how to form these dword pairs and align them on the correct sides is really tricky. See the comments within the function for more of the details.</p>
<p>This code also handles repeated 128-bit lanes of v8i16 shuffles, but each lane must shuffle the <em>exact</em> same way. In fact, you must pass a v8 Mask to this routine for it to work correctly. To shuffle a 256-bit or 512-bit i16 vector, form the analogous 128-bit 8-element Mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">14126</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01391">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01537">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l01511">llvm::find()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="STLExtras_8h_source.html#l01549">llvm::is_contained()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05413">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="STLExtras_8h_source.html#l01594">llvm::lower_bound()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="VE_8h_source.html#l00352">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00353">llvm::M1()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16724">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17369">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a6d418ee6f30e69c9e0bbb4c770995028" name="a6d418ee6f30e69c9e0bbb4c770995028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d418ee6f30e69c9e0bbb4c770995028">&#9670;&#160;</a></span>lowerV8I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of 8-lane i16 shuffles. </p>
<p>This handles both single-input shuffles and combined shuffle/blends with two inputs. The single input shuffles are immediately delegated to a dedicated lowering routine.</p>
<p>The blends are lowered in one of three fundamental ways. If there are few enough inputs, it delegates to a basic UNPCK-based strategy. If the shuffle of the input is significantly cheaper when lowered as an interleaving of the two inputs, try to interleave them. Otherwise, blend the low and high halves of the inputs separately (making them have relatively few inputs) and then concatenate them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14685">14685</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">canLowerByDroppingEvenElements()</a>, <a class="el" href="STLExtras_8h_source.html#l01574">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00622">llvm::X86Subtarget::hasSSE4A()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11583">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11527">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14622">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12342">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12994">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13519">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12649">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14126">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a18af24f5c6174c2b5745fb2df1f6681f" name="a18af24f5c6174c2b5745fb2df1f6681f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18af24f5c6174c2b5745fb2df1f6681f">&#9670;&#160;</a></span>lowerV8I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v8i32 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16608">16608</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05640">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13145">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10887">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12020">lowerShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15629">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16015">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12838">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13816">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a8f3532954b1c7887a8a0bc00311abd20" name="a8f3532954b1c7887a8a0bc00311abd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3532954b1c7887a8a0bc00311abd20">&#9670;&#160;</a></span>lowerV8I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17229">17229</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10959">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10738">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11055">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14835">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11165">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17008">lowerV4X128Shuffle()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a84269093cb913d8f68ea84f72d75dee1" name="a84269093cb913d8f68ea84f72d75dee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84269093cb913d8f68ea84f72d75dee1">&#9670;&#160;</a></span>LowerVACOPY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23999">23999</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01982">llvm::SelectionDAG::expandVACopy()</a>, <a class="el" href="Function_8h_source.html#l00219">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06399">llvm::SelectionDAG::getMemcpy()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00867">llvm::X86Subtarget::isCallingConvWin64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab9c1fef093fb9dfcad2e86ddd0a2a4e6" name="ab9c1fef093fb9dfcad2e86ddd0a2a4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">&#9670;&#160;</a></span>lowerVECTOR_SHUFFLE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_SHUFFLE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Top-level lowering for x86 vector shuffles. </p>
<p>This handles decomposition, canonicalization, and lowering of all x86 vector shuffles. Most of the specific lowering strategies are encapsulated above in helper routines. The canonicalization attempts to widen shuffles to involve fewer lanes of wider elements, consolidate symmetric patterns s.t. only one of the two inputs needs to be tested, etc. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17855">17855</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01498">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17786">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07097">computeZeroableShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l01511">llvm::find()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01793">llvm::SelectionDAG::getCommutedVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00977">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15181">lower128BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17655">lower1BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13220">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11294">lowerShuffleWithVPMOV()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a04cafcab84139fba2f8ba5a54c571646" name="a04cafcab84139fba2f8ba5a54c571646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04cafcab84139fba2f8ba5a54c571646">&#9670;&#160;</a></span>LowerVectorAllZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorAllZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>X86CC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21440">21440</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00080">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00321">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00187">llvm::EVT::is128BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00415">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00418">llvm::X86ISD::PTEST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09646">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21503">MatchVectorAllZeroTest()</a>.</p>

</div>
</div>
<a id="ad4b7c811809d981b2f927c388aa43648" name="ad4b7c811809d981b2f927c388aa43648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b7c811809d981b2f927c388aa43648">&#9670;&#160;</a></span>LowerVectorCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26322">26322</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00717">llvm::X86Subtarget::hasCDI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26210">LowerVectorCTLZ_AVX512CDI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26240">LowerVectorCTLZInRegLUT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26344">LowerCTLZ()</a>.</p>

</div>
</div>
<a id="af4692dbbc5a351d59bc68fe4f3fa0ed3" name="af4692dbbc5a351d59bc68fe4f3fa0ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4692dbbc5a351d59bc68fe4f3fa0ed3">&#9670;&#160;</a></span>LowerVectorCTLZ_AVX512CDI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ_AVX512CDI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector CTLZ using native supported vector CTLZ instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26210">26210</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00587">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26322">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a18b1fa269a5cff8ff05a92e60a39427b" name="a18b1fa269a5cff8ff05a92e60a39427b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b1fa269a5cff8ff05a92e60a39427b">&#9670;&#160;</a></span>LowerVectorCTLZInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26240">26240</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26322">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a240e5690e86df4dda7eaf9a8788c0980" name="a240e5690e86df4dda7eaf9a8788c0980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240e5690e86df4dda7eaf9a8788c0980">&#9670;&#160;</a></span>LowerVectorCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28447">28447</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00588">llvm::ISD::CTPOP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00718">llvm::X86Subtarget::hasVPOPCNTDQ()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28336">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28400">LowerVectorCTPOPInRegLUT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28491">LowerCTPOP()</a>.</p>

</div>
</div>
<a id="a2e64ed34d142c2680648d09c25ee51e4" name="a2e64ed34d142c2680648d09c25ee51e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e64ed34d142c2680648d09c25ee51e4">&#9670;&#160;</a></span>LowerVectorCTPOPInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOPInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28400">28400</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00773">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00187">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28447">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="ac402e710afa6a0549f89ee90e9fa4cab" name="ac402e710afa6a0549f89ee90e9fa4cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac402e710afa6a0549f89ee90e9fa4cab">&#9670;&#160;</a></span>lowerVSELECTtoVectorShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVSELECTtoVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a VSELECT instruction to a vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17984">17984</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10864">createShuffleMaskFromVSELECT()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>.</p>

</div>
</div>
<a id="abd57a066d3b3d5ca417117df41ca120c" name="abd57a066d3b3d5ca417117df41ca120c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd57a066d3b3d5ca417117df41ca120c">&#9670;&#160;</a></span>LowerVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22226">22226</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00386">llvm::X86ISD::CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00373">llvm::X86ISD::CMPP</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="regexec_8c_source.html#l00065">EQ</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06787">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01201">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01051">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="APInt_8h_source.html#l00559">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06350">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00617">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22143">incDecVectorConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00140">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09004">llvm::isConstOrConstSplat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00305">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01179">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01250">llvm::ISD::isTrueWhenEqual()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01243">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22117">LowerIntVSETCC_AVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22173">LowerVSETCCWithSUBUS()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01226">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01228">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01212">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01215">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01217">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01219">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01218">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02268">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22091">splitIntVSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00720">llvm::X86ISD::STRICT_CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00716">llvm::X86ISD::STRICT_CMPP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00427">llvm::ISD::STRICT_FSETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00428">llvm::ISD::STRICT_FSETCCS</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22030">translateX86FSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00548">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::UMIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00516">llvm::X86ISD::VPCOM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00517">llvm::X86ISD::VPCOMU</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="a2accb7898d532d8c1ed1b70621dcf22d" name="a2accb7898d532d8c1ed1b70621dcf22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2accb7898d532d8c1ed1b70621dcf22d">&#9670;&#160;</a></span>LowerVSETCCWithSUBUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCCWithSUBUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Cond</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>As another special case, use PSUBUS[BW] when it's profitable. </p>
<p>E.g. for Op0 u&lt;= Op1: t = psubus Op0, Op1 pcmpeq t, &lt;0..0&gt; </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22173">22173</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22143">incDecVectorConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01217">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01219">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01218">llvm::ISD::SETULT</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::USUBSAT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22226">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="abeec4562f4deb843c0f379c1a73b9290" name="abeec4562f4deb843c0f379c1a73b9290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeec4562f4deb843c0f379c1a73b9290">&#9670;&#160;</a></span>lowerX86CmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86CmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>ExtTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43138">43138</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00587">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01155">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00597">llvm::Log2_32()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43160">combineOrCmpEqZeroToCtlzSrl()</a>.</p>

</div>
</div>
<a id="aa65c843e4780db206567b16085cb229a" name="aa65c843e4780db206567b16085cb229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65c843e4780db206567b16085cb229a">&#9670;&#160;</a></span>lowerX86FPLogicOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86FPLogicOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45298">45298</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00043">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00055">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00047">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00051">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00331">llvm::MVT::isVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45444">combineFAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45461">combineFAndn()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45475">combineFOr()</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f" name="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&#160;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22908">22908</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21357">getSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22863">getX86XALUOOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00220">llvm::ISD::MERGE_VALUES</a>.</p>

</div>
</div>
<a id="a37beb02a4ace10bc841524083344c448" name="a37beb02a4ace10bc841524083344c448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37beb02a4ace10bc841524083344c448">&#9670;&#160;</a></span>LowerZERO_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20331">20331</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20273">LowerZERO_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29202">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="afd2ea32f73b6a5220cec5e5386cbd365" name="afd2ea32f73b6a5220cec5e5386cbd365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2ea32f73b6a5220cec5e5386cbd365">&#9670;&#160;</a></span>LowerZERO_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20273">20273</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00776">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20260">SplitAndExtendv16i1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20331">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a60042ade4e9f78685951abca938adfbe" name="a60042ade4e9f78685951abca938adfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60042ade4e9f78685951abca938adfbe">&#9670;&#160;</a></span>MarkEHGuard()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHGuard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25523">25523</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="WinEHFuncInfo_8h_source.html#l00109">llvm::WinEHFuncInfo::EHGuardFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00563">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ab9e2f37a60e885bd69486129d21fa2e3" name="ab9e2f37a60e885bd69486129d21fa2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e2f37a60e885bd69486129d21fa2e3">&#9670;&#160;</a></span>MarkEHRegistrationNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHRegistrationNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25505">25505</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="WinEHFuncInfo_8h_source.html#l00107">llvm::WinEHFuncInfo::EHRegNodeFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00563">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25564">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a0bdd7eb8543c78919acfa6775f750617" name="a0bdd7eb8543c78919acfa6775f750617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bdd7eb8543c78919acfa6775f750617">&#9670;&#160;</a></span>match1BitShuffleAsKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int match1BitShuffleAsKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>MaskOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17621">17621</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00365">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00366">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17655">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a6ded20d42a05e6478238dcfd3caceede" name="a6ded20d42a05e6478238dcfd3caceede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ded20d42a05e6478238dcfd3caceede">&#9670;&#160;</a></span>matchAsm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchAsm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>S</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>Pieces</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49160">49160</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringRef_8h_source.html#l00156">llvm::StringRef::empty()</a>, <a class="el" href="StringRef_8cpp_source.html#l00244">llvm::StringRef::find_first_not_of()</a>, <a class="el" href="StringRef_8h_source.html#l00289">llvm::StringRef::startswith()</a>, and <a class="el" href="StringRef_8h_source.html#l00612">llvm::StringRef::substr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49194">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a0a69bfc728391a45832d24dca6c93abc" name="a0a69bfc728391a45832d24dca6c93abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a69bfc728391a45832d24dca6c93abc">&#9670;&#160;</a></span>matchBinaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchBinaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>MaskVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowFloatDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowIntDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Shuffle</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ShuffleVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>PermuteImm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">34273</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00198">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10944">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00615">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00176">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05453">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10745">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05424">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05516">isUndefOrZeroInRange()</a>, <a class="el" href="VE_8h_source.html#l00352">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00353">llvm::M1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11608">matchShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12242">matchShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12157">matchShuffleAsElementRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13406">matchShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16181">matchShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00441">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::VALIGN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="aad8006302bcaef8b07c0b8da5ea36fc2" name="aad8006302bcaef8b07c0b8da5ea36fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad8006302bcaef8b07c0b8da5ea36fc2">&#9670;&#160;</a></span>matchBinaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchBinaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>MaskVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowFloatDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowIntDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Shuffle</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsUnary</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34207">34207</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00612">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11418">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">matchShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00452">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00079">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a313bdf934f1f8454b6800d8d997801d2" name="a313bdf934f1f8454b6800d8d997801d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313bdf934f1f8454b6800d8d997801d2">&#9670;&#160;</a></span>MatchingStackOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> MatchingStackOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Arg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a></td>          <td class="paramname"><span class="paramname"><em>Flags</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MFI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VA</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given stack call argument is already available in the same position (relatively) of the caller's incoming argument stack. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04438">4438</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00220">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00060">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00744">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::CopyFromReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00503">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00450">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00676">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00689">llvm::MachineFrameInfo::isImmutableObjectIndex()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00245">llvm::HexagonInstrInfo::isLoadFromStackSlot()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00523">llvm::MachineFrameInfo::isObjectSExt()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00511">llvm::MachineFrameInfo::isObjectZExt()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a01f930a0afc6b50e6351d21d012b724d" name="a01f930a0afc6b50e6351d21d012b724d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f930a0afc6b50e6351d21d012b724d">&#9670;&#160;</a></span>matchLogicBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchLogicBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>X</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Y</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43044">43044</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::ANDNP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43083">combineLogicBlendIntoPBLENDV()</a>.</p>

</div>
</div>
<a id="a43c86721d54ea24442f31fe419f7b7b1" name="a43c86721d54ea24442f31fe419f7b7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c86721d54ea24442f31fe419f7b7b1">&#9670;&#160;</a></span>matchPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47430">47430</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41233">canReduceVMulWidth()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00652">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01349">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00219">Mode</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00532">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47685">combineAdd()</a>.</p>

</div>
</div>
<a id="a65983df0f713e72addd897c98b130554" name="a65983df0f713e72addd897c98b130554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65983df0f713e72addd897c98b130554">&#9670;&#160;</a></span>matchPMADDWD_2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD_2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47538">47538</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00456">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l01349">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00532">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47685">combineAdd()</a>.</p>

</div>
</div>
<a id="a079f719b6af4bba305e041821a1e3da0" name="a079f719b6af4bba305e041821a1e3da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079f719b6af4bba305e041821a1e3da0">&#9670;&#160;</a></span>matchScalarReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchScalarReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a></td>          <td class="paramname"><span class="paramname"><em>BinOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcOps</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; *</td>          <td class="paramname"><span class="paramname"><em>SrcMask</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for matching OR(EXTRACTELT(X,0),OR(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns. </p>
<p>Partial reductions are supported when the pointer SrcMask is non-null. TODO - move this to SelectionDAG? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21367">21367</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42857">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43239">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21503">MatchVectorAllZeroTest()</a>.</p>

</div>
</div>
<a id="a7b7c3e256f4f2912c037bd65b585cf4c" name="a7b7c3e256f4f2912c037bd65b585cf4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7c3e256f4f2912c037bd65b585cf4c">&#9670;&#160;</a></span>matchShuffleAsBitRotate() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int matchShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumSubElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a bit rotation. </p>
<p>Look for a repeated rotation pattern in each sub group. Returns a <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d">ISD::ROTL</a> element rotation amount or -1 if failed. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">12068</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05442">isInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12113">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12089">matchShuffleAsBitRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a82d33c0896d1afa7242d2984185d7432" name="a82d33c0896d1afa7242d2984185d7432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d33c0896d1afa7242d2984185d7432">&#9670;&#160;</a></span>matchShuffleAsBitRotate() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int matchShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RotateVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>EltSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12089">12089</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10650">isNoopShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">matchShuffleAsBitRotate()</a>.</p>

</div>
</div>
<a id="a5f03521de518b7a1bdb24159c3cf78f2" name="a5f03521de518b7a1bdb24159c3cf78f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f03521de518b7a1bdb24159c3cf78f2">&#9670;&#160;</a></span>matchShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ForceV1Zero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ForceV2Zero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>BlendMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11608">11608</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11666">lowerShuffleAsBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="adcfb42fd1c2e2adbd26d6050f7979e05" name="adcfb42fd1c2e2adbd26d6050f7979e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfb42fd1c2e2adbd26d6050f7979e05">&#9670;&#160;</a></span>matchShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int matchShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte rotation. </p>
<p>SSSE3 has a generic PALIGNR instruction in x86 that will do an arbitrary byte-rotation of the concatenation of two vectors; pre-SSSE3 can use a PSRLDQ/PSLLDQ/POR pattern to get a similar effect. This routine will try to generically lower a vector shuffle through such an pattern. It does not check for the profitability of lowering either as PALIGNR or PSRLDQ/PSLLDQ/POR, only whether the mask is valid to lower in that form. This matches shuffle vectors that look like:</p>
<p>v8i16 [11, 12, 13, 14, 15, 0, 1, 2]</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12242">12242</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05453">isAnyZero()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12157">matchShuffleAsElementRotate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12264">lowerShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a9a8d92cd399108599c754d242288eadc" name="a9a8d92cd399108599c754d242288eadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8d92cd399108599c754d242288eadc">&#9670;&#160;</a></span>matchShuffleAsElementRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int matchShuffleAsElementRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to match a vector shuffle as an element rotation. </p>
<p>This is used for support PALIGNR for SSSE3 or VALIGND/Q for AVX512. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12157">12157</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12242">matchShuffleAsByteRotate()</a>.</p>

</div>
</div>
<a id="a8e4e93889aaf56eb87af0a51dce84d0d" name="a8e4e93889aaf56eb87af0a51dce84d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4e93889aaf56eb87af0a51dce84d0d">&#9670;&#160;</a></span>matchShuffleAsEXTRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleAsEXTRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>BitLen</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>BitIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12527">12527</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">isUndefUpperHalf()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12649">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="adb8e7c708b19e092719fd83ed67c8bfd" name="adb8e7c708b19e092719fd83ed67c8bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8e7c708b19e092719fd83ed67c8bfd">&#9670;&#160;</a></span>matchShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>InsertPSMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13406">13406</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13494">lowerShuffleAsInsertPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af55af9657dc82151b4fe283322a9db6d" name="af55af9657dc82151b4fe283322a9db6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55af9657dc82151b4fe283322a9db6d">&#9670;&#160;</a></span>matchShuffleAsINSERTQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleAsINSERTQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>BitLen</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>BitIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12583">12583</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00341">Idx</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05424">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">isUndefUpperHalf()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12649">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="ab3030662cab4f127ea42c4f8f5a0b907" name="ab3030662cab4f127ea42c4f8f5a0b907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3030662cab4f127ea42c4f8f5a0b907">&#9670;&#160;</a></span>matchShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int matchShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ShiftVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ScalarSizeInBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>MaskOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a bit shift (shifts in zeros). </p>
<p>Attempts to match a shuffle mask against the PSLL(W/D/Q/DQ) and PSRL(W/D/Q/DQ) SSE2 and AVX2 logical bit-shift instructions. The function matches elements from one of the input vectors shuffled to the left or right with zeroable elements 'shifted in'. It handles both the strictly bit-wise element shifts and the byte shift across an entire 128-bit double quad word lane.</p>
<p>PSHL : (little-endian) left bit shift. [ zz, 0, zz, 2 ] [ -1, 4, zz, -1 ] PSRL : (little-endian) right bit shift. [ 1, zz, 3, zz] [ -1, -1, 7, zz] PSLLDQ : (little-endian) left byte shift [ zz, 0, 1, 2, 3, 4, 5, 6] [ zz, zz, -1, -1, 2, 3, 4, -1] [ zz, zz, zz, zz, zz, zz, -1, 1] PSRLDQ : (little-endian) right byte shift [ 5, 6, 7, zz, zz, zz, zz, zz] [ -1, 5, 6, 7, zz, zz, zz, zz] [ 1, 2, -1, -1, -1, -1, zz, zz] </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12429">12429</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12491">lowerShuffleAsShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a65c4c431f28929dfd7510659c0f6c9db" name="a65c4c431f28929dfd7510659c0f6c9db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c4c431f28929dfd7510659c0f6c9db">&#9670;&#160;</a></span>matchShuffleAsVPMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleAsVPMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>SwappedOps</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Delta</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11255">11255</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05448">isAnyInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11294">lowerShuffleWithVPMOV()</a>.</p>

</div>
</div>
<a id="acabdb7ba50c76e8a7a040985d783f507" name="acabdb7ba50c76e8a7a040985d783f507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acabdb7ba50c76e8a7a040985d783f507">&#9670;&#160;</a></span>matchShuffleAsVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleAsVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11219">11219</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00723">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a6b22cacf2673e36d786546a32f9e8883" name="a6b22cacf2673e36d786546a32f9e8883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b22cacf2673e36d786546a32f9e8883">&#9670;&#160;</a></span>matchShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>PackOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>TargetMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaxStages</em><span class="paramdefsep"> = </span><span class="paramdefval">1</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11418">11418</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03552">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06708">createPackShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00654">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02276">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11478">lowerShuffleWithPACK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34207">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a5126ab4b72405faf02b4f15471e44afa" name="a5126ab4b72405faf02b4f15471e44afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5126ab4b72405faf02b4f15471e44afa">&#9670;&#160;</a></span>matchShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ForceV1Zero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ForceV2Zero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ShuffleImm</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16181">16181</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05480">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16226">lowerShuffleWithSHUFPD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l34273">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a7a2586726258d4a6f1ee767165e7b64e" name="a7a2586726258d4a6f1ee767165e7b64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2586726258d4a6f1ee767165e7b64e">&#9670;&#160;</a></span>matchShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UnpackOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsUnary</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>TargetMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11078">11078</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01541">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06256">llvm::createUnpackShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05505">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>, <a class="el" href="VE_8h_source.html#l00353">llvm::M1()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34207">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a1ede4b99a277cb2f722c399ad683a167" name="a1ede4b99a277cb2f722c399ad683a167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ede4b99a277cb2f722c399ad683a167">&#9670;&#160;</a></span>matchUnaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchUnaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>MaskVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zeroable</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowFloatDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowIntDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Shuffle</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ShuffleVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>PermuteImm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34074">34074</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10944">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00642">llvm::X86Subtarget::hasXOP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10680">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10725">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10738">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05453">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05494">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05467">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">matchShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12429">matchShuffleAsShift()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00439">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00111">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00369">llvm::X86ISD::VROTLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a5d330eb9d6ec769b93a28153f07680cc" name="a5d330eb9d6ec769b93a28153f07680cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d330eb9d6ec769b93a28153f07680cc">&#9670;&#160;</a></span>matchUnaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> matchUnaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>MaskVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowFloatDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AllowIntDomain</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Shuffle</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstVT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33943">33943</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00994">llvm::MVT::getIntegerVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06188">getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00614">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10825">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05424">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05413">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05418">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05516">isUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00151">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v8f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="aaf1815c4bfbc2bc521fcddd45c47eade" name="aaf1815c4bfbc2bc521fcddd45c47eade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1815c4bfbc2bc521fcddd45c47eade">&#9670;&#160;</a></span>MatchVectorAllZeroTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MatchVectorAllZeroTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>X86CC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21503">21503</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01491">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00566">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="APInt_8h_source.html#l00666">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00618">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21440">LowerVectorAllZero()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09303">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21367">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46506">combineSetCC()</a>.</p>

</div>
</div>
<a id="a4375fa908198f2e372148f631c5409b7" name="a4375fa908198f2e372148f631c5409b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4375fa908198f2e372148f631c5409b7">&#9670;&#160;</a></span>materializeVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> materializeVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a vector constant without a load. </p>
<p>SSE/AVX provide the bare minimum functionality to do this, so it's all zeros, all ones, or some derivation that is cheap to calculate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09780">9780</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06177">getOnesVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00157">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00201">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a id="a6299b467109b7b3562cd9563a619064e" name="a6299b467109b7b3562cd9563a619064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6299b467109b7b3562cd9563a619064e">&#9670;&#160;</a></span>MayFoldIntoStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> MayFoldIntoStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04738">4738</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02654">llvm::ISD::isNormalStore()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18091">LowerEXTRACT_VECTOR_ELT_SSE4()</a>.</p>

</div>
</div>
<a id="a0ad098ee8bd373a87acb0eb025cbf7ac" name="a0ad098ee8bd373a87acb0eb025cbf7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad098ee8bd373a87acb0eb025cbf7ac">&#9670;&#160;</a></span>MayFoldIntoZeroExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> MayFoldIntoZeroExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04742">4742</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18091">LowerEXTRACT_VECTOR_ELT_SSE4()</a>.</p>

</div>
</div>
<a id="ac544efad1cac95359912f6a25560ae82" name="ac544efad1cac95359912f6a25560ae82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac544efad1cac95359912f6a25560ae82">&#9670;&#160;</a></span>MayFoldLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> MayFoldLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04734">4734</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02616">llvm::ISD::isNormalLoad()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35820">combineCommutableSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47900">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l49074">llvm::X86TargetLowering::IsDesirableToPromoteOp()</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504" name="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&#160;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03134">3134</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04102">canGuaranteeTCO()</a>, <a class="el" href="CallingConv_8h_source.html#l00073">llvm::CallingConv::Swift</a>, <a class="el" href="CallingConv_8h_source.html#l00164">llvm::CallingConv::Win64</a>, <a class="el" href="CallingConv_8h_source.html#l00154">llvm::CallingConv::X86_64_SysV</a>, <a class="el" href="CallingConv_8h_source.html#l00102">llvm::CallingConv::X86_FastCall</a>, <a class="el" href="CallingConv_8h_source.html#l00097">llvm::CallingConv::X86_StdCall</a>, <a class="el" href="CallingConv_8h_source.html#l00121">llvm::CallingConv::X86_ThisCall</a>, and <a class="el" href="CallingConv_8h_source.html#l00168">llvm::CallingConv::X86_VectorCall</a>.</p>

</div>
</div>
<a id="ab1bb588e451e1a822d677d2d913279ff" name="ab1bb588e451e1a822d677d2d913279ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bb588e451e1a822d677d2d913279ff">&#9670;&#160;</a></span>narrowExtractedVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowExtractedVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Ext</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width. </p>
<p>This is a common pattern for AVX1 integer code because 256-bit selects may be legal, but there is almost no integer math/logic available for 256-bit. This function should only be called with legal types (otherwise, the calls to get simple value types will assert). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48253">48253</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05849">collectConcatOps()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01068">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">combineExtractSubvector()</a>.</p>

</div>
</div>
<a id="addb3e984dfd51a52d5ab5050a30cd4d4" name="addb3e984dfd51a52d5ab5050a30cd4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb3e984dfd51a52d5ab5050a30cd4d4">&#9670;&#160;</a></span>narrowLoadToVZLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowLoadToVZLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>LN</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33927">33927</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l06798">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07671">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00766">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45616">combineCVTP2I_CVTTP2I()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45697">combineCVTPH2PS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45581">combineX86INT_TO_FP()</a>.</p>

</div>
</div>
<a id="ab2a97ef0e99d8dd358ff9296a748e894" name="ab2a97ef0e99d8dd358ff9296a748e894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a97ef0e99d8dd358ff9296a748e894">&#9670;&#160;</a></span>narrowShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Shuf</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l36833">36833</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l15798">getHalfShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15849">getShuffleHalfVectors()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05436">isUndefUpperHalf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36863">combineShuffle()</a>.</p>

</div>
</div>
<a id="a9eb91475dc63be82f5f2b559356362fe" name="a9eb91475dc63be82f5f2b559356362fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb91475dc63be82f5f2b559356362fe">&#9670;&#160;</a></span>narrowVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) --&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39605">39605</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00205">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05849">collectConcatOps()</a>, <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l01349">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">SplitOpsAndApply()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39855">combineSelect()</a>, and <a class="el" href="InstCombineVectorOps_8cpp_source.html#l01977">llvm::InstCombiner::visitShuffleVectorInst()</a>.</p>

</div>
</div>
<a id="a49795f7ac26b96f40f4acfd51cc1c822" name="a49795f7ac26b96f40f4acfd51cc1c822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49795f7ac26b96f40f4acfd51cc1c822">&#9670;&#160;</a></span>needCarryOrOverflowFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> needCarryOrOverflowFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Flags</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46996">46996</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00118">llvm::X86ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00808">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00812">llvm::SDNode::use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47060">combineCMP()</a>.</p>

</div>
</div>
<a id="a49e5f8ab839a765abf68ec20251c549f" name="a49e5f8ab839a765abf68ec20251c549f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e5f8ab839a765abf68ec20251c549f">&#9670;&#160;</a></span>negateFMAOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> negateFMAOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NegMul</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NegAcc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NegRes</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45139">45139</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00431">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00551">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00559">llvm::X86ISD::FMADDSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00549">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00557">llvm::X86ISD::FMSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00552">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00560">llvm::X86ISD::FMSUBADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00548">llvm::X86ISD::FNMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FNMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00550">llvm::X86ISD::FNMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00558">llvm::X86ISD::FNMSUB_RND</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00357">llvm::ISD::STRICT_FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00743">llvm::X86ISD::STRICT_FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00742">llvm::X86ISD::STRICT_FNMADD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00744">llvm::X86ISD::STRICT_FNMSUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46169">combineFMA()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46238">combineFMADDSUB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45237">llvm::X86TargetLowering::getNegatedExpression()</a>.</p>

</div>
</div>
<a id="a23e66d415d7d85df65edc042d54de8d6" name="a23e66d415d7d85df65edc042d54de8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e66d415d7d85df65edc042d54de8d6">&#9670;&#160;</a></span>onlyZeroFlagUsed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> onlyZeroFlagUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Flags</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47034">47034</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00118">llvm::X86ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00097">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00808">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00812">llvm::SDNode::use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47060">combineCMP()</a>.</p>

</div>
</div>
<a id="aa7916a0e32a89dd12645d0c3941b1485" name="aa7916a0e32a89dd12645d0c3941b1485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7916a0e32a89dd12645d0c3941b1485">&#9670;&#160;</a></span>parseConstraintCode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> parseConstraintCode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a></td>          <td class="paramname"><span class="paramname"><em>Constraint</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49270">49270</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BBSectionsPrepare_8cpp_source.html#l00159">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00102">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49306">llvm::X86TargetLowering::getConstraintType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49732">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l49530">llvm::X86TargetLowering::LowerAsmOutputForConstraint()</a>.</p>

</div>
</div>
<a id="afb56579f633f729aed5a0604f5d2aad6" name="afb56579f633f729aed5a0604f5d2aad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb56579f633f729aed5a0604f5d2aad6">&#9670;&#160;</a></span>Passv64i1ArgInRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> Passv64i1ArgInRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Arg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RegsToPass</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NextVA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Breaks v64i1 value into two registers and adds the new node to the DAG. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02595">2595</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00220">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00206">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00583">llvm::X86Subtarget::is32Bit()</a>.</p>

</div>
</div>
<a id="ab09b742a61238fda0b9ae7fc26cb86fe" name="ab09b742a61238fda0b9ae7fc26cb86fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09b742a61238fda0b9ae7fc26cb86fe">&#9670;&#160;</a></span>promoteExtBeforeAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> promoteExtBeforeAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Ext</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>sext(add_nsw(x, C)) --&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) --&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode. </p>
<p>This can eliminate extend, add, and shift instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45848">45848</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00413">llvm::SDNodeFlags::setNoSignedWrap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00576">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46112">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">combineZext()</a>.</p>

</div>
</div>
<a id="afb22d51826b89719de4bffb5d5cf3226" name="afb22d51826b89719de4bffb5d5cf3226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb22d51826b89719de4bffb5d5cf3226">&#9670;&#160;</a></span>PromoteMaskArithmetic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42411">42411</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00238">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01098">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00400">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42411">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46112">combineSext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45801">combineSignExtendInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46261">combineZext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42411">PromoteMaskArithmetic()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42467">PromoteMaskArithmetic()</a>.</p>

</div>
</div>
<a id="a7b40faaeef05c70d34f317c548e38c14" name="a7b40faaeef05c70d34f317c548e38c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b40faaeef05c70d34f317c548e38c14">&#9670;&#160;</a></span>PromoteMaskArithmetic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42467">42467</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01559">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01170">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42411">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00665">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="aec58a8de03ca0c202e7acb69dace69a7" name="aec58a8de03ca0c202e7acb69dace69a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec58a8de03ca0c202e7acb69dace69a7">&#9670;&#160;</a></span>rebuildGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> rebuildGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>GorS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Base</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Scale</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46648">46648</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07285">llvm::SelectionDAG::getMaskedGather()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l07326">llvm::SelectionDAG::getMaskedScatter()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46670">combineGatherScatter()</a>.</p>

</div>
</div>
<a id="adfeaf9db4445cbd2d43f260218036006" name="adfeaf9db4445cbd2d43f260218036006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfeaf9db4445cbd2d43f260218036006">&#9670;&#160;</a></span>recoverFramePointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> recoverFramePointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *</td>          <td class="paramname"><span class="paramname"><em>Fn</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>EntryEBP</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP. </p>
<p>Here's the math: RegNodeBase = EntryEBP - RegNodeSize ParentFP = RegNodeBase - ParentFrameOffset Subtracting RegNodeSize takes us to the offset of the registration node, and subtracting the offset (negative on x86) takes us back to the parent FP. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24309">24309</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::ADD</a>, <a class="el" href="GlobalValue_8h_source.html#l00482">llvm::GlobalValue::dropLLVMManglingEscape()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineModuleInfo_8h_source.html#l00161">llvm::MachineModuleInfo::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00424">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01581">llvm::SelectionDAG::getMCSymbol()</a>, <a class="el" href="MachineFunction_8h_source.html#l00468">llvm::MachineFunction::getMMI()</a>, <a class="el" href="Value_8cpp_source.html#l00270">llvm::Value::getName()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MCContext_8cpp_source.html#l00152">llvm::MCContext::getOrCreateParentFrameOffsetSymbol()</a>, <a class="el" href="TargetLowering_8h_source.html#l00341">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24286">getSEHRegistrationNodeSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00426">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00757">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00579">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00098">llvm::ISD::LOCAL_RECOVER</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00224">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a id="a210db41706935e76c92bce736673d5d5" name="a210db41706935e76c92bce736673d5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210db41706935e76c92bce736673d5d5">&#9670;&#160;</a></span>reduceMaskedLoadToScalarLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedLoadToScalarLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>ML</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43903">43903</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06997">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01362">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43877">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02343">llvm::MaskedLoadSDNode::getPassThru()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01364">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00991">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l02315">llvm::MaskedLoadStoreSDNode::isUnindexed()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43979">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="ad544e5a5db08d8093bcc5d6d3bfd912b" name="ad544e5a5db08d8093bcc5d6d3bfd912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad544e5a5db08d8093bcc5d6d3bfd912b">&#9670;&#160;</a></span>reduceMaskedStoreToScalarStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedStoreToScalarStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>MS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44025">44025</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01362">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43877">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01364">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07048">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02376">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00272">llvm::EVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44048">combineMaskedStore()</a>.</p>

</div>
</div>
<a id="ad659e7d2c3d6db4f140708fa4bab2c0c" name="ad659e7d2c3d6db4f140708fa4bab2c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad659e7d2c3d6db4f140708fa4bab2c0c">&#9670;&#160;</a></span>reduceVMULWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceVMULWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code. </p>
<p>Two typical patterns are handled: Pattern1: %2 = sext/zext &lt;N x i8&gt; %1 to &lt;N x i32&gt; %4 = sext/zext &lt;N x i8&gt; %3 to &lt;N x i32&gt; %5 = mul &lt;N x i32&gt; %2, %4</p>
<p>Pattern2: %2 = zext/sext &lt;N x i16&gt; %1 to &lt;N x i32&gt; %4 = zext/sext &lt;N x i16&gt; %3 to &lt;N x i32&gt; or %4 = build_vector &lt;N x i32&gt; C1, ..., CN (C1..CN are constants) %5 = mul &lt;N x i32&gt; %2, %4</p>
<p>There are four mul shrinking modes: If %2 == sext32(trunc8(%2)), i.e., the scalar value range of %2 is -128 to 128, and the scalar value range of %4 is also -128 to 128, generate pmullw+sext32 for it (MULS8 mode). If %2 == zext32(trunc8(%2)), i.e., the scalar value range of %2 is 0 to 255, and the scalar value range of %4 is also 0 to 255, generate pmullw+zext32 for it (MULU8 mode). If %2 == sext32(trunc16(%2)), i.e., the scalar value range of %2 is -32768 to 32767, and the scalar value range of %4 is also -32768 to 32767, generate pmullw+pmulhw for it (MULS16 mode). If %2 == zext32(trunc16(%2)), i.e., the scalar value range of %2 is 0 to 65535, and the scalar value range of %4 is also 0 to 65535, generate pmullw+pmulhuw for it (MULU16 mode). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l41295">41295</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l41233">canReduceVMulWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00483">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00421">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00929">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="X86Subtarget_8h_source.html#l00682">llvm::X86Subtarget::isPMULLDSlow()</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00219">Mode</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00540">llvm::ISD::MULHU</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>, <a class="el" href="#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00647">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41549">combineMul()</a>.</p>

</div>
</div>
<a id="a735ccd5c4f719f05d522e22a0ade0a26" name="a735ccd5c4f719f05d522e22a0ade0a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735ccd5c4f719f05d522e22a0ade0a26">&#9670;&#160;</a></span>resolveTargetShuffleFromZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> resolveTargetShuffleFromZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownUndef</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownZero</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ResolveKnownZeros</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07280">7280</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07775">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a69ed119a74aa160e44fcd158476e353e" name="a69ed119a74aa160e44fcd158476e353e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ed119a74aa160e44fcd158476e353e">&#9670;&#160;</a></span>resolveTargetShuffleInputsAndMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> resolveTargetShuffleInputsAndMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Inputs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Removes unused/repeated shuffle source inputs and adjusts the shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07731">7731</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00897">isUndef()</a>, <a class="el" href="STLExtras_8h_source.html#l01505">llvm::none_of()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35148">combineX86ShuffleChainWithExtract()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aebf9c73db3d255463a574759f2ee030c" name="aebf9c73db3d255463a574759f2ee030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf9c73db3d255463a574759f2ee030c">&#9670;&#160;</a></span>resolveZeroablesFromTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> resolveZeroablesFromTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownUndef</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>KnownZero</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07297">7297</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00573">llvm::APInt::getNullValue()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07775">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a22607ed752706e81ea73606eda8e23f0" name="a22607ed752706e81ea73606eda8e23f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22607ed752706e81ea73606eda8e23f0">&#9670;&#160;</a></span>scalarizeExtEltFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeExtEltFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>ExtElt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39149">39149</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00342">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00775">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00441">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00345">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00431">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00435">llvm::ISD::FMAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00808">llvm::ISD::FMAXIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00802">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00263">llvm::X86ISD::FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00807">llvm::ISD::FMINIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00794">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00801">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00344">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::FNEARBYINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00277">llvm::X86ISD::FRCP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00346">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00777">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::FROUND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00276">llvm::X86ISD::FRSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00764">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00343">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00776">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01190">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::ops()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00597">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39357">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="aeda6315d246cafab6d912b425d4e7218" name="aeda6315d246cafab6d912b425d4e7218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda6315d246cafab6d912b425d4e7218">&#9670;&#160;</a></span>scalarizeVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Store</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>StoreVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scalarize a vector store, bitcasting to TargetVT to determine the scalar type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23510">23510</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05943">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07048">llvm::SelectionDAG::getStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLowering_8cpp_source.html#l07042">llvm::TargetLowering::expandUnalignedStore()</a>.</p>

</div>
</div>
<a id="a14321b844507103cd4de1f202c33f455" name="a14321b844507103cd4de1f202c33f455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14321b844507103cd4de1f202c33f455">&#9670;&#160;</a></span>scaleShuffleElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> scaleShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumDstElts</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>ScaledMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05604">5604</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05531">canWidenShuffleElements()</a>, and <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">combineExtractSubvector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l41918">combineVectorPackWithShuffle()</a>.</p>

</div>
</div>
<a id="a773313738753b97c7efdf953cdc27477" name="a773313738753b97c7efdf953cdc27477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773313738753b97c7efdf953cdc27477">&#9670;&#160;</a></span>scaleVectorShuffleBlendMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> uint64_t scaleVectorShuffleBlendMask </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>BlendMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Scale</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11651">11651</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a79386cf093def5a3d20ae9b066c8b037" name="a79386cf093def5a3d20ae9b066c8b037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79386cf093def5a3d20ae9b066c8b037">&#9670;&#160;</a></span>SegmentOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * SegmentOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>IRB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>AddressSpace</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02443">2443</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Constants_8cpp_source.html#l00786">llvm::ConstantInt::get()</a>, <a class="el" href="Type_8cpp_source.html#l00186">llvm::Type::getInt32Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00234">llvm::Type::getInt8PtrTy()</a>, and <a class="el" href="Constants_8cpp_source.html#l02011">llvm::ConstantExpr::getIntToPtr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachOObjectFile_8cpp_source.html#l03415">llvm::object::MachORebaseEntry::address()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03967">llvm::object::MachOBindEntry::address()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02450">llvm::X86TargetLowering::getIRStackGuard()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02511">llvm::X86TargetLowering::getSafeStackPointerLocation()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03127">llvm::object::MachORebaseEntry::moveNext()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03464">llvm::object::MachOBindEntry::moveNext()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03409">llvm::object::MachORebaseEntry::sectionName()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03961">llvm::object::MachOBindEntry::sectionName()</a>, <a class="el" href="MachOObjectFile_8cpp_source.html#l03387">llvm::object::MachORebaseEntry::segmentOffset()</a>, and <a class="el" href="MachOObjectFile_8cpp_source.html#l03931">llvm::object::MachOBindEntry::segmentOffset()</a>.</p>

</div>
</div>
<a id="a6bae7076c284f85288d5edb636823176" name="a6bae7076c284f85288d5edb636823176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bae7076c284f85288d5edb636823176">&#9670;&#160;</a></span>shouldGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> shouldGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>GuaranteedTailCallOpt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the function is being made into a tailcall target by changing its ABI. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03155">3155</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04102">canGuaranteeTCO()</a>, and <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04866">llvm::X86::isCalleePop()</a>.</p>

</div>
</div>
<a id="a80b2ee23542d36ae5b3a1e92a0ba347b" name="a80b2ee23542d36ae5b3a1e92a0ba347b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2ee23542d36ae5b3a1e92a0ba347b">&#9670;&#160;</a></span>shouldUseHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> shouldUseHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSingleSource</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Horizontal vector math instructions may be slower than normal math with shuffles. </p>
<p>Limit horizontal op codegen based on size/speed trade-offs, uarch implementation, and likely shuffle complexity of the alternate sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19546">19546</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00703">llvm::X86Subtarget::hasFastHorizontalOps()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::shouldOptForSize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39247">combineReductionToHorizontal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35872">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44376">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21107">lowerAddSubToHorizontalOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19554">LowerUINT_TO_FP_i64()</a>.</p>

</div>
</div>
<a id="a9b8ea24c55ea399c7b818fcb67887f27" name="a9b8ea24c55ea399c7b818fcb67887f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8ea24c55ea399c7b818fcb67887f27">&#9670;&#160;</a></span>signExtendBitcastSrcVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> signExtendBitcastSrcVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>SExtVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37986">37986</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00552">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37986">signExtendBitcastSrcVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00553">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38008">combineBitcastvxi1()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37986">signExtendBitcastSrcVector()</a>.</p>

</div>
</div>
<a id="a0c1071afbf745020c496e125cc4b4951" name="a0c1071afbf745020c496e125cc4b4951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1071afbf745020c496e125cc4b4951">&#9670;&#160;</a></span>SplitAndExtendv16i1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitAndExtendv16i1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20260">20260</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00511">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00653">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00064">llvm::MVT::v8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23239">LowerSIGN_EXTEND_Mask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20273">LowerZERO_EXTEND_Mask()</a>.</p>

</div>
</div>
<a id="a9d2fb25fb122099a4f68952ea2f9f3c3" name="a9d2fb25fb122099a4f68952ea2f9f3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2fb25fb122099a4f68952ea2f9f3c3">&#9670;&#160;</a></span>splitAndLowerShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitAndLowerShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to split vector shuffle into half-sized shuffles. </p>
<p>This routine just extracts two subvectors, shuffles them independently, and then concatenates them back together. This should work effectively with all AVX vector shuffle types. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15210">15210</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00453">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00596">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08976">llvm::peekThroughBitcasts()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16943">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17512">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15463">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15312">lowerShuffleAsSplitOrBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17432">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="a76cdaa0d25879801aad7e979d150c2ff" name="a76cdaa0d25879801aad7e979d150c2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76cdaa0d25879801aad7e979d150c2ff">&#9670;&#160;</a></span>splitIntVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitIntVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22091">22091</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09601">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22226">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="af0409fb04e071cd7a523f022dffec2a3" name="af0409fb04e071cd7a523f022dffec2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0409fb04e071cd7a523f022dffec2a3">&#9670;&#160;</a></span>SplitOpsAndApply()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classllvm_1_1ilist__node__impl.html">typename</a> <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitOpsAndApply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Ops</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></td>          <td class="paramname"><span class="paramname"><em>Builder</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>CheckBWI</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a></span></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05961">5961</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00618">Builder</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00619">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00785">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00789">llvm::X86Subtarget::useBWIRegs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47656">combineAddOrSubToHADDorHSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41453">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41505">combineMulToPMULDQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38650">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43634">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44864">detectPMADDUBSW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47430">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47538">matchPMADDWD_2()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l39605">narrowVectorSelect()</a>.</p>

</div>
</div>
<a id="a8b77cecfc2091e2d9c9116ca578983e2" name="a8b77cecfc2091e2d9c9116ca578983e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b77cecfc2091e2d9c9116ca578983e2">&#9670;&#160;</a></span>splitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; splitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">5887</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38680">combineHorizontalMinMaxResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39247">combineReductionToHorizontal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15210">splitAndLowerShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22091">splitIntVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">splitVectorIntBinary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">splitVectorIntUnary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23477">splitVectorStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>.</p>

</div>
</div>
<a id="ab373f17a297501bd5b475e98b1b67b81" name="ab373f17a297501bd5b475e98b1b67b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab373f17a297501bd5b475e98b1b67b81">&#9670;&#160;</a></span>splitVectorIntBinary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorIntBinary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a binary integer operation into 2 half sized ops and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05928">5928</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09601">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48305">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26423">LowerADDSAT_SUBSAT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26404">lowerAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26511">LowerMINMAX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26553">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26701">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27759">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="a1756190e422665c39bfae034c2a44eb7" name="a1756190e422665c39bfae034c2a44eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1756190e422665c39bfae034c2a44eb7">&#9670;&#160;</a></span>splitVectorIntUnary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorIntUnary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05901">5901</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09601">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00280">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00192">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00197">llvm::EVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26474">LowerABS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28543">LowerBITREVERSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28498">LowerBITREVERSE_XOP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23424">LowerSIGN_EXTEND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26322">LowerVectorCTLZ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26210">LowerVectorCTLZ_AVX512CDI()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28447">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a6e73a48328462ff271d3a9bb6c4694af" name="a6e73a48328462ff271d3a9bb6c4694af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e73a48328462ff271d3a9bb6c4694af">&#9670;&#160;</a></span>splitVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Store</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Change a vector store into a pair of half-size vector stores. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23477">23477</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05943">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07048">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00331">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44096">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23543">LowerStore()</a>.</p>

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b" name="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&#160;</a></span>STATISTIC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ilist__node__impl.html">NumTailCalls</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tail</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">calls&quot;</a></td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee6eb35df4fc48b6df49939330ead515" name="aee6eb35df4fc48b6df49939330ead515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6eb35df4fc48b6df49939330ead515">&#9670;&#160;</a></span>SupportedVectorShiftWithBaseAmnt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> SupportedVectorShiftWithBaseAmnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26973">26973</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l26953">SupportedVectorShiftWithImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27122">LowerScalarVariableShift()</a>.</p>

</div>
</div>
<a id="ae41791bc04255e428963e9f7406a5d34" name="ae41791bc04255e428963e9f7406a5d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41791bc04255e428963e9f7406a5d34">&#9670;&#160;</a></span>SupportedVectorShiftWithImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> SupportedVectorShiftWithImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26953">26953</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00390">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42573">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26998">LowerScalarImmediateShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26973">SupportedVectorShiftWithBaseAmnt()</a>.</p>

</div>
</div>
<a id="aeffc020a5ff49cc3075808be7356e089" name="aeffc020a5ff49cc3075808be7356e089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffc020a5ff49cc3075808be7356e089">&#9670;&#160;</a></span>SupportedVectorVarShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> SupportedVectorVarShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26980">26980</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00926">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00722">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00372">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00381">llvm::MVT::is256BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00577">llvm::ISD::SRA</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27759">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27273">LowerShift()</a>.</p>

</div>
</div>
<a id="ab8208dbb5e1bd820d048068a9c7e41bb" name="ab8208dbb5e1bd820d048068a9c7e41bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8208dbb5e1bd820d048068a9c7e41bb">&#9670;&#160;</a></span>TranslateIntegerX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateIntegerX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>SetCCOpcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04904">4904</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01226">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01228">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01217">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01219">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01218">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04923">TranslateX86CC()</a>.</p>

</div>
</div>
<a id="ab2e4cb621551faefc62d285fd35db6a8" name="ab2e4cb621551faefc62d285fd35db6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e4cb621551faefc62d285fd35db6a8">&#9670;&#160;</a></span>TranslateX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>SetCCOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isFP</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RHS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do a one-to-one translation of a <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04923">4923</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00102">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01228">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00139">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02623">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01226">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01228">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01213">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01207">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01209">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01208">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01211">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01210">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01212">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01215">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01217">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01219">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01218">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01220">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01214">llvm::ISD::SETUO</a>, <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04904">TranslateIntegerX86CC()</a>.</p>

</div>
</div>
<a id="a081a9e42036b3abfc6817945874ad750" name="a081a9e42036b3abfc6817945874ad750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081a9e42036b3abfc6817945874ad750">&#9670;&#160;</a></span>translateX86FSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> translateX86FSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>SetCCOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsAlwaysSignaling</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turns an <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> into a value suitable for SSE floating-point mask CMPs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22030">22030</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01224">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01226">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01225">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01228">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01227">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01229">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01213">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01207">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01209">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01208">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01211">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01210">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01212">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01215">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01217">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01216">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01219">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01218">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01220">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01214">llvm::ISD::SETUO</a>, and <a class="el" href="BitVector_8h_source.html#l00962">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22226">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="aa038574a2252340dd1eb6885856717ce" name="aa038574a2252340dd1eb6885856717ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa038574a2252340dd1eb6885856717ce">&#9670;&#160;</a></span>truncateVectorWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> truncateVectorWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>DstVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>In</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to recursively truncate vector elements in half with PACKSS/PACKUS. </p>
<p>It makes use of the fact that vectors with enough leading sign/zero bits prevent the PACKSS/PACKUS from saturating the results. AVX2 (Int256) sub-targets require extra shuffling as the PACK*S operates within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">20348</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00484">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05737">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01906">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00431">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00065">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00621">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00616">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="MathExtras_8h_source.html#l00492">llvm::isPowerOf2_32()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00404">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00432">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00433">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05887">splitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43529">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44738">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44675">combineVectorTruncationWithPACKSS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44661">combineVectorTruncationWithPACKUS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20348">truncateVectorWithPACK()</a>.</p>

</div>
</div>
<a id="a1da15799bcbc2b44ff28821c1d6d8938" name="a1da15799bcbc2b44ff28821c1d6d8938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da15799bcbc2b44ff28821c1d6d8938">&#9670;&#160;</a></span>useVectorCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> useVectorCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>FromVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>ToVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19211">19211</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00618">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00620">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00613">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00657">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00658">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19236">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="a20d9ecf254874e64ccf965ac120225b2" name="a20d9ecf254874e64ccf965ac120225b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d9ecf254874e64ccf965ac120225b2">&#9670;&#160;</a></span>vectorizeExtractedCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> vectorizeExtractedCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Cast</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction. </p>
<p>This will avoid an expensive round-trip between XMM and GPR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19236">19236</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05768">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01142">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01620">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08956">llvm::isNullConstant()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19211">useVectorCast()</a>.</p>

</div>
</div>
<a id="a6edfdb2ee22d183ae51d57796e56f8e3" name="a6edfdb2ee22d183ae51d57796e56f8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edfdb2ee22d183ae51d57796e56f8e3">&#9670;&#160;</a></span>widenSubVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Vec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ZeroNewElements</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05820">5820</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01335">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07464">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00753">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00926">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01146">llvm::SDValue::getValueType()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06023">getZeroVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00498">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34449">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35148">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35366">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09805">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37012">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05834">widenSubVector()</a>.</p>

</div>
</div>
<a id="a52454f48bb708641ee0dd9853e5f1558" name="a52454f48bb708641ee0dd9853e5f1558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52454f48bb708641ee0dd9853e5f1558">&#9670;&#160;</a></span>widenSubVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Vec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ZeroNewElements</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>WideSizeInBits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05834">5834</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01013">llvm::MVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05820">widenSubVector()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ae9a38b39135a226871c064af97abecd5" name="ae9a38b39135a226871c064af97abecd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a38b39135a226871c064af97abecd5">&#9670;&#160;</a></span>ExperimentalPrefLoopAlignment</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt; ExperimentalPrefLoopAlignment(&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">pref</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">alignment&quot;</a>, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">preferable</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a> alignment <a class="el" href="BBSectionsPrepare_8cpp.html#a5e5c642a0309c0657f3efa8a8b687008">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">experiments</a> (as log2 bytes)&quot; &quot;(<a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> last x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">pref</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a>-alignment <a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a> &quot; of <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a> header PC <a class="el" href="classllvm_1_1ilist__node__impl.html">will</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">be</a> 0).&quot;), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">pref</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">alignment&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(4)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">preferable</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a> alignment <a class="el" href="BBSectionsPrepare_8cpp.html#a5e5c642a0309c0657f3efa8a8b687008">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">experiments</a> (as log2 bytes)&quot; &quot;(<a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> last x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">pref</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a>-alignment <a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a> &quot; of <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">loop</a> header PC <a class="el" href="classllvm_1_1ilist__node__impl.html">will</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">be</a> 0).&quot;)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l00103">llvm::X86TargetLowering::X86TargetLowering()</a>.</p>

</div>
</div>
<a id="aa0e5ca83215ce876e14f3ad7f7099ada" name="aa0e5ca83215ce876e14f3ad7f7099ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e5ca83215ce876e14f3ad7f7099ada">&#9670;&#160;</a></span>ExperimentalUnorderedISEL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; ExperimentalUnorderedISEL(&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">unordered</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">atomic</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a>, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> instead <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> &quot; &quot;<a class="el" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> <a class="el" href="BBSectionsPrepare_8cpp.html#a5e5c642a0309c0657f3efa8a8b687008">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">unordered</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">atomic</a> loads <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> &quot; &quot;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> respectively.&quot;), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;x86-<a class="el" href="classllvm_1_1ilist__node__impl.html">experimental</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">unordered</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">atomic</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Use <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> instead <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> &quot; &quot;<a class="el" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> <a class="el" href="BBSectionsPrepare_8cpp.html#a5e5c642a0309c0657f3efa8a8b687008">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">unordered</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">atomic</a> loads <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> &quot; &quot;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> respectively.&quot;)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae92007c0cea0c65de2e94c36aa0a0be5" name="ae92007c0cea0c65de2e94c36aa0a0be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92007c0cea0c65de2e94c36aa0a0be5">&#9670;&#160;</a></span>MulConstantOptimization</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; MulConstantOptimization(&quot;mul-constant-<a class="el" href="classllvm_1_1ilist__node__impl.html">optimization&quot;</a>, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace '<a class="el" href="classllvm_1_1ilist__node__impl.html">mul</a> x, Const' <a class="el" href="classllvm_1_1ilist__node__impl.html">with</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">more</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">effective</a> <a class="el" href="MustExecute_8cpp.html#a2b8cdcb5ff2dc7197a4e2b5a38c11580">instructions</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">like</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">SHIFT</a>, <a class="el" href="classllvm_1_1ilist__node__impl.html">LEA</a>, etc.&quot;), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;mul-constant-<a class="el" href="classllvm_1_1ilist__node__impl.html">optimization&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace '<a class="el" href="classllvm_1_1ilist__node__impl.html">mul</a> x, Const' <a class="el" href="classllvm_1_1ilist__node__impl.html">with</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">more</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">effective</a> <a class="el" href="MustExecute_8cpp.html#a2b8cdcb5ff2dc7197a4e2b5a38c11580">instructions</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">like</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">SHIFT</a>, <a class="el" href="classllvm_1_1ilist__node__impl.html">LEA</a>, etc.&quot;)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l41549">combineMul()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:23 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
