// Seed: 395040219
module module_0 #(
    parameter id_1 = 32'd34
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [(  -1  !=  id_1  ) : id_1] id_4;
  parameter id_5 = -1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd25,
    parameter id_7 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  buf primCall (id_5, id_1);
  output wire id_2;
  inout logic [7:0] id_1;
  tri1 _id_7 = (-1);
  assign id_7 = id_1[1];
  wire id_8;
  assign id_8 = id_7;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_8
  );
  logic id_9;
  logic [id_7 : id_6] id_10;
endmodule
