
DAQ_NODE_h5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008758  08000260  08000260  00001260  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  080089b8  080089b8  000099b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ac4  08008ac4  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008ac4  08008ac4  0000a010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008ac4  08008ac4  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ac4  08008ac4  00009ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ac8  08008ac8  00009ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08008acc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002cc0  20000010  08008adc  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002cd0  08008adc  0000acd0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cdef  00000000  00000000  0000a046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cb3  00000000  00000000  00026e35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  0002aae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001368  00000000  00000000  0002c458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002eebb  00000000  00000000  0002d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cf20  00000000  00000000  0005c67b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00126e86  00000000  00000000  0007959b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a0421  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069e8  00000000  00000000  001a0464  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001a6e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000260 <__do_global_dtors_aux>:
 8000260:	b510      	push	{r4, lr}
 8000262:	4c05      	ldr	r4, [pc, #20]	@ (8000278 <__do_global_dtors_aux+0x18>)
 8000264:	7823      	ldrb	r3, [r4, #0]
 8000266:	b933      	cbnz	r3, 8000276 <__do_global_dtors_aux+0x16>
 8000268:	4b04      	ldr	r3, [pc, #16]	@ (800027c <__do_global_dtors_aux+0x1c>)
 800026a:	b113      	cbz	r3, 8000272 <__do_global_dtors_aux+0x12>
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <__do_global_dtors_aux+0x20>)
 800026e:	f3af 8000 	nop.w
 8000272:	2301      	movs	r3, #1
 8000274:	7023      	strb	r3, [r4, #0]
 8000276:	bd10      	pop	{r4, pc}
 8000278:	20000010 	.word	0x20000010
 800027c:	00000000 	.word	0x00000000
 8000280:	080089a0 	.word	0x080089a0

08000284 <frame_dummy>:
 8000284:	b508      	push	{r3, lr}
 8000286:	4b03      	ldr	r3, [pc, #12]	@ (8000294 <frame_dummy+0x10>)
 8000288:	b11b      	cbz	r3, 8000292 <frame_dummy+0xe>
 800028a:	4903      	ldr	r1, [pc, #12]	@ (8000298 <frame_dummy+0x14>)
 800028c:	4803      	ldr	r0, [pc, #12]	@ (800029c <frame_dummy+0x18>)
 800028e:	f3af 8000 	nop.w
 8000292:	bd08      	pop	{r3, pc}
 8000294:	00000000 	.word	0x00000000
 8000298:	20000014 	.word	0x20000014
 800029c:	080089a0 	.word	0x080089a0

080002a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* creation of nodeDataMutex */
  nodeDataMutexHandle = osMutexNew(&nodeDataMutex_attributes);
 80002a4:	481a      	ldr	r0, [pc, #104]	@ (8000310 <MX_FREERTOS_Init+0x70>)
 80002a6:	f005 fa3c 	bl	8005722 <osMutexNew>
 80002aa:	4603      	mov	r3, r0
 80002ac:	4a19      	ldr	r2, [pc, #100]	@ (8000314 <MX_FREERTOS_Init+0x74>)
 80002ae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  if(nodeDataMutexHandle == NULL)
 80002b0:	4b18      	ldr	r3, [pc, #96]	@ (8000314 <MX_FREERTOS_Init+0x74>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d101      	bne.n	80002bc <MX_FREERTOS_Init+0x1c>
  {
    Error_Handler();
 80002b8:	f000 fac6 	bl	8000848 <Error_Handler>

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */
  /* creation of wheelSpeedFrequency */
  wheelSpeedFrequencyHandle = osMessageQueueNew (16, sizeof(float), &wheelSpeedFrequency_attributes);
 80002bc:	4a16      	ldr	r2, [pc, #88]	@ (8000318 <MX_FREERTOS_Init+0x78>)
 80002be:	2104      	movs	r1, #4
 80002c0:	2010      	movs	r0, #16
 80002c2:	f005 fb39 	bl	8005938 <osMessageQueueNew>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a14      	ldr	r2, [pc, #80]	@ (800031c <MX_FREERTOS_Init+0x7c>)
 80002ca:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of canfdTXTask */
  canfdTXTaskHandle = osThreadNew(Start_canfdTXTask, NULL, &canfdTXTask_attributes);
 80002cc:	4a14      	ldr	r2, [pc, #80]	@ (8000320 <MX_FREERTOS_Init+0x80>)
 80002ce:	2100      	movs	r1, #0
 80002d0:	4814      	ldr	r0, [pc, #80]	@ (8000324 <MX_FREERTOS_Init+0x84>)
 80002d2:	f005 f93d 	bl	8005550 <osThreadNew>
 80002d6:	4603      	mov	r3, r0
 80002d8:	4a13      	ldr	r2, [pc, #76]	@ (8000328 <MX_FREERTOS_Init+0x88>)
 80002da:	6013      	str	r3, [r2, #0]

  /* creation of rpmEvalTask */
  rpmEvalTaskHandle = osThreadNew(Start_rpmEvalTask, NULL, &rpmEvalTask_attributes);
 80002dc:	4a13      	ldr	r2, [pc, #76]	@ (800032c <MX_FREERTOS_Init+0x8c>)
 80002de:	2100      	movs	r1, #0
 80002e0:	4813      	ldr	r0, [pc, #76]	@ (8000330 <MX_FREERTOS_Init+0x90>)
 80002e2:	f005 f935 	bl	8005550 <osThreadNew>
 80002e6:	4603      	mov	r3, r0
 80002e8:	4a12      	ldr	r2, [pc, #72]	@ (8000334 <MX_FREERTOS_Init+0x94>)
 80002ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  if((canfdTXTaskHandle == NULL)||(rpmEvalTaskHandle == NULL))
 80002ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000328 <MX_FREERTOS_Init+0x88>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d003      	beq.n	80002fc <MX_FREERTOS_Init+0x5c>
 80002f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000334 <MX_FREERTOS_Init+0x94>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d101      	bne.n	8000300 <MX_FREERTOS_Init+0x60>
  {
    Error_Handler();
 80002fc:	f000 faa4 	bl	8000848 <Error_Handler>
  }
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of rpmEvent */
  rpmEventHandle = osEventFlagsNew(&rpmEvent_attributes);
 8000300:	480d      	ldr	r0, [pc, #52]	@ (8000338 <MX_FREERTOS_Init+0x98>)
 8000302:	f005 f9d0 	bl	80056a6 <osEventFlagsNew>
 8000306:	4603      	mov	r3, r0
 8000308:	4a0c      	ldr	r2, [pc, #48]	@ (800033c <MX_FREERTOS_Init+0x9c>)
 800030a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800030c:	bf00      	nop
 800030e:	bd80      	pop	{r7, pc}
 8000310:	08008a60 	.word	0x08008a60
 8000314:	20000078 	.word	0x20000078
 8000318:	08008a70 	.word	0x08008a70
 800031c:	2000007c 	.word	0x2000007c
 8000320:	08008a18 	.word	0x08008a18
 8000324:	08000341 	.word	0x08000341
 8000328:	20000070 	.word	0x20000070
 800032c:	08008a3c 	.word	0x08008a3c
 8000330:	080003b1 	.word	0x080003b1
 8000334:	20000074 	.word	0x20000074
 8000338:	08008a88 	.word	0x08008a88
 800033c:	20000080 	.word	0x20000080

08000340 <Start_canfdTXTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_canfdTXTask */
void Start_canfdTXTask(void *argument)
{
 8000340:	b590      	push	{r4, r7, lr}
 8000342:	b085      	sub	sp, #20
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN canfdTXTask */
	initFDCANTransmissionHeader(&FDCAN2_TxHeader);
 8000348:	4814      	ldr	r0, [pc, #80]	@ (800039c <Start_canfdTXTask+0x5c>)
 800034a:	f000 f921 	bl	8000590 <initFDCANTransmissionHeader>
	uint32_t canfd_message_extended_id = 0x000;
 800034e:	2300      	movs	r3, #0
 8000350:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	configureFDCANTransmissionHeader(&FDCAN2_TxHeader,canfd_message_extended_id,FDCAN_DLC_BYTES_16); //16 byte data size
 8000352:	220a      	movs	r2, #10
 8000354:	68f9      	ldr	r1, [r7, #12]
 8000356:	4811      	ldr	r0, [pc, #68]	@ (800039c <Start_canfdTXTask+0x5c>)
 8000358:	f000 f93f 	bl	80005da <configureFDCANTransmissionHeader>
	  osMutexAcquire(nodeDataMutexHandle,osWaitForever);
 800035c:	4b10      	ldr	r3, [pc, #64]	@ (80003a0 <Start_canfdTXTask+0x60>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000364:	4618      	mov	r0, r3
 8000366:	f005 fa61 	bl	800582c <osMutexAcquire>
	  memcpy(FDCAN2_txMessageData, &nodeData, sizeof(NodeDataTypeDef));
 800036a:	4a0e      	ldr	r2, [pc, #56]	@ (80003a4 <Start_canfdTXTask+0x64>)
 800036c:	4b0e      	ldr	r3, [pc, #56]	@ (80003a8 <Start_canfdTXTask+0x68>)
 800036e:	4614      	mov	r4, r2
 8000370:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000372:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  osMutexRelease(nodeDataMutexHandle);
 8000376:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <Start_canfdTXTask+0x60>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	4618      	mov	r0, r3
 800037c:	f005 faa0 	bl	80058c0 <osMutexRelease>
	if(HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2,&FDCAN2_TxHeader,FDCAN2_txMessageData) != HAL_OK){
 8000380:	4a08      	ldr	r2, [pc, #32]	@ (80003a4 <Start_canfdTXTask+0x64>)
 8000382:	4906      	ldr	r1, [pc, #24]	@ (800039c <Start_canfdTXTask+0x5c>)
 8000384:	4809      	ldr	r0, [pc, #36]	@ (80003ac <Start_canfdTXTask+0x6c>)
 8000386:	f001 f87c 	bl	8001482 <HAL_FDCAN_AddMessageToTxFifoQ>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <Start_canfdTXTask+0x54>
		Error_Handler();
 8000390:	f000 fa5a 	bl	8000848 <Error_Handler>
	}

    osDelay(1);
 8000394:	2001      	movs	r0, #1
 8000396:	f005 f96c 	bl	8005672 <osDelay>
	configureFDCANTransmissionHeader(&FDCAN2_TxHeader,canfd_message_extended_id,FDCAN_DLC_BYTES_16); //16 byte data size
 800039a:	e7da      	b.n	8000352 <Start_canfdTXTask+0x12>
 800039c:	2000002c 	.word	0x2000002c
 80003a0:	20000078 	.word	0x20000078
 80003a4:	20000050 	.word	0x20000050
 80003a8:	20000060 	.word	0x20000060
 80003ac:	20000084 	.word	0x20000084

080003b0 <Start_rpmEvalTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_rpmEvalTask */
void Start_rpmEvalTask(void *argument)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN rpmEvalTask */
	float wheelSpeedQueueMsg = 0;
 80003b8:	f04f 0300 	mov.w	r3, #0
 80003bc:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
	for (;;)
	{
	    if (osMessageQueueGet(wheelSpeedFrequencyHandle, &wheelSpeedQueueMsg, NULL, osWaitForever) != osOK)
 80003be:	4b17      	ldr	r3, [pc, #92]	@ (800041c <Start_rpmEvalTask+0x6c>)
 80003c0:	6818      	ldr	r0, [r3, #0]
 80003c2:	f107 010c 	add.w	r1, r7, #12
 80003c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80003ca:	2200      	movs	r2, #0
 80003cc:	f005 fb80 	bl	8005ad0 <osMessageQueueGet>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d002      	beq.n	80003dc <Start_rpmEvalTask+0x2c>
	    {
	      Error_Handler();
 80003d6:	f000 fa37 	bl	8000848 <Error_Handler>
 80003da:	e7f0      	b.n	80003be <Start_rpmEvalTask+0xe>
	    }
	    else
	    {
	      /* Check if it is the correct message */
	      if(wheelSpeedQueueMsg > 0.0f)
 80003dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80003e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80003e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003e8:	dd17      	ble.n	800041a <Start_rpmEvalTask+0x6a>
	      {
	        /* Toggle LED1 (LED_GREEN) */
	    	  osMutexAcquire(nodeDataMutexHandle,osWaitForever);
 80003ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000420 <Start_rpmEvalTask+0x70>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80003f2:	4618      	mov	r0, r3
 80003f4:	f005 fa1a 	bl	800582c <osMutexAcquire>
	    	  nodeData.wheelSpeed = wheelSpeedQueueMsg;
 80003f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80003fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000400:	ee17 2a90 	vmov	r2, s15
 8000404:	4b07      	ldr	r3, [pc, #28]	@ (8000424 <Start_rpmEvalTask+0x74>)
 8000406:	605a      	str	r2, [r3, #4]
	    	  osMutexRelease(nodeDataMutexHandle);
 8000408:	4b05      	ldr	r3, [pc, #20]	@ (8000420 <Start_rpmEvalTask+0x70>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	4618      	mov	r0, r3
 800040e:	f005 fa57 	bl	80058c0 <osMutexRelease>

	        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000412:	2120      	movs	r1, #32
 8000414:	4804      	ldr	r0, [pc, #16]	@ (8000428 <Start_rpmEvalTask+0x78>)
 8000416:	f001 facd 	bl	80019b4 <HAL_GPIO_TogglePin>
	    if (osMessageQueueGet(wheelSpeedFrequencyHandle, &wheelSpeedQueueMsg, NULL, osWaitForever) != osOK)
 800041a:	e7d0      	b.n	80003be <Start_rpmEvalTask+0xe>
 800041c:	2000007c 	.word	0x2000007c
 8000420:	20000078 	.word	0x20000078
 8000424:	20000060 	.word	0x20000060
 8000428:	42020000 	.word	0x42020000

0800042c <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000430:	4b20      	ldr	r3, [pc, #128]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000432:	4a21      	ldr	r2, [pc, #132]	@ (80004b8 <MX_FDCAN2_Init+0x8c>)
 8000434:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000436:	4b1f      	ldr	r3, [pc, #124]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000438:	2200      	movs	r2, #0
 800043a:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800043c:	4b1d      	ldr	r3, [pc, #116]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 800043e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000442:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000444:	4b1b      	ldr	r3, [pc, #108]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000446:	2200      	movs	r2, #0
 8000448:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800044a:	4b1a      	ldr	r3, [pc, #104]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 800044c:	2200      	movs	r2, #0
 800044e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000450:	4b18      	ldr	r3, [pc, #96]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000452:	2200      	movs	r2, #0
 8000454:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000456:	4b17      	ldr	r3, [pc, #92]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000458:	2200      	movs	r2, #0
 800045a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 4;
 800045c:	4b15      	ldr	r3, [pc, #84]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 800045e:	2204      	movs	r2, #4
 8000460:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8000462:	4b14      	ldr	r3, [pc, #80]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000464:	2202      	movs	r2, #2
 8000466:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 7;
 8000468:	4b12      	ldr	r3, [pc, #72]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 800046a:	2207      	movs	r2, #7
 800046c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800046e:	4b11      	ldr	r3, [pc, #68]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000470:	2202      	movs	r2, #2
 8000472:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000474:	4b0f      	ldr	r3, [pc, #60]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000476:	2201      	movs	r2, #1
 8000478:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 9;
 800047a:	4b0e      	ldr	r3, [pc, #56]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 800047c:	2209      	movs	r2, #9
 800047e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 10;
 8000480:	4b0c      	ldr	r3, [pc, #48]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000482:	220a      	movs	r2, #10
 8000484:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 9;
 8000486:	4b0b      	ldr	r3, [pc, #44]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000488:	2209      	movs	r2, #9
 800048a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800048c:	4b09      	ldr	r3, [pc, #36]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 800048e:	2200      	movs	r2, #0
 8000490:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 1;
 8000492:	4b08      	ldr	r3, [pc, #32]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 8000494:	2201      	movs	r2, #1
 8000496:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000498:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 800049a:	2200      	movs	r2, #0
 800049c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800049e:	4805      	ldr	r0, [pc, #20]	@ (80004b4 <MX_FDCAN2_Init+0x88>)
 80004a0:	f000 fde2 	bl	8001068 <HAL_FDCAN_Init>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 80004aa:	f000 f9cd 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	20000084 	.word	0x20000084
 80004b8:	4000a800 	.word	0x4000a800

080004bc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b0be      	sub	sp, #248	@ 0xf8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	605a      	str	r2, [r3, #4]
 80004ce:	609a      	str	r2, [r3, #8]
 80004d0:	60da      	str	r2, [r3, #12]
 80004d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004d4:	f107 0310 	add.w	r3, r7, #16
 80004d8:	22d0      	movs	r2, #208	@ 0xd0
 80004da:	2100      	movs	r1, #0
 80004dc:	4618      	mov	r0, r3
 80004de:	f008 fa24 	bl	800892a <memset>
  if(fdcanHandle->Instance==FDCAN2)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a27      	ldr	r2, [pc, #156]	@ (8000584 <HAL_FDCAN_MspInit+0xc8>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d147      	bne.n	800057c <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80004ec:	f04f 0200 	mov.w	r2, #0
 80004f0:	f04f 0304 	mov.w	r3, #4
 80004f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 80004f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80004fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000500:	f107 0310 	add.w	r3, r7, #16
 8000504:	4618      	mov	r0, r3
 8000506:	f002 fa05 	bl	8002914 <HAL_RCCEx_PeriphCLKConfig>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d001      	beq.n	8000514 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000510:	f000 f99a 	bl	8000848 <Error_Handler>
    }

    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000514:	4b1c      	ldr	r3, [pc, #112]	@ (8000588 <HAL_FDCAN_MspInit+0xcc>)
 8000516:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800051a:	4a1b      	ldr	r2, [pc, #108]	@ (8000588 <HAL_FDCAN_MspInit+0xcc>)
 800051c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000520:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000524:	4b18      	ldr	r3, [pc, #96]	@ (8000588 <HAL_FDCAN_MspInit+0xcc>)
 8000526:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800052a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000532:	4b15      	ldr	r3, [pc, #84]	@ (8000588 <HAL_FDCAN_MspInit+0xcc>)
 8000534:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000538:	4a13      	ldr	r2, [pc, #76]	@ (8000588 <HAL_FDCAN_MspInit+0xcc>)
 800053a:	f043 0302 	orr.w	r3, r3, #2
 800053e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000542:	4b11      	ldr	r3, [pc, #68]	@ (8000588 <HAL_FDCAN_MspInit+0xcc>)
 8000544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000548:	f003 0302 	and.w	r3, r3, #2
 800054c:	60bb      	str	r3, [r7, #8]
 800054e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000550:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000554:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000558:	2302      	movs	r3, #2
 800055a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000564:	2300      	movs	r3, #0
 8000566:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800056a:	2309      	movs	r3, #9
 800056c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000570:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000574:	4619      	mov	r1, r3
 8000576:	4805      	ldr	r0, [pc, #20]	@ (800058c <HAL_FDCAN_MspInit+0xd0>)
 8000578:	f001 f8a6 	bl	80016c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800057c:	bf00      	nop
 800057e:	37f8      	adds	r7, #248	@ 0xf8
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	4000a800 	.word	0x4000a800
 8000588:	44020c00 	.word	0x44020c00
 800058c:	42020400 	.word	0x42020400

08000590 <initFDCANTransmissionHeader>:
  /* USER CODE END FDCAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void initFDCANTransmissionHeader(FDCAN_TxHeaderTypeDef *tx_header) {
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	tx_header->IdType = FDCAN_EXTENDED_ID;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800059e:	605a      	str	r2, [r3, #4]
	tx_header->TxFrameType = FDCAN_DATA_FRAME;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
	tx_header->DataLength = FDCAN_DLC_BYTES_16;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	220a      	movs	r2, #10
 80005aa:	60da      	str	r2, [r3, #12]
	tx_header->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2200      	movs	r2, #0
 80005b0:	611a      	str	r2, [r3, #16]
	tx_header->BitRateSwitch = FDCAN_BRS_ON;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80005b8:	615a      	str	r2, [r3, #20]
	tx_header->FDFormat = FDCAN_FD_CAN;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80005c0:	619a      	str	r2, [r3, #24]
	tx_header->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2200      	movs	r2, #0
 80005c6:	61da      	str	r2, [r3, #28]
	tx_header->MessageMarker = 0;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	621a      	str	r2, [r3, #32]
}
 80005ce:	bf00      	nop
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <configureFDCANTransmissionHeader>:
void configureFDCANTransmissionHeader(FDCAN_TxHeaderTypeDef *tx_header, uint32_t ID, uint32_t DLC_BYTES) {
 80005da:	b480      	push	{r7}
 80005dc:	b085      	sub	sp, #20
 80005de:	af00      	add	r7, sp, #0
 80005e0:	60f8      	str	r0, [r7, #12]
 80005e2:	60b9      	str	r1, [r7, #8]
 80005e4:	607a      	str	r2, [r7, #4]
	tx_header->Identifier = ID;
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	601a      	str	r2, [r3, #0]
	tx_header->DataLength = DLC_BYTES;
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	60da      	str	r2, [r3, #12]
}
 80005f2:	bf00      	nop
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b088      	sub	sp, #32
 8000604:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000606:	f107 030c 	add.w	r3, r7, #12
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]
 8000614:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b1a      	ldr	r3, [pc, #104]	@ (8000680 <MX_GPIO_Init+0x80>)
 8000618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800061c:	4a18      	ldr	r2, [pc, #96]	@ (8000680 <MX_GPIO_Init+0x80>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000626:	4b16      	ldr	r3, [pc, #88]	@ (8000680 <MX_GPIO_Init+0x80>)
 8000628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000634:	4b12      	ldr	r3, [pc, #72]	@ (8000680 <MX_GPIO_Init+0x80>)
 8000636:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800063a:	4a11      	ldr	r2, [pc, #68]	@ (8000680 <MX_GPIO_Init+0x80>)
 800063c:	f043 0302 	orr.w	r3, r3, #2
 8000640:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000644:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <MX_GPIO_Init+0x80>)
 8000646:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800064a:	f003 0302 	and.w	r3, r3, #2
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2120      	movs	r1, #32
 8000656:	480b      	ldr	r0, [pc, #44]	@ (8000684 <MX_GPIO_Init+0x84>)
 8000658:	f001 f994 	bl	8001984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800065c:	2320      	movs	r3, #32
 800065e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000660:	2301      	movs	r3, #1
 8000662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000668:	2300      	movs	r3, #0
 800066a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	4619      	mov	r1, r3
 8000672:	4804      	ldr	r0, [pc, #16]	@ (8000684 <MX_GPIO_Init+0x84>)
 8000674:	f001 f828 	bl	80016c8 <HAL_GPIO_Init>

}
 8000678:	bf00      	nop
 800067a:	3720      	adds	r7, #32
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	44020c00 	.word	0x44020c00
 8000684:	42020000 	.word	0x42020000

08000688 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 800068c:	f001 f9ac 	bl	80019e8 <HAL_ICACHE_Enable>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8000696:	f000 f8d7 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b088      	sub	sp, #32
 80006a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a6:	f000 fb5f 	bl	8000d68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006aa:	f000 f847 	bl	800073c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ae:	f7ff ffa7 	bl	8000600 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 80006b2:	f7ff febb 	bl	800042c <MX_FDCAN2_Init>
  MX_TIM3_Init();
 80006b6:	f000 f9f9 	bl	8000aac <MX_TIM3_Init>
  MX_ICACHE_Init();
 80006ba:	f7ff ffe5 	bl	8000688 <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80006be:	2100      	movs	r1, #0
 80006c0:	481c      	ldr	r0, [pc, #112]	@ (8000734 <main+0x94>)
 80006c2:	f003 fd7f 	bl	80041c4 <HAL_TIM_IC_Start_IT>

  //RX_FILTER_ID defined in  * main.c *
  FDCAN_FilterTypeDef        sFilterConfig;
  sFilterConfig.IdType       = FDCAN_EXTENDED_ID;
 80006c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006ca:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex  = 0U;
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType   = FDCAN_FILTER_DUAL;
 80006d0:	2301      	movs	r3, #1
 80006d2:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80006d4:	2301      	movs	r3, #1
 80006d6:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1    = RX_FILTER_ID;
 80006d8:	f240 3321 	movw	r3, #801	@ 0x321
 80006dc:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2    = RX_FILTER_ID; /* For acceptance, MessageID and FilterID1 must match exactly */
 80006de:	f240 3321 	movw	r3, #801	@ 0x321
 80006e2:	617b      	str	r3, [r7, #20]

  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 80006e4:	463b      	mov	r3, r7
 80006e6:	4619      	mov	r1, r3
 80006e8:	4813      	ldr	r0, [pc, #76]	@ (8000738 <main+0x98>)
 80006ea:	f000 fe17 	bl	800131c <HAL_FDCAN_ConfigFilter>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <main+0x58>
  {
	  Error_Handler();
 80006f4:	f000 f8a8 	bl	8000848 <Error_Handler>
  /**
   *  Configure global filter:
   *    - Reject all remote frames with STD and EXT ID
   *    - Reject non matching frames with STD ID and EXT ID
   */
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 80006f8:	2301      	movs	r3, #1
 80006fa:	9300      	str	r3, [sp, #0]
 80006fc:	2301      	movs	r3, #1
 80006fe:	2202      	movs	r2, #2
 8000700:	2102      	movs	r1, #2
 8000702:	480d      	ldr	r0, [pc, #52]	@ (8000738 <main+0x98>)
 8000704:	f000 fe64 	bl	80013d0 <HAL_FDCAN_ConfigGlobalFilter>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <main+0x72>
		  FDCAN_REJECT, FDCAN_REJECT,
		  FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE) != HAL_OK)
  {
	  Error_Handler();
 800070e:	f000 f89b 	bl	8000848 <Error_Handler>
  }

  /* Start FDCAN controller */
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8000712:	4809      	ldr	r0, [pc, #36]	@ (8000738 <main+0x98>)
 8000714:	f000 fe8d 	bl	8001432 <HAL_FDCAN_Start>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <main+0x82>
  {
	  Error_Handler();
 800071e:	f000 f893 	bl	8000848 <Error_Handler>
  }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000722:	f004 fec5 	bl	80054b0 <osKernelInitialize>
  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 8000726:	f7ff fdbb 	bl	80002a0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800072a:	f004 fee7 	bl	80054fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800072e:	bf00      	nop
 8000730:	e7fd      	b.n	800072e <main+0x8e>
 8000732:	bf00      	nop
 8000734:	20000148 	.word	0x20000148
 8000738:	20000084 	.word	0x20000084

0800073c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b09c      	sub	sp, #112	@ 0x70
 8000740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000742:	f107 0320 	add.w	r3, r7, #32
 8000746:	2250      	movs	r2, #80	@ 0x50
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f008 f8ed 	bl	800892a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000750:	f107 0308 	add.w	r3, r7, #8
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
 8000760:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000762:	4b2e      	ldr	r3, [pc, #184]	@ (800081c <SystemClock_Config+0xe0>)
 8000764:	691b      	ldr	r3, [r3, #16]
 8000766:	4a2d      	ldr	r2, [pc, #180]	@ (800081c <SystemClock_Config+0xe0>)
 8000768:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800076c:	6113      	str	r3, [r2, #16]
 800076e:	4b2b      	ldr	r3, [pc, #172]	@ (800081c <SystemClock_Config+0xe0>)
 8000770:	691b      	ldr	r3, [r3, #16]
 8000772:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800077a:	bf00      	nop
 800077c:	4b27      	ldr	r3, [pc, #156]	@ (800081c <SystemClock_Config+0xe0>)
 800077e:	695b      	ldr	r3, [r3, #20]
 8000780:	f003 0308 	and.w	r3, r3, #8
 8000784:	2b08      	cmp	r3, #8
 8000786:	d1f9      	bne.n	800077c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000788:	2302      	movs	r3, #2
 800078a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800078c:	2301      	movs	r3, #1
 800078e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000790:	2308      	movs	r3, #8
 8000792:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000794:	2340      	movs	r3, #64	@ 0x40
 8000796:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000798:	2302      	movs	r3, #2
 800079a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSI;
 800079c:	2301      	movs	r3, #1
 800079e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007a0:	2304      	movs	r3, #4
 80007a2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 80007a4:	233c      	movs	r3, #60	@ 0x3c
 80007a6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 12;
 80007ac:	230c      	movs	r3, #12
 80007ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 80007b4:	230c      	movs	r3, #12
 80007b6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80007b8:	2300      	movs	r3, #0
 80007ba:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c0:	f107 0320 	add.w	r3, r7, #32
 80007c4:	4618      	mov	r0, r3
 80007c6:	f001 f91f 	bl	8001a08 <HAL_RCC_OscConfig>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007d0:	f000 f83a 	bl	8000848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d4:	231f      	movs	r3, #31
 80007d6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d8:	2303      	movs	r3, #3
 80007da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ec:	f107 0308 	add.w	r3, r7, #8
 80007f0:	2105      	movs	r1, #5
 80007f2:	4618      	mov	r0, r3
 80007f4:	f001 fd40 	bl	8002278 <HAL_RCC_ClockConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007fe:	f000 f823 	bl	8000848 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000802:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <SystemClock_Config+0xe4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800080a:	4a05      	ldr	r2, [pc, #20]	@ (8000820 <SystemClock_Config+0xe4>)
 800080c:	f043 0320 	orr.w	r3, r3, #32
 8000810:	6013      	str	r3, [r2, #0]
}
 8000812:	bf00      	nop
 8000814:	3770      	adds	r7, #112	@ 0x70
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	44020800 	.word	0x44020800
 8000820:	40022000 	.word	0x40022000

08000824 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a04      	ldr	r2, [pc, #16]	@ (8000844 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d101      	bne.n	800083a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000836:	f000 fabf 	bl	8000db8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40001000 	.word	0x40001000

08000848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084c:	b672      	cpsid	i
}
 800084e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <Error_Handler+0x8>

08000854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000858:	2200      	movs	r2, #0
 800085a:	210f      	movs	r1, #15
 800085c:	f06f 0001 	mvn.w	r0, #1
 8000860:	f000 fb82 	bl	8000f68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}

08000868 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08e      	sub	sp, #56	@ 0x38
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000870:	4b33      	ldr	r3, [pc, #204]	@ (8000940 <HAL_InitTick+0xd8>)
 8000872:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000876:	4a32      	ldr	r2, [pc, #200]	@ (8000940 <HAL_InitTick+0xd8>)
 8000878:	f043 0310 	orr.w	r3, r3, #16
 800087c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000880:	4b2f      	ldr	r3, [pc, #188]	@ (8000940 <HAL_InitTick+0xd8>)
 8000882:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000886:	f003 0310 	and.w	r3, r3, #16
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800088e:	f107 020c 	add.w	r2, r7, #12
 8000892:	f107 0310 	add.w	r3, r7, #16
 8000896:	4611      	mov	r1, r2
 8000898:	4618      	mov	r0, r3
 800089a:	f002 f803 	bl	80028a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80008a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d103      	bne.n	80008b0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008a8:	f001 ffe6 	bl	8002878 <HAL_RCC_GetPCLK1Freq>
 80008ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80008ae:	e004      	b.n	80008ba <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80008b0:	f001 ffe2 	bl	8002878 <HAL_RCC_GetPCLK1Freq>
 80008b4:	4603      	mov	r3, r0
 80008b6:	005b      	lsls	r3, r3, #1
 80008b8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 100KHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 80008ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008bc:	095b      	lsrs	r3, r3, #5
 80008be:	4a21      	ldr	r2, [pc, #132]	@ (8000944 <HAL_InitTick+0xdc>)
 80008c0:	fba2 2303 	umull	r2, r3, r2, r3
 80008c4:	09db      	lsrs	r3, r3, #7
 80008c6:	3b01      	subs	r3, #1
 80008c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80008ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000948 <HAL_InitTick+0xe0>)
 80008cc:	4a1f      	ldr	r2, [pc, #124]	@ (800094c <HAL_InitTick+0xe4>)
 80008ce:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/100000 - 1) to have a 100KHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (100000U / 1000U) - 1U;
 80008d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000948 <HAL_InitTick+0xe0>)
 80008d2:	2263      	movs	r2, #99	@ 0x63
 80008d4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80008d6:	4a1c      	ldr	r2, [pc, #112]	@ (8000948 <HAL_InitTick+0xe0>)
 80008d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008da:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80008dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000948 <HAL_InitTick+0xe0>)
 80008de:	2200      	movs	r2, #0
 80008e0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e2:	4b19      	ldr	r3, [pc, #100]	@ (8000948 <HAL_InitTick+0xe0>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80008e8:	4817      	ldr	r0, [pc, #92]	@ (8000948 <HAL_InitTick+0xe0>)
 80008ea:	f003 fb03 	bl	8003ef4 <HAL_TIM_Base_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80008f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d118      	bne.n	800092e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80008fc:	4812      	ldr	r0, [pc, #72]	@ (8000948 <HAL_InitTick+0xe0>)
 80008fe:	f003 fb51 	bl	8003fa4 <HAL_TIM_Base_Start_IT>
 8000902:	4603      	mov	r3, r0
 8000904:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000908:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800090c:	2b00      	cmp	r3, #0
 800090e:	d10e      	bne.n	800092e <HAL_InitTick+0xc6>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2b0f      	cmp	r3, #15
 8000914:	d808      	bhi.n	8000928 <HAL_InitTick+0xc0>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 8000916:	2200      	movs	r2, #0
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	2031      	movs	r0, #49	@ 0x31
 800091c:	f000 fb24 	bl	8000f68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000920:	4a0b      	ldr	r2, [pc, #44]	@ (8000950 <HAL_InitTick+0xe8>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
 8000926:	e002      	b.n	800092e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000928:	2301      	movs	r3, #1
 800092a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
}

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800092e:	2031      	movs	r0, #49	@ 0x31
 8000930:	f000 fb34 	bl	8000f9c <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
 8000934:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000938:	4618      	mov	r0, r3
 800093a:	3738      	adds	r7, #56	@ 0x38
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	44020c00 	.word	0x44020c00
 8000944:	0a7c5ac5 	.word	0x0a7c5ac5
 8000948:	200000e8 	.word	0x200000e8
 800094c:	40001000 	.word	0x40001000
 8000950:	20000004 	.word	0x20000004

08000954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <NMI_Handler+0x4>

0800095c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000960:	bf00      	nop
 8000962:	e7fd      	b.n	8000960 <HardFault_Handler+0x4>

08000964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000968:	bf00      	nop
 800096a:	e7fd      	b.n	8000968 <MemManage_Handler+0x4>

0800096c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000970:	bf00      	nop
 8000972:	e7fd      	b.n	8000970 <BusFault_Handler+0x4>

08000974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000978:	bf00      	nop
 800097a:	e7fd      	b.n	8000978 <UsageFault_Handler+0x4>

0800097c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
	...

0800098c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000990:	4802      	ldr	r0, [pc, #8]	@ (800099c <TIM3_IRQHandler+0x10>)
 8000992:	f003 fd9d 	bl	80044d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20000148 	.word	0x20000148

080009a0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80009a4:	4802      	ldr	r0, [pc, #8]	@ (80009b0 <TIM6_IRQHandler+0x10>)
 80009a6:	f003 fd93 	bl	80044d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	200000e8 	.word	0x200000e8

080009b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009ba:	4b35      	ldr	r3, [pc, #212]	@ (8000a90 <SystemInit+0xdc>)
 80009bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009c0:	4a33      	ldr	r2, [pc, #204]	@ (8000a90 <SystemInit+0xdc>)
 80009c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80009ca:	4b32      	ldr	r3, [pc, #200]	@ (8000a94 <SystemInit+0xe0>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80009d0:	4b30      	ldr	r3, [pc, #192]	@ (8000a94 <SystemInit+0xe0>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80009d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000a94 <SystemInit+0xe0>)
 80009d8:	2200      	movs	r2, #0
 80009da:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80009dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000a94 <SystemInit+0xe0>)
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	492c      	ldr	r1, [pc, #176]	@ (8000a94 <SystemInit+0xe0>)
 80009e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000a98 <SystemInit+0xe4>)
 80009e4:	4013      	ands	r3, r2
 80009e6:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80009e8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a94 <SystemInit+0xe0>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80009ee:	4b29      	ldr	r3, [pc, #164]	@ (8000a94 <SystemInit+0xe0>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80009f4:	4b27      	ldr	r3, [pc, #156]	@ (8000a94 <SystemInit+0xe0>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80009fa:	4b26      	ldr	r3, [pc, #152]	@ (8000a94 <SystemInit+0xe0>)
 80009fc:	4a27      	ldr	r2, [pc, #156]	@ (8000a9c <SystemInit+0xe8>)
 80009fe:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000a00:	4b24      	ldr	r3, [pc, #144]	@ (8000a94 <SystemInit+0xe0>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000a06:	4b23      	ldr	r3, [pc, #140]	@ (8000a94 <SystemInit+0xe0>)
 8000a08:	4a24      	ldr	r2, [pc, #144]	@ (8000a9c <SystemInit+0xe8>)
 8000a0a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000a0c:	4b21      	ldr	r3, [pc, #132]	@ (8000a94 <SystemInit+0xe0>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000a12:	4b20      	ldr	r3, [pc, #128]	@ (8000a94 <SystemInit+0xe0>)
 8000a14:	4a21      	ldr	r2, [pc, #132]	@ (8000a9c <SystemInit+0xe8>)
 8000a16:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000a18:	4b1e      	ldr	r3, [pc, #120]	@ (8000a94 <SystemInit+0xe0>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000a94 <SystemInit+0xe0>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a1c      	ldr	r2, [pc, #112]	@ (8000a94 <SystemInit+0xe0>)
 8000a24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a28:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <SystemInit+0xe0>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a30:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <SystemInit+0xdc>)
 8000a32:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000a36:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000a38:	4b19      	ldr	r3, [pc, #100]	@ (8000aa0 <SystemInit+0xec>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000a40:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000a48:	d003      	beq.n	8000a52 <SystemInit+0x9e>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000a50:	d117      	bne.n	8000a82 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000a52:	4b13      	ldr	r3, [pc, #76]	@ (8000aa0 <SystemInit+0xec>)
 8000a54:	69db      	ldr	r3, [r3, #28]
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d005      	beq.n	8000a6a <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000a5e:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <SystemInit+0xec>)
 8000a60:	4a10      	ldr	r2, [pc, #64]	@ (8000aa4 <SystemInit+0xf0>)
 8000a62:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000a64:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa0 <SystemInit+0xec>)
 8000a66:	4a10      	ldr	r2, [pc, #64]	@ (8000aa8 <SystemInit+0xf4>)
 8000a68:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa0 <SystemInit+0xec>)
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000aa0 <SystemInit+0xec>)
 8000a70:	f043 0302 	orr.w	r3, r3, #2
 8000a74:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000a76:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa0 <SystemInit+0xec>)
 8000a78:	69db      	ldr	r3, [r3, #28]
 8000a7a:	4a09      	ldr	r2, [pc, #36]	@ (8000aa0 <SystemInit+0xec>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	61d3      	str	r3, [r2, #28]
  }
}
 8000a82:	bf00      	nop
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	e000ed00 	.word	0xe000ed00
 8000a94:	44020c00 	.word	0x44020c00
 8000a98:	eae2eae3 	.word	0xeae2eae3
 8000a9c:	01010280 	.word	0x01010280
 8000aa0:	40022000 	.word	0x40022000
 8000aa4:	08192a3b 	.word	0x08192a3b
 8000aa8:	4c5d6e7f 	.word	0x4c5d6e7f

08000aac <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08c      	sub	sp, #48	@ 0x30
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ab2:	f107 0320 	add.w	r3, r7, #32
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ad8:	4b2b      	ldr	r3, [pc, #172]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000ada:	4a2c      	ldr	r2, [pc, #176]	@ (8000b8c <MX_TIM3_Init+0xe0>)
 8000adc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8000ade:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000ae0:	2259      	movs	r2, #89	@ 0x59
 8000ae2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae4:	4b28      	ldr	r3, [pc, #160]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000aea:	4b27      	ldr	r3, [pc, #156]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000aec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000af0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af2:	4b25      	ldr	r3, [pc, #148]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af8:	4b23      	ldr	r3, [pc, #140]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000afe:	4822      	ldr	r0, [pc, #136]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000b00:	f003 f9f8 	bl	8003ef4 <HAL_TIM_Base_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8000b0a:	f7ff fe9d 	bl	8000848 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b12:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b14:	f107 0320 	add.w	r3, r7, #32
 8000b18:	4619      	mov	r1, r3
 8000b1a:	481b      	ldr	r0, [pc, #108]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000b1c:	f003 fec4 	bl	80048a8 <HAL_TIM_ConfigClockSource>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000b26:	f7ff fe8f 	bl	8000848 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000b2a:	4817      	ldr	r0, [pc, #92]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000b2c:	f003 fae8 	bl	8004100 <HAL_TIM_IC_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8000b36:	f7ff fe87 	bl	8000848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b42:	f107 0314 	add.w	r3, r7, #20
 8000b46:	4619      	mov	r1, r3
 8000b48:	480f      	ldr	r0, [pc, #60]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000b4a:	f004 fb31 	bl	80051b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8000b54:	f7ff fe78 	bl	8000848 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4806      	ldr	r0, [pc, #24]	@ (8000b88 <MX_TIM3_Init+0xdc>)
 8000b70:	f003 fdfd 	bl	800476e <HAL_TIM_IC_ConfigChannel>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 8000b7a:	f7ff fe65 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	3730      	adds	r7, #48	@ 0x30
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000148 	.word	0x20000148
 8000b8c:	40000400 	.word	0x40000400

08000b90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	@ 0x28
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a1e      	ldr	r2, [pc, #120]	@ (8000c28 <HAL_TIM_Base_MspInit+0x98>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d135      	bne.n	8000c1e <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c2c <HAL_TIM_Base_MspInit+0x9c>)
 8000bb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000bb8:	4a1c      	ldr	r2, [pc, #112]	@ (8000c2c <HAL_TIM_Base_MspInit+0x9c>)
 8000bba:	f043 0302 	orr.w	r3, r3, #2
 8000bbe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c2c <HAL_TIM_Base_MspInit+0x9c>)
 8000bc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000bc8:	f003 0302 	and.w	r3, r3, #2
 8000bcc:	613b      	str	r3, [r7, #16]
 8000bce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd0:	4b16      	ldr	r3, [pc, #88]	@ (8000c2c <HAL_TIM_Base_MspInit+0x9c>)
 8000bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bd6:	4a15      	ldr	r2, [pc, #84]	@ (8000c2c <HAL_TIM_Base_MspInit+0x9c>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000be0:	4b12      	ldr	r3, [pc, #72]	@ (8000c2c <HAL_TIM_Base_MspInit+0x9c>)
 8000be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bee:	2340      	movs	r3, #64	@ 0x40
 8000bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	4619      	mov	r1, r3
 8000c08:	4809      	ldr	r0, [pc, #36]	@ (8000c30 <HAL_TIM_Base_MspInit+0xa0>)
 8000c0a:	f000 fd5d 	bl	80016c8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2105      	movs	r1, #5
 8000c12:	202e      	movs	r0, #46	@ 0x2e
 8000c14:	f000 f9a8 	bl	8000f68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c18:	202e      	movs	r0, #46	@ 0x2e
 8000c1a:	f000 f9bf 	bl	8000f9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000c1e:	bf00      	nop
 8000c20:	3728      	adds	r7, #40	@ 0x28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40000400 	.word	0x40000400
 8000c2c:	44020c00 	.word	0x44020c00
 8000c30:	42020000 	.word	0x42020000

08000c34 <HAL_TIM_IC_CaptureCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	7f1b      	ldrb	r3, [r3, #28]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d154      	bne.n	8000cee <HAL_TIM_IC_CaptureCallback+0xba>
		{
			if (Is_First_Captured==0) // if the first rising edge is not captured
 8000c44:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf8 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d10a      	bne.n	8000c62 <HAL_TIM_IC_CaptureCallback+0x2e>
			{
				IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f003 ff48 	bl	8004ae4 <HAL_TIM_ReadCapturedValue>
 8000c54:	4603      	mov	r3, r0
 8000c56:	4a29      	ldr	r2, [pc, #164]	@ (8000cfc <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c58:	6013      	str	r3, [r2, #0]
				Is_First_Captured = 1;  // set the first captured as true
 8000c5a:	4b27      	ldr	r3, [pc, #156]	@ (8000cf8 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	e038      	b.n	8000cd4 <HAL_TIM_IC_CaptureCallback+0xa0>
			}

			else   // If the first rising edge is captured, now we will capture the second edge
			{
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000c62:	2100      	movs	r1, #0
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f003 ff3d 	bl	8004ae4 <HAL_TIM_ReadCapturedValue>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	4a24      	ldr	r2, [pc, #144]	@ (8000d00 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c6e:	6013      	str	r3, [r2, #0]

				if (IC_Val2 > IC_Val1)
 8000c70:	4b23      	ldr	r3, [pc, #140]	@ (8000d00 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d907      	bls.n	8000c8c <HAL_TIM_IC_CaptureCallback+0x58>
				{
					Difference = IC_Val2-IC_Val1;
 8000c7c:	4b20      	ldr	r3, [pc, #128]	@ (8000d00 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	4a1f      	ldr	r2, [pc, #124]	@ (8000d04 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000c88:	6013      	str	r3, [r2, #0]
 8000c8a:	e00d      	b.n	8000ca8 <HAL_TIM_IC_CaptureCallback+0x74>
				}

				else if (IC_Val1 > IC_Val2)
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4b1b      	ldr	r3, [pc, #108]	@ (8000d00 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d907      	bls.n	8000ca8 <HAL_TIM_IC_CaptureCallback+0x74>
				{
					Difference = (0xffffffff - IC_Val1) + IC_Val2;
 8000c98:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b17      	ldr	r3, [pc, #92]	@ (8000cfc <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	4a17      	ldr	r2, [pc, #92]	@ (8000d04 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000ca6:	6013      	str	r3, [r2, #0]
				}

				float refClock = TIMCLOCK/(PRESCALAR);
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8000caa:	60fb      	str	r3, [r7, #12]

				frequency = refClock/Difference;
 8000cac:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	ee07 3a90 	vmov	s15, r3
 8000cb4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cb8:	edd7 6a03 	vldr	s13, [r7, #12]
 8000cbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cc0:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <HAL_TIM_IC_CaptureCallback+0xd8>)
 8000cc2:	edc3 7a00 	vstr	s15, [r3]

				__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	625a      	str	r2, [r3, #36]	@ 0x24
				Is_First_Captured = 0; // set it back to false
 8000cce:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf8 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
			}
			if (osMessageQueuePut(wheelSpeedFrequencyHandle, &frequency, 100, osWaitForever) != osOK)
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d10 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8000cd6:	6818      	ldr	r0, [r3, #0]
 8000cd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cdc:	2264      	movs	r2, #100	@ 0x64
 8000cde:	490b      	ldr	r1, [pc, #44]	@ (8000d0c <HAL_TIM_IC_CaptureCallback+0xd8>)
 8000ce0:	f004 fe9c 	bl	8005a1c <osMessageQueuePut>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <HAL_TIM_IC_CaptureCallback+0xba>
			{
			Error_Handler();
 8000cea:	f7ff fdad 	bl	8000848 <Error_Handler>
			}
		}
}
 8000cee:	bf00      	nop
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000140 	.word	0x20000140
 8000cfc:	20000134 	.word	0x20000134
 8000d00:	20000138 	.word	0x20000138
 8000d04:	2000013c 	.word	0x2000013c
 8000d08:	49742400 	.word	0x49742400
 8000d0c:	20000144 	.word	0x20000144
 8000d10:	2000007c 	.word	0x2000007c

08000d14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d14:	480d      	ldr	r0, [pc, #52]	@ (8000d4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d16:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d18:	f7ff fe4c 	bl	80009b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d1c:	480c      	ldr	r0, [pc, #48]	@ (8000d50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d1e:	490d      	ldr	r1, [pc, #52]	@ (8000d54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d20:	4a0d      	ldr	r2, [pc, #52]	@ (8000d58 <LoopForever+0xe>)
  movs r3, #0
 8000d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d24:	e002      	b.n	8000d2c <LoopCopyDataInit>

08000d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2a:	3304      	adds	r3, #4

08000d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d30:	d3f9      	bcc.n	8000d26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d32:	4a0a      	ldr	r2, [pc, #40]	@ (8000d5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d34:	4c0a      	ldr	r4, [pc, #40]	@ (8000d60 <LoopForever+0x16>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d38:	e001      	b.n	8000d3e <LoopFillZerobss>

08000d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d3c:	3204      	adds	r2, #4

08000d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d40:	d3fb      	bcc.n	8000d3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d42:	f007 fdfb 	bl	800893c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d46:	f7ff fcab 	bl	80006a0 <main>

08000d4a <LoopForever>:

LoopForever:
    b LoopForever
 8000d4a:	e7fe      	b.n	8000d4a <LoopForever>
  ldr   r0, =_estack
 8000d4c:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000d58:	08008acc 	.word	0x08008acc
  ldr r2, =_sbss
 8000d5c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d60:	20002cd0 	.word	0x20002cd0

08000d64 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC1_IRQHandler>
	...

08000d68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d6c:	2003      	movs	r0, #3
 8000d6e:	f000 f8f0 	bl	8000f52 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d72:	f001 fc39 	bl	80025e8 <HAL_RCC_GetSysClockFreq>
 8000d76:	4602      	mov	r2, r0
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <HAL_Init+0x44>)
 8000d7a:	6a1b      	ldr	r3, [r3, #32]
 8000d7c:	f003 030f 	and.w	r3, r3, #15
 8000d80:	490b      	ldr	r1, [pc, #44]	@ (8000db0 <HAL_Init+0x48>)
 8000d82:	5ccb      	ldrb	r3, [r1, r3]
 8000d84:	fa22 f303 	lsr.w	r3, r2, r3
 8000d88:	4a0a      	ldr	r2, [pc, #40]	@ (8000db4 <HAL_Init+0x4c>)
 8000d8a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d8c:	2004      	movs	r0, #4
 8000d8e:	f000 f913 	bl	8000fb8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d92:	200f      	movs	r0, #15
 8000d94:	f7ff fd68 	bl	8000868 <HAL_InitTick>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e002      	b.n	8000da8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000da2:	f7ff fd57 	bl	8000854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da6:	2300      	movs	r3, #0
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	44020c00 	.word	0x44020c00
 8000db0:	08008a98 	.word	0x08008a98
 8000db4:	20000000 	.word	0x20000000

08000db8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_IncTick+0x20>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <HAL_IncTick+0x24>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	4a04      	ldr	r2, [pc, #16]	@ (8000ddc <HAL_IncTick+0x24>)
 8000dca:	6013      	str	r3, [r2, #0]
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	20000008 	.word	0x20000008
 8000ddc:	20000194 	.word	0x20000194

08000de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return uwTick;
 8000de4:	4b03      	ldr	r3, [pc, #12]	@ (8000df4 <HAL_GetTick+0x14>)
 8000de6:	681b      	ldr	r3, [r3, #0]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	20000194 	.word	0x20000194

08000df8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f003 0307 	and.w	r3, r3, #7
 8000e06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e08:	4b0c      	ldr	r3, [pc, #48]	@ (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e14:	4013      	ands	r3, r2
 8000e16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e2a:	4a04      	ldr	r2, [pc, #16]	@ (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	60d3      	str	r3, [r2, #12]
}
 8000e30:	bf00      	nop
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e44:	4b04      	ldr	r3, [pc, #16]	@ (8000e58 <__NVIC_GetPriorityGrouping+0x18>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	0a1b      	lsrs	r3, r3, #8
 8000e4a:	f003 0307 	and.w	r3, r3, #7
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	db0b      	blt.n	8000e86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e6e:	88fb      	ldrh	r3, [r7, #6]
 8000e70:	f003 021f 	and.w	r2, r3, #31
 8000e74:	4907      	ldr	r1, [pc, #28]	@ (8000e94 <__NVIC_EnableIRQ+0x38>)
 8000e76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e7a:	095b      	lsrs	r3, r3, #5
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e86:	bf00      	nop
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	e000e100 	.word	0xe000e100

08000e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ea4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	db0a      	blt.n	8000ec2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	490c      	ldr	r1, [pc, #48]	@ (8000ee4 <__NVIC_SetPriority+0x4c>)
 8000eb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000eb6:	0112      	lsls	r2, r2, #4
 8000eb8:	b2d2      	uxtb	r2, r2
 8000eba:	440b      	add	r3, r1
 8000ebc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec0:	e00a      	b.n	8000ed8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	4908      	ldr	r1, [pc, #32]	@ (8000ee8 <__NVIC_SetPriority+0x50>)
 8000ec8:	88fb      	ldrh	r3, [r7, #6]
 8000eca:	f003 030f 	and.w	r3, r3, #15
 8000ece:	3b04      	subs	r3, #4
 8000ed0:	0112      	lsls	r2, r2, #4
 8000ed2:	b2d2      	uxtb	r2, r2
 8000ed4:	440b      	add	r3, r1
 8000ed6:	761a      	strb	r2, [r3, #24]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000e100 	.word	0xe000e100
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	@ 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	f1c3 0307 	rsb	r3, r3, #7
 8000f06:	2b04      	cmp	r3, #4
 8000f08:	bf28      	it	cs
 8000f0a:	2304      	movcs	r3, #4
 8000f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3304      	adds	r3, #4
 8000f12:	2b06      	cmp	r3, #6
 8000f14:	d902      	bls.n	8000f1c <NVIC_EncodePriority+0x30>
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	3b03      	subs	r3, #3
 8000f1a:	e000      	b.n	8000f1e <NVIC_EncodePriority+0x32>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f24:	69bb      	ldr	r3, [r7, #24]
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43da      	mvns	r2, r3
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	401a      	ands	r2, r3
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3e:	43d9      	mvns	r1, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f44:	4313      	orrs	r3, r2
         );
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3724      	adds	r7, #36	@ 0x24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff ff4c 	bl	8000df8 <__NVIC_SetPriorityGrouping>
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
 8000f74:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f76:	f7ff ff63 	bl	8000e40 <__NVIC_GetPriorityGrouping>
 8000f7a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	68b9      	ldr	r1, [r7, #8]
 8000f80:	6978      	ldr	r0, [r7, #20]
 8000f82:	f7ff ffb3 	bl	8000eec <NVIC_EncodePriority>
 8000f86:	4602      	mov	r2, r0
 8000f88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff ff82 	bl	8000e98 <__NVIC_SetPriority>
}
 8000f94:	bf00      	nop
 8000f96:	3718      	adds	r7, #24
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fa6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ff56 	bl	8000e5c <__NVIC_EnableIRQ>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	d844      	bhi.n	8001050 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000fcc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fcc:	08000fef 	.word	0x08000fef
 8000fd0:	0800100d 	.word	0x0800100d
 8000fd4:	0800102f 	.word	0x0800102f
 8000fd8:	08001051 	.word	0x08001051
 8000fdc:	08000fe1 	.word	0x08000fe1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6013      	str	r3, [r2, #0]
      break;
 8000fec:	e031      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fee:	4b1c      	ldr	r3, [pc, #112]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ff4:	f023 0304 	bic.w	r3, r3, #4
 8000ff8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000ffc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001000:	4a18      	ldr	r2, [pc, #96]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001002:	f023 030c 	bic.w	r3, r3, #12
 8001006:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800100a:	e022      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a13      	ldr	r2, [pc, #76]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001012:	f023 0304 	bic.w	r3, r3, #4
 8001016:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800101a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800101e:	f023 030c 	bic.w	r3, r3, #12
 8001022:	4a10      	ldr	r2, [pc, #64]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001024:	f043 0304 	orr.w	r3, r3, #4
 8001028:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800102c:	e011      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a0b      	ldr	r2, [pc, #44]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001034:	f023 0304 	bic.w	r3, r3, #4
 8001038:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800103a:	4b0a      	ldr	r3, [pc, #40]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800103c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001040:	f023 030c 	bic.w	r3, r3, #12
 8001044:	4a07      	ldr	r2, [pc, #28]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800104e:	e000      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001050:	bf00      	nop
  }
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	e000e010 	.word	0xe000e010
 8001064:	44020c00 	.word	0x44020c00

08001068 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e147      	b.n	800130a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d106      	bne.n	8001094 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff fa14 	bl	80004bc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	699a      	ldr	r2, [r3, #24]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f022 0210 	bic.w	r2, r2, #16
 80010a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010a4:	f7ff fe9c 	bl	8000de0 <HAL_GetTick>
 80010a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80010aa:	e012      	b.n	80010d2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80010ac:	f7ff fe98 	bl	8000de0 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b0a      	cmp	r3, #10
 80010b8:	d90b      	bls.n	80010d2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010be:	f043 0201 	orr.w	r2, r3, #1
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2203      	movs	r2, #3
 80010ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e11b      	b.n	800130a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f003 0308 	and.w	r3, r3, #8
 80010dc:	2b08      	cmp	r3, #8
 80010de:	d0e5      	beq.n	80010ac <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	699a      	ldr	r2, [r3, #24]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f042 0201 	orr.w	r2, r2, #1
 80010ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010f0:	f7ff fe76 	bl	8000de0 <HAL_GetTick>
 80010f4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80010f6:	e012      	b.n	800111e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80010f8:	f7ff fe72 	bl	8000de0 <HAL_GetTick>
 80010fc:	4602      	mov	r2, r0
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	2b0a      	cmp	r3, #10
 8001104:	d90b      	bls.n	800111e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800110a:	f043 0201 	orr.w	r2, r3, #1
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2203      	movs	r2, #3
 8001116:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e0f5      	b.n	800130a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0e5      	beq.n	80010f8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	699a      	ldr	r2, [r3, #24]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f042 0202 	orr.w	r2, r2, #2
 800113a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a74      	ldr	r2, [pc, #464]	@ (8001314 <HAL_FDCAN_Init+0x2ac>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d103      	bne.n	800114e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001146:	4a74      	ldr	r2, [pc, #464]	@ (8001318 <HAL_FDCAN_Init+0x2b0>)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	7c1b      	ldrb	r3, [r3, #16]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d108      	bne.n	8001168 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	699a      	ldr	r2, [r3, #24]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001164:	619a      	str	r2, [r3, #24]
 8001166:	e007      	b.n	8001178 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	699a      	ldr	r2, [r3, #24]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001176:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	7c5b      	ldrb	r3, [r3, #17]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d108      	bne.n	8001192 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	699a      	ldr	r2, [r3, #24]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800118e:	619a      	str	r2, [r3, #24]
 8001190:	e007      	b.n	80011a2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	699a      	ldr	r2, [r3, #24]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80011a0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	7c9b      	ldrb	r3, [r3, #18]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d108      	bne.n	80011bc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	699a      	ldr	r2, [r3, #24]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80011b8:	619a      	str	r2, [r3, #24]
 80011ba:	e007      	b.n	80011cc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	699a      	ldr	r2, [r3, #24]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80011ca:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	430a      	orrs	r2, r1
 80011e0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	699a      	ldr	r2, [r3, #24]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80011f0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	691a      	ldr	r2, [r3, #16]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f022 0210 	bic.w	r2, r2, #16
 8001200:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d108      	bne.n	800121c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	699a      	ldr	r2, [r3, #24]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f042 0204 	orr.w	r2, r2, #4
 8001218:	619a      	str	r2, [r3, #24]
 800121a:	e02c      	b.n	8001276 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d028      	beq.n	8001276 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	2b02      	cmp	r3, #2
 800122a:	d01c      	beq.n	8001266 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	699a      	ldr	r2, [r3, #24]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800123a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	691a      	ldr	r2, [r3, #16]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f042 0210 	orr.w	r2, r2, #16
 800124a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	2b03      	cmp	r3, #3
 8001252:	d110      	bne.n	8001276 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	699a      	ldr	r2, [r3, #24]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f042 0220 	orr.w	r2, r2, #32
 8001262:	619a      	str	r2, [r3, #24]
 8001264:	e007      	b.n	8001276 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	699a      	ldr	r2, [r3, #24]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f042 0220 	orr.w	r2, r2, #32
 8001274:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	699b      	ldr	r3, [r3, #24]
 800127a:	3b01      	subs	r3, #1
 800127c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	3b01      	subs	r3, #1
 8001284:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001286:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a1b      	ldr	r3, [r3, #32]
 800128c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800128e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	3b01      	subs	r3, #1
 8001298:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800129e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80012a0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80012aa:	d115      	bne.n	80012d8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b6:	3b01      	subs	r3, #1
 80012b8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012ba:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c0:	3b01      	subs	r3, #1
 80012c2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80012c4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012cc:	3b01      	subs	r3, #1
 80012ce:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80012d4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012d6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	430a      	orrs	r2, r1
 80012ea:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 f90c 	bl	800150c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2200      	movs	r2, #0
 80012fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	4000a400 	.word	0x4000a400
 8001318:	4000a500 	.word	0x4000a500

0800131c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800131c:	b480      	push	{r7}
 800131e:	b087      	sub	sp, #28
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800132c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800132e:	7dfb      	ldrb	r3, [r7, #23]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d002      	beq.n	800133a <HAL_FDCAN_ConfigFilter+0x1e>
 8001334:	7dfb      	ldrb	r3, [r7, #23]
 8001336:	2b02      	cmp	r3, #2
 8001338:	d13d      	bne.n	80013b6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d119      	bne.n	8001376 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800134e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8001356:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	e01d      	b.n	80013b2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	075a      	lsls	r2, r3, #29
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	691b      	ldr	r3, [r3, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	079a      	lsls	r2, r3, #30
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	4313      	orrs	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	4413      	add	r3, r2
 800139e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	3304      	adds	r3, #4
 80013aa:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80013b2:	2300      	movs	r3, #0
 80013b4:	e006      	b.n	80013c4 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ba:	f043 0202 	orr.w	r2, r3, #2
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
  }
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	371c      	adds	r7, #28
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
 80013dc:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d116      	bne.n	8001418 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013f2:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	011a      	lsls	r2, r3, #4
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	431a      	orrs	r2, r3
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	431a      	orrs	r2, r3
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	431a      	orrs	r2, r3
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	430a      	orrs	r2, r1
 8001410:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	e006      	b.n	8001426 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800141c:	f043 0204 	orr.w	r2, r3, #4
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
  }
}
 8001426:	4618      	mov	r0, r3
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr

08001432 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001432:	b480      	push	{r7}
 8001434:	b083      	sub	sp, #12
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001440:	b2db      	uxtb	r3, r3
 8001442:	2b01      	cmp	r3, #1
 8001444:	d110      	bne.n	8001468 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2202      	movs	r2, #2
 800144a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	699a      	ldr	r2, [r3, #24]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f022 0201 	bic.w	r2, r2, #1
 800145c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001464:	2300      	movs	r3, #0
 8001466:	e006      	b.n	8001476 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800146c:	f043 0204 	orr.w	r2, r3, #4
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
  }
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b086      	sub	sp, #24
 8001486:	af00      	add	r7, sp, #0
 8001488:	60f8      	str	r0, [r7, #12]
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d12c      	bne.n	80014f4 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80014a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d007      	beq.n	80014ba <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ae:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e023      	b.n	8001502 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80014c2:	0c1b      	lsrs	r3, r3, #16
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	68b9      	ldr	r1, [r7, #8]
 80014d0:	68f8      	ldr	r0, [r7, #12]
 80014d2:	f000 f87d 	bl	80015d0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2101      	movs	r1, #1
 80014dc:	697a      	ldr	r2, [r7, #20]
 80014de:	fa01 f202 	lsl.w	r2, r1, r2
 80014e2:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80014e6:	2201      	movs	r2, #1
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	409a      	lsls	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	e006      	b.n	8001502 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f8:	f043 0208 	orr.w	r2, r3, #8
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
  }
}
 8001502:	4618      	mov	r0, r3
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001514:	4b2c      	ldr	r3, [pc, #176]	@ (80015c8 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8001516:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a2b      	ldr	r2, [pc, #172]	@ (80015cc <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d103      	bne.n	800152a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001528:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68ba      	ldr	r2, [r7, #8]
 800152e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001538:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001540:	041a      	lsls	r2, r3, #16
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	430a      	orrs	r2, r1
 8001548:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800155e:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001566:	061a      	lsls	r2, r3, #24
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	430a      	orrs	r2, r1
 800156e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	e005      	b.n	80015ac <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	3304      	adds	r3, #4
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d3f3      	bcc.n	80015a0 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	4000ac00 	.word	0x4000ac00
 80015cc:	4000a800 	.word	0x4000a800

080015d0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b089      	sub	sp, #36	@ 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10a      	bne.n	80015fc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80015ee:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80015f6:	4313      	orrs	r3, r2
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	e00a      	b.n	8001612 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001604:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800160a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800160c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001610:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	6a1b      	ldr	r3, [r3, #32]
 8001616:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800161c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8001622:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001628:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	4613      	mov	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4413      	add	r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	440b      	add	r3, r1
 8001644:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	69fa      	ldr	r2, [r7, #28]
 800164a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	3304      	adds	r3, #4
 8001650:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	3304      	adds	r3, #4
 800165c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e020      	b.n	80016a6 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	3303      	adds	r3, #3
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	4413      	add	r3, r2
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	3302      	adds	r3, #2
 8001674:	6879      	ldr	r1, [r7, #4]
 8001676:	440b      	add	r3, r1
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800167c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	440b      	add	r3, r1
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800168a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800168c:	6879      	ldr	r1, [r7, #4]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	440a      	add	r2, r1
 8001692:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001694:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	3304      	adds	r3, #4
 800169e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	3304      	adds	r3, #4
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	4a06      	ldr	r2, [pc, #24]	@ (80016c4 <FDCAN_CopyMessageToRAM+0xf4>)
 80016ac:	5cd3      	ldrb	r3, [r2, r3]
 80016ae:	461a      	mov	r2, r3
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d3d6      	bcc.n	8001664 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80016b6:	bf00      	nop
 80016b8:	bf00      	nop
 80016ba:	3724      	adds	r7, #36	@ 0x24
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	08008ab0 	.word	0x08008ab0

080016c8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b087      	sub	sp, #28
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80016d6:	e142      	b.n	800195e <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	2101      	movs	r1, #1
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	fa01 f303 	lsl.w	r3, r1, r3
 80016e4:	4013      	ands	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f000 8134 	beq.w	8001958 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_Init+0x38>
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	2b12      	cmp	r3, #18
 80016fe:	d125      	bne.n	800174c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	08da      	lsrs	r2, r3, #3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3208      	adds	r2, #8
 8001708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800170c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	220f      	movs	r2, #15
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	4013      	ands	r3, r2
 8001722:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	f003 020f 	and.w	r2, r3, #15
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	4313      	orrs	r3, r2
 800173c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	08da      	lsrs	r2, r3, #3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	3208      	adds	r2, #8
 8001746:	6979      	ldr	r1, [r7, #20]
 8001748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	2203      	movs	r2, #3
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	4013      	ands	r3, r2
 8001762:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f003 0203 	and.w	r2, r3, #3
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	4313      	orrs	r3, r2
 8001778:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d00b      	beq.n	80017a0 <HAL_GPIO_Init+0xd8>
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b02      	cmp	r3, #2
 800178e:	d007      	beq.n	80017a0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001794:	2b11      	cmp	r3, #17
 8001796:	d003      	beq.n	80017a0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b12      	cmp	r3, #18
 800179e:	d130      	bne.n	8001802 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	2203      	movs	r2, #3
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	697a      	ldr	r2, [r7, #20]
 80017b4:	4013      	ands	r3, r2
 80017b6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	68da      	ldr	r2, [r3, #12]
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017d6:	2201      	movs	r2, #1
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43db      	mvns	r3, r3
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	4013      	ands	r3, r2
 80017e4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	091b      	lsrs	r3, r3, #4
 80017ec:	f003 0201 	and.w	r2, r3, #1
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	697a      	ldr	r2, [r7, #20]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f003 0303 	and.w	r3, r3, #3
 800180a:	2b03      	cmp	r3, #3
 800180c:	d109      	bne.n	8001822 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001816:	2b03      	cmp	r3, #3
 8001818:	d11b      	bne.n	8001852 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d017      	beq.n	8001852 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	2203      	movs	r2, #3
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	4013      	ands	r3, r2
 8001838:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	4313      	orrs	r3, r2
 800184a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	697a      	ldr	r2, [r7, #20]
 8001850:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d07c      	beq.n	8001958 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800185e:	4a47      	ldr	r2, [pc, #284]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	3318      	adds	r3, #24
 8001866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800186a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	f003 0303 	and.w	r3, r3, #3
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	220f      	movs	r2, #15
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	43db      	mvns	r3, r3
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	4013      	ands	r3, r2
 8001880:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	0a9a      	lsrs	r2, r3, #10
 8001886:	4b3e      	ldr	r3, [pc, #248]	@ (8001980 <HAL_GPIO_Init+0x2b8>)
 8001888:	4013      	ands	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	f002 0203 	and.w	r2, r2, #3
 8001890:	00d2      	lsls	r2, r2, #3
 8001892:	4093      	lsls	r3, r2
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	4313      	orrs	r3, r2
 8001898:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800189a:	4938      	ldr	r1, [pc, #224]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	089b      	lsrs	r3, r3, #2
 80018a0:	3318      	adds	r3, #24
 80018a2:	697a      	ldr	r2, [r7, #20]
 80018a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80018a8:	4b34      	ldr	r3, [pc, #208]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	43db      	mvns	r3, r3
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	4013      	ands	r3, r2
 80018b6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d003      	beq.n	80018cc <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80018c4:	697a      	ldr	r2, [r7, #20]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80018cc:	4a2b      	ldr	r2, [pc, #172]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80018d2:	4b2a      	ldr	r3, [pc, #168]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	43db      	mvns	r3, r3
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	4013      	ands	r3, r2
 80018e0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d003      	beq.n	80018f6 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80018f6:	4a21      	ldr	r2, [pc, #132]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80018fc:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 80018fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001902:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	43db      	mvns	r3, r3
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	4013      	ands	r3, r2
 800190c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d003      	beq.n	8001922 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	4313      	orrs	r3, r2
 8001920:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001922:	4a16      	ldr	r2, [pc, #88]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800192a:	4b14      	ldr	r3, [pc, #80]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 800192c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001930:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	43db      	mvns	r3, r3
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	4013      	ands	r3, r2
 800193a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	4313      	orrs	r3, r2
 800194e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001950:	4a0a      	ldr	r2, [pc, #40]	@ (800197c <HAL_GPIO_Init+0x2b4>)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	3301      	adds	r3, #1
 800195c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	fa22 f303 	lsr.w	r3, r2, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	f47f aeb5 	bne.w	80016d8 <HAL_GPIO_Init+0x10>
  }
}
 800196e:	bf00      	nop
 8001970:	bf00      	nop
 8001972:	371c      	adds	r7, #28
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	44022000 	.word	0x44022000
 8001980:	002f7f7f 	.word	0x002f7f7f

08001984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	460b      	mov	r3, r1
 800198e:	807b      	strh	r3, [r7, #2]
 8001990:	4613      	mov	r3, r2
 8001992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001994:	787b      	ldrb	r3, [r7, #1]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800199a:	887a      	ldrh	r2, [r7, #2]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019a0:	e002      	b.n	80019a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019a2:	887a      	ldrh	r2, [r7, #2]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	460b      	mov	r3, r1
 80019be:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019c6:	887a      	ldrh	r2, [r7, #2]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4013      	ands	r3, r2
 80019cc:	041a      	lsls	r2, r3, #16
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	43d9      	mvns	r1, r3
 80019d2:	887b      	ldrh	r3, [r7, #2]
 80019d4:	400b      	ands	r3, r1
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	619a      	str	r2, [r3, #24]
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80019ec:	4b05      	ldr	r3, [pc, #20]	@ (8001a04 <HAL_ICACHE_Enable+0x1c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a04      	ldr	r2, [pc, #16]	@ (8001a04 <HAL_ICACHE_Enable+0x1c>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	40030400 	.word	0x40030400

08001a08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b088      	sub	sp, #32
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d102      	bne.n	8001a1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	f000 bc28 	b.w	800226c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a1c:	4b94      	ldr	r3, [pc, #592]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	f003 0318 	and.w	r3, r3, #24
 8001a24:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001a26:	4b92      	ldr	r3, [pc, #584]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0310 	and.w	r3, r3, #16
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d05b      	beq.n	8001af4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	2b08      	cmp	r3, #8
 8001a40:	d005      	beq.n	8001a4e <HAL_RCC_OscConfig+0x46>
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	2b18      	cmp	r3, #24
 8001a46:	d114      	bne.n	8001a72 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d111      	bne.n	8001a72 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d102      	bne.n	8001a5c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	f000 bc08 	b.w	800226c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001a5c:	4b84      	ldr	r3, [pc, #528]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	041b      	lsls	r3, r3, #16
 8001a6a:	4981      	ldr	r1, [pc, #516]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001a70:	e040      	b.n	8001af4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d023      	beq.n	8001ac2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001a7a:	4b7d      	ldr	r3, [pc, #500]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a7c      	ldr	r2, [pc, #496]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a86:	f7ff f9ab 	bl	8000de0 <HAL_GetTick>
 8001a8a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001a8e:	f7ff f9a7 	bl	8000de0 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e3e5      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001aa0:	4b73      	ldr	r3, [pc, #460]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0f0      	beq.n	8001a8e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001aac:	4b70      	ldr	r3, [pc, #448]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	041b      	lsls	r3, r3, #16
 8001aba:	496d      	ldr	r1, [pc, #436]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	618b      	str	r3, [r1, #24]
 8001ac0:	e018      	b.n	8001af4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001ac2:	4b6b      	ldr	r3, [pc, #428]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a6a      	ldr	r2, [pc, #424]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001ac8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001acc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ace:	f7ff f987 	bl	8000de0 <HAL_GetTick>
 8001ad2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001ad6:	f7ff f983 	bl	8000de0 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e3c1      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001ae8:	4b61      	ldr	r3, [pc, #388]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1f0      	bne.n	8001ad6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f000 80a0 	beq.w	8001c42 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	2b10      	cmp	r3, #16
 8001b06:	d005      	beq.n	8001b14 <HAL_RCC_OscConfig+0x10c>
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	2b18      	cmp	r3, #24
 8001b0c:	d109      	bne.n	8001b22 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	2b03      	cmp	r3, #3
 8001b12:	d106      	bne.n	8001b22 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f040 8092 	bne.w	8001c42 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e3a4      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b2a:	d106      	bne.n	8001b3a <HAL_RCC_OscConfig+0x132>
 8001b2c:	4b50      	ldr	r3, [pc, #320]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a4f      	ldr	r2, [pc, #316]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b36:	6013      	str	r3, [r2, #0]
 8001b38:	e058      	b.n	8001bec <HAL_RCC_OscConfig+0x1e4>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d112      	bne.n	8001b68 <HAL_RCC_OscConfig+0x160>
 8001b42:	4b4b      	ldr	r3, [pc, #300]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a4a      	ldr	r2, [pc, #296]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	4b48      	ldr	r3, [pc, #288]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a47      	ldr	r2, [pc, #284]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001b58:	6013      	str	r3, [r2, #0]
 8001b5a:	4b45      	ldr	r3, [pc, #276]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a44      	ldr	r2, [pc, #272]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	e041      	b.n	8001bec <HAL_RCC_OscConfig+0x1e4>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b70:	d112      	bne.n	8001b98 <HAL_RCC_OscConfig+0x190>
 8001b72:	4b3f      	ldr	r3, [pc, #252]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a3e      	ldr	r2, [pc, #248]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a3b      	ldr	r2, [pc, #236]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001b88:	6013      	str	r3, [r2, #0]
 8001b8a:	4b39      	ldr	r3, [pc, #228]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a38      	ldr	r2, [pc, #224]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001b90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	e029      	b.n	8001bec <HAL_RCC_OscConfig+0x1e4>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001ba0:	d112      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x1c0>
 8001ba2:	4b33      	ldr	r3, [pc, #204]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a32      	ldr	r2, [pc, #200]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001ba8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b30      	ldr	r3, [pc, #192]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a2f      	ldr	r2, [pc, #188]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	4b2d      	ldr	r3, [pc, #180]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a2c      	ldr	r2, [pc, #176]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e011      	b.n	8001bec <HAL_RCC_OscConfig+0x1e4>
 8001bc8:	4b29      	ldr	r3, [pc, #164]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a28      	ldr	r2, [pc, #160]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bd2:	6013      	str	r3, [r2, #0]
 8001bd4:	4b26      	ldr	r3, [pc, #152]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a25      	ldr	r2, [pc, #148]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001bda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	4b23      	ldr	r3, [pc, #140]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a22      	ldr	r2, [pc, #136]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001be6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001bea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d013      	beq.n	8001c1c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf4:	f7ff f8f4 	bl	8000de0 <HAL_GetTick>
 8001bf8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001bfc:	f7ff f8f0 	bl	8000de0 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b64      	cmp	r3, #100	@ 0x64
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e32e      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c0e:	4b18      	ldr	r3, [pc, #96]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d0f0      	beq.n	8001bfc <HAL_RCC_OscConfig+0x1f4>
 8001c1a:	e012      	b.n	8001c42 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1c:	f7ff f8e0 	bl	8000de0 <HAL_GetTick>
 8001c20:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001c24:	f7ff f8dc 	bl	8000de0 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b64      	cmp	r3, #100	@ 0x64
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e31a      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c36:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <HAL_RCC_OscConfig+0x268>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1f0      	bne.n	8001c24 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f000 809a 	beq.w	8001d84 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d005      	beq.n	8001c62 <HAL_RCC_OscConfig+0x25a>
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	2b18      	cmp	r3, #24
 8001c5a:	d149      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d146      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d104      	bne.n	8001c74 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e2fe      	b.n	800226c <HAL_RCC_OscConfig+0x864>
 8001c6e:	bf00      	nop
 8001c70:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d11c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001c7a:	4b9a      	ldr	r3, [pc, #616]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0218 	and.w	r2, r3, #24
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d014      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001c8a:	4b96      	ldr	r3, [pc, #600]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 0218 	bic.w	r2, r3, #24
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	4993      	ldr	r1, [pc, #588]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001c9c:	f000 fdd0 	bl	8002840 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ca0:	4b91      	ldr	r3, [pc, #580]	@ (8001ee8 <HAL_RCC_OscConfig+0x4e0>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fddf 	bl	8000868 <HAL_InitTick>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e2db      	b.n	800226c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb4:	f7ff f894 	bl	8000de0 <HAL_GetTick>
 8001cb8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001cbc:	f7ff f890 	bl	8000de0 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e2ce      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cce:	4b85      	ldr	r3, [pc, #532]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001cda:	4b82      	ldr	r3, [pc, #520]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	041b      	lsls	r3, r3, #16
 8001ce8:	497e      	ldr	r1, [pc, #504]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001cee:	e049      	b.n	8001d84 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d02c      	beq.n	8001d52 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001cf8:	4b7a      	ldr	r3, [pc, #488]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f023 0218 	bic.w	r2, r3, #24
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	4977      	ldr	r1, [pc, #476]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001d0a:	4b76      	ldr	r3, [pc, #472]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a75      	ldr	r2, [pc, #468]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d10:	f043 0301 	orr.w	r3, r3, #1
 8001d14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d16:	f7ff f863 	bl	8000de0 <HAL_GetTick>
 8001d1a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d1c:	e008      	b.n	8001d30 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001d1e:	f7ff f85f 	bl	8000de0 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e29d      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d30:	4b6c      	ldr	r3, [pc, #432]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0f0      	beq.n	8001d1e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001d3c:	4b69      	ldr	r3, [pc, #420]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	695b      	ldr	r3, [r3, #20]
 8001d48:	041b      	lsls	r3, r3, #16
 8001d4a:	4966      	ldr	r1, [pc, #408]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	610b      	str	r3, [r1, #16]
 8001d50:	e018      	b.n	8001d84 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d52:	4b64      	ldr	r3, [pc, #400]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a63      	ldr	r2, [pc, #396]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d58:	f023 0301 	bic.w	r3, r3, #1
 8001d5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5e:	f7ff f83f 	bl	8000de0 <HAL_GetTick>
 8001d62:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d64:	e008      	b.n	8001d78 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001d66:	f7ff f83b 	bl	8000de0 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e279      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d78:	4b5a      	ldr	r3, [pc, #360]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1f0      	bne.n	8001d66 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0308 	and.w	r3, r3, #8
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d03c      	beq.n	8001e0a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d01c      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d98:	4b52      	ldr	r3, [pc, #328]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001d9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d9e:	4a51      	ldr	r2, [pc, #324]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001da0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001da4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da8:	f7ff f81a 	bl	8000de0 <HAL_GetTick>
 8001dac:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001db0:	f7ff f816 	bl	8000de0 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e254      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001dc2:	4b48      	ldr	r3, [pc, #288]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001dc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0ef      	beq.n	8001db0 <HAL_RCC_OscConfig+0x3a8>
 8001dd0:	e01b      	b.n	8001e0a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd2:	4b44      	ldr	r3, [pc, #272]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001dd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dd8:	4a42      	ldr	r2, [pc, #264]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001dda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001dde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de2:	f7fe fffd 	bl	8000de0 <HAL_GetTick>
 8001de6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001dea:	f7fe fff9 	bl	8000de0 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e237      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001dfc:	4b39      	ldr	r3, [pc, #228]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001dfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1ef      	bne.n	8001dea <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0304 	and.w	r3, r3, #4
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f000 80d2 	beq.w	8001fbc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001e18:	4b34      	ldr	r3, [pc, #208]	@ (8001eec <HAL_RCC_OscConfig+0x4e4>)
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d118      	bne.n	8001e56 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001e24:	4b31      	ldr	r3, [pc, #196]	@ (8001eec <HAL_RCC_OscConfig+0x4e4>)
 8001e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e28:	4a30      	ldr	r2, [pc, #192]	@ (8001eec <HAL_RCC_OscConfig+0x4e4>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e30:	f7fe ffd6 	bl	8000de0 <HAL_GetTick>
 8001e34:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e38:	f7fe ffd2 	bl	8000de0 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e210      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001e4a:	4b28      	ldr	r3, [pc, #160]	@ (8001eec <HAL_RCC_OscConfig+0x4e4>)
 8001e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d0f0      	beq.n	8001e38 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d108      	bne.n	8001e70 <HAL_RCC_OscConfig+0x468>
 8001e5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001e60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e64:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e6e:	e074      	b.n	8001f5a <HAL_RCC_OscConfig+0x552>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d118      	bne.n	8001eaa <HAL_RCC_OscConfig+0x4a2>
 8001e78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e7e:	4a19      	ldr	r2, [pc, #100]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e88:	4b16      	ldr	r3, [pc, #88]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001e8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e8e:	4a15      	ldr	r2, [pc, #84]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001e90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e98:	4b12      	ldr	r3, [pc, #72]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001e9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e9e:	4a11      	ldr	r2, [pc, #68]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001ea0:	f023 0304 	bic.w	r3, r3, #4
 8001ea4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ea8:	e057      	b.n	8001f5a <HAL_RCC_OscConfig+0x552>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	2b05      	cmp	r3, #5
 8001eb0:	d11e      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x4e8>
 8001eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001eb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ec2:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001ec4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ec8:	4a06      	ldr	r2, [pc, #24]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001eca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ece:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ed2:	4b04      	ldr	r3, [pc, #16]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001ed4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ed8:	4a02      	ldr	r2, [pc, #8]	@ (8001ee4 <HAL_RCC_OscConfig+0x4dc>)
 8001eda:	f043 0301 	orr.w	r3, r3, #1
 8001ede:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ee2:	e03a      	b.n	8001f5a <HAL_RCC_OscConfig+0x552>
 8001ee4:	44020c00 	.word	0x44020c00
 8001ee8:	20000004 	.word	0x20000004
 8001eec:	44020800 	.word	0x44020800
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b85      	cmp	r3, #133	@ 0x85
 8001ef6:	d118      	bne.n	8001f2a <HAL_RCC_OscConfig+0x522>
 8001ef8:	4ba2      	ldr	r3, [pc, #648]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001efa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001efe:	4aa1      	ldr	r2, [pc, #644]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f08:	4b9e      	ldr	r3, [pc, #632]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f0e:	4a9d      	ldr	r2, [pc, #628]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f18:	4b9a      	ldr	r3, [pc, #616]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f1e:	4a99      	ldr	r2, [pc, #612]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f28:	e017      	b.n	8001f5a <HAL_RCC_OscConfig+0x552>
 8001f2a:	4b96      	ldr	r3, [pc, #600]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f30:	4a94      	ldr	r2, [pc, #592]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f32:	f023 0301 	bic.w	r3, r3, #1
 8001f36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f3a:	4b92      	ldr	r3, [pc, #584]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f40:	4a90      	ldr	r2, [pc, #576]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f42:	f023 0304 	bic.w	r3, r3, #4
 8001f46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f4a:	4b8e      	ldr	r3, [pc, #568]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f50:	4a8c      	ldr	r2, [pc, #560]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d016      	beq.n	8001f90 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f62:	f7fe ff3d 	bl	8000de0 <HAL_GetTick>
 8001f66:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f68:	e00a      	b.n	8001f80 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7fe ff39 	bl	8000de0 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e175      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f80:	4b80      	ldr	r3, [pc, #512]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001f82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d0ed      	beq.n	8001f6a <HAL_RCC_OscConfig+0x562>
 8001f8e:	e015      	b.n	8001fbc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f90:	f7fe ff26 	bl	8000de0 <HAL_GetTick>
 8001f94:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f96:	e00a      	b.n	8001fae <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f98:	f7fe ff22 	bl	8000de0 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e15e      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fae:	4b75      	ldr	r3, [pc, #468]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001fb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1ed      	bne.n	8001f98 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0320 	and.w	r3, r3, #32
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d036      	beq.n	8002036 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d019      	beq.n	8002004 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001fd0:	4b6c      	ldr	r3, [pc, #432]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a6b      	ldr	r2, [pc, #428]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001fd6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fdc:	f7fe ff00 	bl	8000de0 <HAL_GetTick>
 8001fe0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001fe4:	f7fe fefc 	bl	8000de0 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e13a      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001ff6:	4b63      	ldr	r3, [pc, #396]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0f0      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x5dc>
 8002002:	e018      	b.n	8002036 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002004:	4b5f      	ldr	r3, [pc, #380]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a5e      	ldr	r2, [pc, #376]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 800200a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800200e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002010:	f7fe fee6 	bl	8000de0 <HAL_GetTick>
 8002014:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002018:	f7fe fee2 	bl	8000de0 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e120      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800202a:	4b56      	ldr	r3, [pc, #344]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 8115 	beq.w	800226a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	2b18      	cmp	r3, #24
 8002044:	f000 80af 	beq.w	80021a6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204c:	2b02      	cmp	r3, #2
 800204e:	f040 8086 	bne.w	800215e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002052:	4b4c      	ldr	r3, [pc, #304]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a4b      	ldr	r2, [pc, #300]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002058:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800205c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205e:	f7fe febf 	bl	8000de0 <HAL_GetTick>
 8002062:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002066:	f7fe febb 	bl	8000de0 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e0f9      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002078:	4b42      	ldr	r3, [pc, #264]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1f0      	bne.n	8002066 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002084:	4b3f      	ldr	r3, [pc, #252]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002088:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800208c:	f023 0303 	bic.w	r3, r3, #3
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002098:	0212      	lsls	r2, r2, #8
 800209a:	430a      	orrs	r2, r1
 800209c:	4939      	ldr	r1, [pc, #228]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	628b      	str	r3, [r1, #40]	@ 0x28
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020a6:	3b01      	subs	r3, #1
 80020a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020b0:	3b01      	subs	r3, #1
 80020b2:	025b      	lsls	r3, r3, #9
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020bc:	3b01      	subs	r3, #1
 80020be:	041b      	lsls	r3, r3, #16
 80020c0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80020c4:	431a      	orrs	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ca:	3b01      	subs	r3, #1
 80020cc:	061b      	lsls	r3, r3, #24
 80020ce:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80020d2:	492c      	ldr	r1, [pc, #176]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80020d8:	4b2a      	ldr	r3, [pc, #168]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 80020da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020dc:	4a29      	ldr	r2, [pc, #164]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 80020de:	f023 0310 	bic.w	r3, r3, #16
 80020e2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e8:	4a26      	ldr	r2, [pc, #152]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80020ee:	4b25      	ldr	r3, [pc, #148]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 80020f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f2:	4a24      	ldr	r2, [pc, #144]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 80020f4:	f043 0310 	orr.w	r3, r3, #16
 80020f8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80020fa:	4b22      	ldr	r3, [pc, #136]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 80020fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fe:	f023 020c 	bic.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002106:	491f      	ldr	r1, [pc, #124]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002108:	4313      	orrs	r3, r2
 800210a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800210c:	4b1d      	ldr	r3, [pc, #116]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 800210e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002110:	f023 0220 	bic.w	r2, r3, #32
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002118:	491a      	ldr	r1, [pc, #104]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 800211a:	4313      	orrs	r3, r2
 800211c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800211e:	4b19      	ldr	r3, [pc, #100]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002122:	4a18      	ldr	r2, [pc, #96]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002128:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800212a:	4b16      	ldr	r3, [pc, #88]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a15      	ldr	r2, [pc, #84]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002130:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002136:	f7fe fe53 	bl	8000de0 <HAL_GetTick>
 800213a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800213e:	f7fe fe4f 	bl	8000de0 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e08d      	b.n	800226c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002150:	4b0c      	ldr	r3, [pc, #48]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0f0      	beq.n	800213e <HAL_RCC_OscConfig+0x736>
 800215c:	e085      	b.n	800226a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800215e:	4b09      	ldr	r3, [pc, #36]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a08      	ldr	r2, [pc, #32]	@ (8002184 <HAL_RCC_OscConfig+0x77c>)
 8002164:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002168:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216a:	f7fe fe39 	bl	8000de0 <HAL_GetTick>
 800216e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002170:	e00a      	b.n	8002188 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002172:	f7fe fe35 	bl	8000de0 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d903      	bls.n	8002188 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e073      	b.n	800226c <HAL_RCC_OscConfig+0x864>
 8002184:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002188:	4b3a      	ldr	r3, [pc, #232]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1ee      	bne.n	8002172 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002194:	4b37      	ldr	r3, [pc, #220]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 8002196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002198:	4a36      	ldr	r2, [pc, #216]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 800219a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800219e:	f023 0303 	bic.w	r3, r3, #3
 80021a2:	6293      	str	r3, [r2, #40]	@ 0x28
 80021a4:	e061      	b.n	800226a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80021a6:	4b33      	ldr	r3, [pc, #204]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 80021a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021aa:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80021ac:	4b31      	ldr	r3, [pc, #196]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 80021ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d031      	beq.n	800221e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f003 0203 	and.w	r2, r3, #3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d12a      	bne.n	800221e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	0a1b      	lsrs	r3, r3, #8
 80021cc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d122      	bne.n	800221e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d11a      	bne.n	800221e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	0a5b      	lsrs	r3, r3, #9
 80021ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021f4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d111      	bne.n	800221e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	0c1b      	lsrs	r3, r3, #16
 80021fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002206:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002208:	429a      	cmp	r2, r3
 800220a:	d108      	bne.n	800221e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	0e1b      	lsrs	r3, r3, #24
 8002210:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002218:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800221a:	429a      	cmp	r2, r3
 800221c:	d001      	beq.n	8002222 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e024      	b.n	800226c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002222:	4b14      	ldr	r3, [pc, #80]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 8002224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002226:	08db      	lsrs	r3, r3, #3
 8002228:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002230:	429a      	cmp	r2, r3
 8002232:	d01a      	beq.n	800226a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002234:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 8002236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002238:	4a0e      	ldr	r2, [pc, #56]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 800223a:	f023 0310 	bic.w	r3, r3, #16
 800223e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002240:	f7fe fdce 	bl	8000de0 <HAL_GetTick>
 8002244:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002246:	bf00      	nop
 8002248:	f7fe fdca 	bl	8000de0 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	4293      	cmp	r3, r2
 8002252:	d0f9      	beq.n	8002248 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002258:	4a06      	ldr	r2, [pc, #24]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800225e:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 8002260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002262:	4a04      	ldr	r2, [pc, #16]	@ (8002274 <HAL_RCC_OscConfig+0x86c>)
 8002264:	f043 0310 	orr.w	r3, r3, #16
 8002268:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800226a:	2300      	movs	r3, #0
}
 800226c:	4618      	mov	r0, r3
 800226e:	3720      	adds	r7, #32
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	44020c00 	.word	0x44020c00

08002278 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e19e      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800228c:	4b83      	ldr	r3, [pc, #524]	@ (800249c <HAL_RCC_ClockConfig+0x224>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 030f 	and.w	r3, r3, #15
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	d910      	bls.n	80022bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800229a:	4b80      	ldr	r3, [pc, #512]	@ (800249c <HAL_RCC_ClockConfig+0x224>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f023 020f 	bic.w	r2, r3, #15
 80022a2:	497e      	ldr	r1, [pc, #504]	@ (800249c <HAL_RCC_ClockConfig+0x224>)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022aa:	4b7c      	ldr	r3, [pc, #496]	@ (800249c <HAL_RCC_ClockConfig+0x224>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	683a      	ldr	r2, [r7, #0]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d001      	beq.n	80022bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e186      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0310 	and.w	r3, r3, #16
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d012      	beq.n	80022ee <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	695a      	ldr	r2, [r3, #20]
 80022cc:	4b74      	ldr	r3, [pc, #464]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	0a1b      	lsrs	r3, r3, #8
 80022d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d909      	bls.n	80022ee <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80022da:	4b71      	ldr	r3, [pc, #452]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	021b      	lsls	r3, r3, #8
 80022e8:	496d      	ldr	r1, [pc, #436]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0308 	and.w	r3, r3, #8
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d012      	beq.n	8002320 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	691a      	ldr	r2, [r3, #16]
 80022fe:	4b68      	ldr	r3, [pc, #416]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	091b      	lsrs	r3, r3, #4
 8002304:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002308:	429a      	cmp	r2, r3
 800230a:	d909      	bls.n	8002320 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800230c:	4b64      	ldr	r3, [pc, #400]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	4961      	ldr	r1, [pc, #388]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 800231c:	4313      	orrs	r3, r2
 800231e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	2b00      	cmp	r3, #0
 800232a:	d010      	beq.n	800234e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68da      	ldr	r2, [r3, #12]
 8002330:	4b5b      	ldr	r3, [pc, #364]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002338:	429a      	cmp	r2, r3
 800233a:	d908      	bls.n	800234e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800233c:	4b58      	ldr	r3, [pc, #352]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	4955      	ldr	r1, [pc, #340]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 800234a:	4313      	orrs	r3, r2
 800234c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d010      	beq.n	800237c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	4b50      	ldr	r3, [pc, #320]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	f003 030f 	and.w	r3, r3, #15
 8002366:	429a      	cmp	r2, r3
 8002368:	d908      	bls.n	800237c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800236a:	4b4d      	ldr	r3, [pc, #308]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 800236c:	6a1b      	ldr	r3, [r3, #32]
 800236e:	f023 020f 	bic.w	r2, r3, #15
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	494a      	ldr	r1, [pc, #296]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 8002378:	4313      	orrs	r3, r2
 800237a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b00      	cmp	r3, #0
 8002386:	f000 8093 	beq.w	80024b0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b03      	cmp	r3, #3
 8002390:	d107      	bne.n	80023a2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002392:	4b43      	ldr	r3, [pc, #268]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d121      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e113      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d107      	bne.n	80023ba <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023aa:	4b3d      	ldr	r3, [pc, #244]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d115      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e107      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80023c2:	4b37      	ldr	r3, [pc, #220]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d109      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e0fb      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023d2:	4b33      	ldr	r3, [pc, #204]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d101      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e0f3      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80023e2:	4b2f      	ldr	r3, [pc, #188]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f023 0203 	bic.w	r2, r3, #3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	492c      	ldr	r1, [pc, #176]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023f4:	f7fe fcf4 	bl	8000de0 <HAL_GetTick>
 80023f8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b03      	cmp	r3, #3
 8002400:	d112      	bne.n	8002428 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002402:	e00a      	b.n	800241a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002404:	f7fe fcec 	bl	8000de0 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e0d7      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800241a:	4b21      	ldr	r3, [pc, #132]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f003 0318 	and.w	r3, r3, #24
 8002422:	2b18      	cmp	r3, #24
 8002424:	d1ee      	bne.n	8002404 <HAL_RCC_ClockConfig+0x18c>
 8002426:	e043      	b.n	80024b0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b02      	cmp	r3, #2
 800242e:	d112      	bne.n	8002456 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002430:	e00a      	b.n	8002448 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002432:	f7fe fcd5 	bl	8000de0 <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002440:	4293      	cmp	r3, r2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e0c0      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002448:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 800244a:	69db      	ldr	r3, [r3, #28]
 800244c:	f003 0318 	and.w	r3, r3, #24
 8002450:	2b10      	cmp	r3, #16
 8002452:	d1ee      	bne.n	8002432 <HAL_RCC_ClockConfig+0x1ba>
 8002454:	e02c      	b.n	80024b0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d122      	bne.n	80024a4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800245e:	e00a      	b.n	8002476 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002460:	f7fe fcbe 	bl	8000de0 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800246e:	4293      	cmp	r3, r2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e0a9      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002476:	4b0a      	ldr	r3, [pc, #40]	@ (80024a0 <HAL_RCC_ClockConfig+0x228>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	f003 0318 	and.w	r3, r3, #24
 800247e:	2b08      	cmp	r3, #8
 8002480:	d1ee      	bne.n	8002460 <HAL_RCC_ClockConfig+0x1e8>
 8002482:	e015      	b.n	80024b0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002484:	f7fe fcac 	bl	8000de0 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002492:	4293      	cmp	r3, r2
 8002494:	d906      	bls.n	80024a4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e097      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
 800249a:	bf00      	nop
 800249c:	40022000 	.word	0x40022000
 80024a0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024a4:	4b4b      	ldr	r3, [pc, #300]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	f003 0318 	and.w	r3, r3, #24
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1e9      	bne.n	8002484 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d010      	beq.n	80024de <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	4b44      	ldr	r3, [pc, #272]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	f003 030f 	and.w	r3, r3, #15
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d208      	bcs.n	80024de <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80024cc:	4b41      	ldr	r3, [pc, #260]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	f023 020f 	bic.w	r2, r3, #15
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	493e      	ldr	r1, [pc, #248]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024de:	4b3e      	ldr	r3, [pc, #248]	@ (80025d8 <HAL_RCC_ClockConfig+0x360>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d210      	bcs.n	800250e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ec:	4b3a      	ldr	r3, [pc, #232]	@ (80025d8 <HAL_RCC_ClockConfig+0x360>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f023 020f 	bic.w	r2, r3, #15
 80024f4:	4938      	ldr	r1, [pc, #224]	@ (80025d8 <HAL_RCC_ClockConfig+0x360>)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fc:	4b36      	ldr	r3, [pc, #216]	@ (80025d8 <HAL_RCC_ClockConfig+0x360>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 030f 	and.w	r3, r3, #15
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	429a      	cmp	r2, r3
 8002508:	d001      	beq.n	800250e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e05d      	b.n	80025ca <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0304 	and.w	r3, r3, #4
 8002516:	2b00      	cmp	r3, #0
 8002518:	d010      	beq.n	800253c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	4b2d      	ldr	r3, [pc, #180]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002526:	429a      	cmp	r2, r3
 8002528:	d208      	bcs.n	800253c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800252a:	4b2a      	ldr	r3, [pc, #168]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	4927      	ldr	r1, [pc, #156]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 8002538:	4313      	orrs	r3, r2
 800253a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0308 	and.w	r3, r3, #8
 8002544:	2b00      	cmp	r3, #0
 8002546:	d012      	beq.n	800256e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	691a      	ldr	r2, [r3, #16]
 800254c:	4b21      	ldr	r3, [pc, #132]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	091b      	lsrs	r3, r3, #4
 8002552:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002556:	429a      	cmp	r2, r3
 8002558:	d209      	bcs.n	800256e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800255a:	4b1e      	ldr	r3, [pc, #120]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	491a      	ldr	r1, [pc, #104]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 800256a:	4313      	orrs	r3, r2
 800256c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0310 	and.w	r3, r3, #16
 8002576:	2b00      	cmp	r3, #0
 8002578:	d012      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695a      	ldr	r2, [r3, #20]
 800257e:	4b15      	ldr	r3, [pc, #84]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	0a1b      	lsrs	r3, r3, #8
 8002584:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002588:	429a      	cmp	r2, r3
 800258a:	d209      	bcs.n	80025a0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800258c:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	695b      	ldr	r3, [r3, #20]
 8002598:	021b      	lsls	r3, r3, #8
 800259a:	490e      	ldr	r1, [pc, #56]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 800259c:	4313      	orrs	r3, r2
 800259e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80025a0:	f000 f822 	bl	80025e8 <HAL_RCC_GetSysClockFreq>
 80025a4:	4602      	mov	r2, r0
 80025a6:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <HAL_RCC_ClockConfig+0x35c>)
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	490b      	ldr	r1, [pc, #44]	@ (80025dc <HAL_RCC_ClockConfig+0x364>)
 80025b0:	5ccb      	ldrb	r3, [r1, r3]
 80025b2:	fa22 f303 	lsr.w	r3, r2, r3
 80025b6:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <HAL_RCC_ClockConfig+0x368>)
 80025b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80025ba:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <HAL_RCC_ClockConfig+0x36c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fe f952 	bl	8000868 <HAL_InitTick>
 80025c4:	4603      	mov	r3, r0
 80025c6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80025c8:	7afb      	ldrb	r3, [r7, #11]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	44020c00 	.word	0x44020c00
 80025d8:	40022000 	.word	0x40022000
 80025dc:	08008a98 	.word	0x08008a98
 80025e0:	20000000 	.word	0x20000000
 80025e4:	20000004 	.word	0x20000004

080025e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b089      	sub	sp, #36	@ 0x24
 80025ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80025ee:	4b8c      	ldr	r3, [pc, #560]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	f003 0318 	and.w	r3, r3, #24
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d102      	bne.n	8002600 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80025fa:	4b8a      	ldr	r3, [pc, #552]	@ (8002824 <HAL_RCC_GetSysClockFreq+0x23c>)
 80025fc:	61fb      	str	r3, [r7, #28]
 80025fe:	e107      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002600:	4b87      	ldr	r3, [pc, #540]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 8002602:	69db      	ldr	r3, [r3, #28]
 8002604:	f003 0318 	and.w	r3, r3, #24
 8002608:	2b00      	cmp	r3, #0
 800260a:	d112      	bne.n	8002632 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800260c:	4b84      	ldr	r3, [pc, #528]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0320 	and.w	r3, r3, #32
 8002614:	2b00      	cmp	r3, #0
 8002616:	d009      	beq.n	800262c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002618:	4b81      	ldr	r3, [pc, #516]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	08db      	lsrs	r3, r3, #3
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	4a81      	ldr	r2, [pc, #516]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x240>)
 8002624:	fa22 f303 	lsr.w	r3, r2, r3
 8002628:	61fb      	str	r3, [r7, #28]
 800262a:	e0f1      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800262c:	4b7e      	ldr	r3, [pc, #504]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x240>)
 800262e:	61fb      	str	r3, [r7, #28]
 8002630:	e0ee      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002632:	4b7b      	ldr	r3, [pc, #492]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	f003 0318 	and.w	r3, r3, #24
 800263a:	2b10      	cmp	r3, #16
 800263c:	d102      	bne.n	8002644 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800263e:	4b7b      	ldr	r3, [pc, #492]	@ (800282c <HAL_RCC_GetSysClockFreq+0x244>)
 8002640:	61fb      	str	r3, [r7, #28]
 8002642:	e0e5      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002644:	4b76      	ldr	r3, [pc, #472]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	f003 0318 	and.w	r3, r3, #24
 800264c:	2b18      	cmp	r3, #24
 800264e:	f040 80dd 	bne.w	800280c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002652:	4b73      	ldr	r3, [pc, #460]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 8002654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800265c:	4b70      	ldr	r3, [pc, #448]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	0a1b      	lsrs	r3, r3, #8
 8002662:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002666:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002668:	4b6d      	ldr	r3, [pc, #436]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 800266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266c:	091b      	lsrs	r3, r3, #4
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002674:	4b6a      	ldr	r3, [pc, #424]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 8002676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002678:	08db      	lsrs	r3, r3, #3
 800267a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	fb02 f303 	mul.w	r3, r2, r3
 8002684:	ee07 3a90 	vmov	s15, r3
 8002688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800268c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 80b7 	beq.w	8002806 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d003      	beq.n	80026a6 <HAL_RCC_GetSysClockFreq+0xbe>
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	d056      	beq.n	8002752 <HAL_RCC_GetSysClockFreq+0x16a>
 80026a4:	e077      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80026a6:	4b5e      	ldr	r3, [pc, #376]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0320 	and.w	r3, r3, #32
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d02d      	beq.n	800270e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80026b2:	4b5b      	ldr	r3, [pc, #364]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	08db      	lsrs	r3, r3, #3
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x240>)
 80026be:	fa22 f303 	lsr.w	r3, r2, r3
 80026c2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	ee07 3a90 	vmov	s15, r3
 80026ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	ee07 3a90 	vmov	s15, r3
 80026d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026dc:	4b50      	ldr	r3, [pc, #320]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 80026de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026e4:	ee07 3a90 	vmov	s15, r3
 80026e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80026ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80026f0:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002830 <HAL_RCC_GetSysClockFreq+0x248>
 80026f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80026fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002700:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002708:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800270c:	e065      	b.n	80027da <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	ee07 3a90 	vmov	s15, r3
 8002714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002718:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002834 <HAL_RCC_GetSysClockFreq+0x24c>
 800271c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002720:	4b3f      	ldr	r3, [pc, #252]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 8002722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002728:	ee07 3a90 	vmov	s15, r3
 800272c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002730:	ed97 6a02 	vldr	s12, [r7, #8]
 8002734:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002830 <HAL_RCC_GetSysClockFreq+0x248>
 8002738:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800273c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002740:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002744:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002750:	e043      	b.n	80027da <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	ee07 3a90 	vmov	s15, r3
 8002758:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800275c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002838 <HAL_RCC_GetSysClockFreq+0x250>
 8002760:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002764:	4b2e      	ldr	r3, [pc, #184]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 8002766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800276c:	ee07 3a90 	vmov	s15, r3
 8002770:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002774:	ed97 6a02 	vldr	s12, [r7, #8]
 8002778:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002830 <HAL_RCC_GetSysClockFreq+0x248>
 800277c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002780:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002784:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002788:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800278c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002790:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002794:	e021      	b.n	80027da <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	ee07 3a90 	vmov	s15, r3
 800279c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027a0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800283c <HAL_RCC_GetSysClockFreq+0x254>
 80027a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 80027aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027b0:	ee07 3a90 	vmov	s15, r3
 80027b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80027b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80027bc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002830 <HAL_RCC_GetSysClockFreq+0x248>
 80027c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80027c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80027d8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80027da:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <HAL_RCC_GetSysClockFreq+0x238>)
 80027dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027de:	0a5b      	lsrs	r3, r3, #9
 80027e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027e4:	3301      	adds	r3, #1
 80027e6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	ee07 3a90 	vmov	s15, r3
 80027ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027f2:	edd7 6a06 	vldr	s13, [r7, #24]
 80027f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027fe:	ee17 3a90 	vmov	r3, s15
 8002802:	61fb      	str	r3, [r7, #28]
 8002804:	e004      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	61fb      	str	r3, [r7, #28]
 800280a:	e001      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800280c:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <HAL_RCC_GetSysClockFreq+0x240>)
 800280e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002810:	69fb      	ldr	r3, [r7, #28]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3724      	adds	r7, #36	@ 0x24
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	44020c00 	.word	0x44020c00
 8002824:	003d0900 	.word	0x003d0900
 8002828:	03d09000 	.word	0x03d09000
 800282c:	017d7840 	.word	0x017d7840
 8002830:	46000000 	.word	0x46000000
 8002834:	4c742400 	.word	0x4c742400
 8002838:	4bbebc20 	.word	0x4bbebc20
 800283c:	4a742400 	.word	0x4a742400

08002840 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002844:	f7ff fed0 	bl	80025e8 <HAL_RCC_GetSysClockFreq>
 8002848:	4602      	mov	r2, r0
 800284a:	4b08      	ldr	r3, [pc, #32]	@ (800286c <HAL_RCC_GetHCLKFreq+0x2c>)
 800284c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800284e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002852:	4907      	ldr	r1, [pc, #28]	@ (8002870 <HAL_RCC_GetHCLKFreq+0x30>)
 8002854:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002856:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	4a05      	ldr	r2, [pc, #20]	@ (8002874 <HAL_RCC_GetHCLKFreq+0x34>)
 8002860:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8002862:	4b04      	ldr	r3, [pc, #16]	@ (8002874 <HAL_RCC_GetHCLKFreq+0x34>)
 8002864:	681b      	ldr	r3, [r3, #0]
}
 8002866:	4618      	mov	r0, r3
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	44020c00 	.word	0x44020c00
 8002870:	08008a98 	.word	0x08008a98
 8002874:	20000000 	.word	0x20000000

08002878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800287c:	f7ff ffe0 	bl	8002840 <HAL_RCC_GetHCLKFreq>
 8002880:	4602      	mov	r2, r0
 8002882:	4b06      	ldr	r3, [pc, #24]	@ (800289c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	091b      	lsrs	r3, r3, #4
 8002888:	f003 0307 	and.w	r3, r3, #7
 800288c:	4904      	ldr	r1, [pc, #16]	@ (80028a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800288e:	5ccb      	ldrb	r3, [r1, r3]
 8002890:	f003 031f 	and.w	r3, r3, #31
 8002894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002898:	4618      	mov	r0, r3
 800289a:	bd80      	pop	{r7, pc}
 800289c:	44020c00 	.word	0x44020c00
 80028a0:	08008aa8 	.word	0x08008aa8

080028a4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t *pFLatency)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	221f      	movs	r2, #31
 80028b2:	601a      	str	r2, [r3, #0]
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 80028b4:	4b15      	ldr	r3, [pc, #84]	@ (800290c <HAL_RCC_GetClockConfig+0x68>)
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	f003 0203 	and.w	r2, r3, #3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 80028c0:	4b12      	ldr	r3, [pc, #72]	@ (800290c <HAL_RCC_GetClockConfig+0x68>)
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	60fb      	str	r3, [r7, #12]
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f003 020f 	and.w	r2, r3, #15
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	0a1b      	lsrs	r3, r3, #8
 80028ea:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80028f2:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <HAL_RCC_GetClockConfig+0x6c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 020f 	and.w	r2, r3, #15
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	601a      	str	r2, [r3, #0]
}
 80028fe:	bf00      	nop
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	44020c00 	.word	0x44020c00
 8002910:	40022000 	.word	0x40022000

08002914 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002918:	b0ba      	sub	sp, #232	@ 0xe8
 800291a:	af00      	add	r7, sp, #0
 800291c:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002920:	2300      	movs	r3, #0
 8002922:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002926:	2300      	movs	r3, #0
 8002928:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800292c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002934:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002938:	2500      	movs	r5, #0
 800293a:	ea54 0305 	orrs.w	r3, r4, r5
 800293e:	d00b      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002940:	4bcd      	ldr	r3, [pc, #820]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002942:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002946:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800294a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800294e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002950:	4ac9      	ldr	r2, [pc, #804]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002952:	430b      	orrs	r3, r1
 8002954:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002958:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800295c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002960:	f002 0801 	and.w	r8, r2, #1
 8002964:	f04f 0900 	mov.w	r9, #0
 8002968:	ea58 0309 	orrs.w	r3, r8, r9
 800296c:	d042      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800296e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	2b05      	cmp	r3, #5
 8002976:	d823      	bhi.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002978:	a201      	add	r2, pc, #4	@ (adr r2, 8002980 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800297a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800297e:	bf00      	nop
 8002980:	080029c9 	.word	0x080029c9
 8002984:	08002999 	.word	0x08002999
 8002988:	080029ad 	.word	0x080029ad
 800298c:	080029c9 	.word	0x080029c9
 8002990:	080029c9 	.word	0x080029c9
 8002994:	080029c9 	.word	0x080029c9
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002998:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800299c:	3308      	adds	r3, #8
 800299e:	4618      	mov	r0, r3
 80029a0:	f001 f978 	bl	8003c94 <RCCEx_PLL2_Config>
 80029a4:	4603      	mov	r3, r0
 80029a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80029aa:	e00e      	b.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80029ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029b0:	3330      	adds	r3, #48	@ 0x30
 80029b2:	4618      	mov	r0, r3
 80029b4:	f001 fa06 	bl	8003dc4 <RCCEx_PLL3_Config>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80029be:	e004      	b.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80029c6:	e000      	b.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80029c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029ca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10c      	bne.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80029d2:	4ba9      	ldr	r3, [pc, #676]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80029d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029d8:	f023 0107 	bic.w	r1, r3, #7
 80029dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e2:	4aa5      	ldr	r2, [pc, #660]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80029e4:	430b      	orrs	r3, r1
 80029e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80029ea:	e003      	b.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80029f0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029fc:	f002 0a02 	and.w	sl, r2, #2
 8002a00:	f04f 0b00 	mov.w	fp, #0
 8002a04:	ea5a 030b 	orrs.w	r3, sl, fp
 8002a08:	f000 8088 	beq.w	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002a0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a12:	2b28      	cmp	r3, #40	@ 0x28
 8002a14:	d868      	bhi.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8002a16:	a201      	add	r2, pc, #4	@ (adr r2, 8002a1c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1c:	08002af1 	.word	0x08002af1
 8002a20:	08002ae9 	.word	0x08002ae9
 8002a24:	08002ae9 	.word	0x08002ae9
 8002a28:	08002ae9 	.word	0x08002ae9
 8002a2c:	08002ae9 	.word	0x08002ae9
 8002a30:	08002ae9 	.word	0x08002ae9
 8002a34:	08002ae9 	.word	0x08002ae9
 8002a38:	08002ae9 	.word	0x08002ae9
 8002a3c:	08002ac1 	.word	0x08002ac1
 8002a40:	08002ae9 	.word	0x08002ae9
 8002a44:	08002ae9 	.word	0x08002ae9
 8002a48:	08002ae9 	.word	0x08002ae9
 8002a4c:	08002ae9 	.word	0x08002ae9
 8002a50:	08002ae9 	.word	0x08002ae9
 8002a54:	08002ae9 	.word	0x08002ae9
 8002a58:	08002ae9 	.word	0x08002ae9
 8002a5c:	08002ad5 	.word	0x08002ad5
 8002a60:	08002ae9 	.word	0x08002ae9
 8002a64:	08002ae9 	.word	0x08002ae9
 8002a68:	08002ae9 	.word	0x08002ae9
 8002a6c:	08002ae9 	.word	0x08002ae9
 8002a70:	08002ae9 	.word	0x08002ae9
 8002a74:	08002ae9 	.word	0x08002ae9
 8002a78:	08002ae9 	.word	0x08002ae9
 8002a7c:	08002af1 	.word	0x08002af1
 8002a80:	08002ae9 	.word	0x08002ae9
 8002a84:	08002ae9 	.word	0x08002ae9
 8002a88:	08002ae9 	.word	0x08002ae9
 8002a8c:	08002ae9 	.word	0x08002ae9
 8002a90:	08002ae9 	.word	0x08002ae9
 8002a94:	08002ae9 	.word	0x08002ae9
 8002a98:	08002ae9 	.word	0x08002ae9
 8002a9c:	08002af1 	.word	0x08002af1
 8002aa0:	08002ae9 	.word	0x08002ae9
 8002aa4:	08002ae9 	.word	0x08002ae9
 8002aa8:	08002ae9 	.word	0x08002ae9
 8002aac:	08002ae9 	.word	0x08002ae9
 8002ab0:	08002ae9 	.word	0x08002ae9
 8002ab4:	08002ae9 	.word	0x08002ae9
 8002ab8:	08002ae9 	.word	0x08002ae9
 8002abc:	08002af1 	.word	0x08002af1
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ac0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ac4:	3308      	adds	r3, #8
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f001 f8e4 	bl	8003c94 <RCCEx_PLL2_Config>
 8002acc:	4603      	mov	r3, r0
 8002ace:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002ad2:	e00e      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002ad4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ad8:	3330      	adds	r3, #48	@ 0x30
 8002ada:	4618      	mov	r0, r3
 8002adc:	f001 f972 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002ae6:	e004      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002aee:	e000      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8002af0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002af2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10c      	bne.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002afa:	4b5f      	ldr	r3, [pc, #380]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002afc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b00:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002b04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b0a:	4a5b      	ldr	r2, [pc, #364]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b12:	e003      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b14:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002b18:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b24:	f002 0304 	and.w	r3, r2, #4
 8002b28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002b32:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002b36:	460b      	mov	r3, r1
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	d04e      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002b3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b42:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002b46:	d02c      	beq.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002b48:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002b4c:	d825      	bhi.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002b4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b52:	d028      	beq.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002b54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b58:	d81f      	bhi.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002b5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b5c:	d025      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002b5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b60:	d81b      	bhi.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002b62:	2b80      	cmp	r3, #128	@ 0x80
 8002b64:	d00f      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002b66:	2b80      	cmp	r3, #128	@ 0x80
 8002b68:	d817      	bhi.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d01f      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002b6e:	2b40      	cmp	r3, #64	@ 0x40
 8002b70:	d113      	bne.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b76:	3308      	adds	r3, #8
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f001 f88b 	bl	8003c94 <RCCEx_PLL2_Config>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002b84:	e014      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b8a:	3330      	adds	r3, #48	@ 0x30
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f001 f919 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002b92:	4603      	mov	r3, r0
 8002b94:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002ba0:	e006      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002ba2:	bf00      	nop
 8002ba4:	e004      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002ba6:	bf00      	nop
 8002ba8:	e002      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002baa:	bf00      	nop
 8002bac:	e000      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002bae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bb0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10c      	bne.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002bba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002bbe:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002bc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bc8:	4a2b      	ldr	r2, [pc, #172]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002bca:	430b      	orrs	r3, r1
 8002bcc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002bd0:	e003      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002bd6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be2:	f002 0308 	and.w	r3, r2, #8
 8002be6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002bea:	2300      	movs	r3, #0
 8002bec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002bf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	d056      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8002bfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bfe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c00:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002c04:	d031      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x356>
 8002c06:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002c0a:	d82a      	bhi.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c10:	d02d      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002c12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c16:	d824      	bhi.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002c18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002c1c:	d029      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8002c1e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002c22:	d81e      	bhi.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c28:	d011      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c2e:	d818      	bhi.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d023      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c38:	d113      	bne.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c3e:	3308      	adds	r3, #8
 8002c40:	4618      	mov	r0, r3
 8002c42:	f001 f827 	bl	8003c94 <RCCEx_PLL2_Config>
 8002c46:	4603      	mov	r3, r0
 8002c48:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8002c4c:	e017      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002c4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c52:	3330      	adds	r3, #48	@ 0x30
 8002c54:	4618      	mov	r0, r3
 8002c56:	f001 f8b5 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8002c60:	e00d      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002c68:	e009      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002c6a:	bf00      	nop
 8002c6c:	e007      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002c6e:	bf00      	nop
 8002c70:	e005      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002c72:	bf00      	nop
 8002c74:	e003      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002c76:	bf00      	nop
 8002c78:	44020c00 	.word	0x44020c00
        break;
 8002c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c7e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10c      	bne.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002c86:	4bb9      	ldr	r3, [pc, #740]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002c88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c8c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8002c90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c96:	4ab5      	ldr	r2, [pc, #724]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c9e:	e003      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ca0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002ca4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ca8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb0:	f002 0310 	and.w	r3, r2, #16
 8002cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002cbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	d053      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002cc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ccc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cce:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002cd2:	d031      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8002cd4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002cd8:	d82a      	bhi.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002cda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cde:	d02d      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002ce0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ce4:	d824      	bhi.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002ce6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cea:	d029      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002cec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cf0:	d81e      	bhi.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cf6:	d011      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002cf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cfc:	d818      	bhi.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d020      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d06:	d113      	bne.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d0c:	3308      	adds	r3, #8
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 ffc0 	bl	8003c94 <RCCEx_PLL2_Config>
 8002d14:	4603      	mov	r3, r0
 8002d16:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8002d1a:	e014      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002d1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d20:	3330      	adds	r3, #48	@ 0x30
 8002d22:	4618      	mov	r0, r3
 8002d24:	f001 f84e 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8002d2e:	e00a      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002d36:	e006      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002d38:	bf00      	nop
 8002d3a:	e004      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002d3c:	bf00      	nop
 8002d3e:	e002      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002d40:	bf00      	nop
 8002d42:	e000      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002d44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d46:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10c      	bne.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002d4e:	4b87      	ldr	r3, [pc, #540]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002d50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002d54:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002d58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d5e:	4a83      	ldr	r2, [pc, #524]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002d60:	430b      	orrs	r3, r1
 8002d62:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002d66:	e003      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d68:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d6c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002d70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d78:	f002 0320 	and.w	r3, r2, #32
 8002d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d80:	2300      	movs	r3, #0
 8002d82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d86:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	d053      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8002d90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d96:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002d9a:	d031      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002d9c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002da0:	d82a      	bhi.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002da2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002da6:	d02d      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002da8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002dac:	d824      	bhi.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002dae:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002db2:	d029      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002db4:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002db8:	d81e      	bhi.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002dba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dbe:	d011      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dc4:	d818      	bhi.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d020      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002dca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dce:	d113      	bne.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002dd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dd4:	3308      	adds	r3, #8
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f000 ff5c 	bl	8003c94 <RCCEx_PLL2_Config>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8002de2:	e014      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002de4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002de8:	3330      	adds	r3, #48	@ 0x30
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 ffea 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8002df6:	e00a      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002dfe:	e006      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002e00:	bf00      	nop
 8002e02:	e004      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002e04:	bf00      	nop
 8002e06:	e002      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002e08:	bf00      	nop
 8002e0a:	e000      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e0e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10c      	bne.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002e16:	4b55      	ldr	r3, [pc, #340]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002e18:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002e1c:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8002e20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e26:	4a51      	ldr	r2, [pc, #324]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002e28:	430b      	orrs	r3, r1
 8002e2a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002e2e:	e003      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e30:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002e34:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e40:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002e44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002e4e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e52:	460b      	mov	r3, r1
 8002e54:	4313      	orrs	r3, r2
 8002e56:	d053      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002e58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e5e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002e62:	d031      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002e64:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002e68:	d82a      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002e6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e6e:	d02d      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002e70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e74:	d824      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002e76:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e7a:	d029      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002e7c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e80:	d81e      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002e82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e86:	d011      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002e88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e8c:	d818      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d020      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e96:	d113      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e9c:	3308      	adds	r3, #8
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fef8 	bl	8003c94 <RCCEx_PLL2_Config>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002eaa:	e014      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002eac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eb0:	3330      	adds	r3, #48	@ 0x30
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 ff86 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002ebe:	e00a      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002ec6:	e006      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002ec8:	bf00      	nop
 8002eca:	e004      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002ecc:	bf00      	nop
 8002ece:	e002      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002ed0:	bf00      	nop
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002ed4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ed6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10c      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002ede:	4b23      	ldr	r3, [pc, #140]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ee4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002ee8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eee:	4a1f      	ldr	r2, [pc, #124]	@ (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ef6:	e003      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ef8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002efc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f08:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002f0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002f10:	2300      	movs	r3, #0
 8002f12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002f16:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	d03d      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002f20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f2a:	d01b      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8002f2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f30:	d814      	bhi.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x648>
 8002f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f36:	d017      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8002f38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f3c:	d80e      	bhi.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x648>
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d016      	beq.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8002f42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f46:	d109      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f4c:	3330      	adds	r3, #48	@ 0x30
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 ff38 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002f54:	4603      	mov	r3, r0
 8002f56:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002f5a:	e00a      	b.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002f62:	e006      	b.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8002f64:	bf00      	nop
 8002f66:	e004      	b.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8002f68:	bf00      	nop
 8002f6a:	e002      	b.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8002f6c:	44020c00 	.word	0x44020c00
        break;
 8002f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f72:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d10c      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002f7a:	4b99      	ldr	r3, [pc, #612]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002f7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002f80:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002f84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f8a:	4a95      	ldr	r2, [pc, #596]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002f8c:	430b      	orrs	r3, r1
 8002f8e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002f92:	e003      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f94:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002f98:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002fa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002fac:	2300      	movs	r3, #0
 8002fae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002fb2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	d03b      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002fbc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fc2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002fc6:	d01b      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8002fc8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002fcc:	d814      	bhi.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8002fce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002fd2:	d017      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8002fd4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002fd8:	d80e      	bhi.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d014      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8002fde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fe2:	d109      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002fe4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fe8:	3330      	adds	r3, #48	@ 0x30
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 feea 	bl	8003dc4 <RCCEx_PLL3_Config>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8002ff6:	e008      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002ffe:	e004      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8003000:	bf00      	nop
 8003002:	e002      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8003004:	bf00      	nop
 8003006:	e000      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8003008:	bf00      	nop
    }

    if (ret == HAL_OK)
 800300a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d10c      	bne.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003012:	4b73      	ldr	r3, [pc, #460]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003014:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003018:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800301c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003020:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003022:	4a6f      	ldr	r2, [pc, #444]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003024:	430b      	orrs	r3, r1
 8003026:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800302a:	e003      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800302c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003030:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003034:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003040:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003044:	2300      	movs	r3, #0
 8003046:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800304a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800304e:	460b      	mov	r3, r1
 8003050:	4313      	orrs	r3, r2
 8003052:	d03d      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8003054:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003058:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800305c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003060:	d01b      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x786>
 8003062:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003066:	d814      	bhi.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8003068:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800306c:	d017      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800306e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003072:	d80e      	bhi.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8003074:	2b00      	cmp	r3, #0
 8003076:	d014      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8003078:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800307c:	d109      	bne.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800307e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003082:	3330      	adds	r3, #48	@ 0x30
 8003084:	4618      	mov	r0, r3
 8003086:	f000 fe9d 	bl	8003dc4 <RCCEx_PLL3_Config>
 800308a:	4603      	mov	r3, r0
 800308c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 8003090:	e008      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003098:	e004      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 800309a:	bf00      	nop
 800309c:	e002      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 800309e:	bf00      	nop
 80030a0:	e000      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80030a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030a4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10d      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80030ac:	4b4c      	ldr	r3, [pc, #304]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80030ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030b2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80030b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030be:	4a48      	ldr	r2, [pc, #288]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80030c0:	430b      	orrs	r3, r1
 80030c2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80030c6:	e003      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80030cc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80030d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80030dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80030e0:	2300      	movs	r3, #0
 80030e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80030e6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80030ea:	460b      	mov	r3, r1
 80030ec:	4313      	orrs	r3, r2
 80030ee:	d035      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80030f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030fc:	d015      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x816>
 80030fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003102:	d80e      	bhi.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8003104:	2b00      	cmp	r3, #0
 8003106:	d012      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8003108:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800310c:	d109      	bne.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800310e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003112:	3330      	adds	r3, #48	@ 0x30
 8003114:	4618      	mov	r0, r3
 8003116:	f000 fe55 	bl	8003dc4 <RCCEx_PLL3_Config>
 800311a:	4603      	mov	r3, r0
 800311c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003120:	e006      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003128:	e002      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 800312a:	bf00      	nop
 800312c:	e000      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 800312e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003130:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10d      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003138:	4b29      	ldr	r3, [pc, #164]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800313a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800313e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003142:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800314a:	4a25      	ldr	r2, [pc, #148]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800314c:	430b      	orrs	r3, r1
 800314e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003152:	e003      	b.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003154:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003158:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 800315c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003164:	2100      	movs	r1, #0
 8003166:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800316a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800316e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003172:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003176:	460b      	mov	r3, r1
 8003178:	4313      	orrs	r3, r2
 800317a:	d037      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 800317c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003184:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003188:	d015      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800318a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800318e:	d80e      	bhi.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8003190:	2b00      	cmp	r3, #0
 8003192:	d012      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8003194:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003198:	d109      	bne.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800319a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800319e:	3330      	adds	r3, #48	@ 0x30
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 fe0f 	bl	8003dc4 <RCCEx_PLL3_Config>
 80031a6:	4603      	mov	r3, r0
 80031a8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80031ac:	e006      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80031b4:	e002      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80031b6:	bf00      	nop
 80031b8:	e000      	b.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80031ba:	bf00      	nop
    }
    if (ret == HAL_OK)
 80031bc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d10f      	bne.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80031c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80031ca:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80031ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d6:	4a02      	ldr	r2, [pc, #8]	@ (80031e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80031d8:	430b      	orrs	r3, r1
 80031da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80031de:	e005      	b.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 80031e0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80031e8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80031ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f4:	2100      	movs	r1, #0
 80031f6:	67b9      	str	r1, [r7, #120]	@ 0x78
 80031f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80031fe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003202:	460b      	mov	r3, r1
 8003204:	4313      	orrs	r3, r2
 8003206:	d00e      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003208:	4bb8      	ldr	r3, [pc, #736]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	4ab7      	ldr	r2, [pc, #732]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800320e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003212:	61d3      	str	r3, [r2, #28]
 8003214:	4bb5      	ldr	r3, [pc, #724]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003216:	69d9      	ldr	r1, [r3, #28]
 8003218:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800321c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003220:	4ab2      	ldr	r2, [pc, #712]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003222:	430b      	orrs	r3, r1
 8003224:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003226:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003232:	673b      	str	r3, [r7, #112]	@ 0x70
 8003234:	2300      	movs	r3, #0
 8003236:	677b      	str	r3, [r7, #116]	@ 0x74
 8003238:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800323c:	460b      	mov	r3, r1
 800323e:	4313      	orrs	r3, r2
 8003240:	d055      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003246:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800324a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800324e:	d031      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8003250:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003254:	d82a      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x998>
 8003256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800325a:	d02d      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 800325c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003260:	d824      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x998>
 8003262:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003266:	d029      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8003268:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800326c:	d81e      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x998>
 800326e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003272:	d011      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8003274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003278:	d818      	bhi.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x998>
 800327a:	2b00      	cmp	r3, #0
 800327c:	d020      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 800327e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003282:	d113      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003284:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003288:	3308      	adds	r3, #8
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fd02 	bl	8003c94 <RCCEx_PLL2_Config>
 8003290:	4603      	mov	r3, r0
 8003292:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003296:	e014      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003298:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800329c:	3330      	adds	r3, #48	@ 0x30
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 fd90 	bl	8003dc4 <RCCEx_PLL3_Config>
 80032a4:	4603      	mov	r3, r0
 80032a6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80032aa:	e00a      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80032b2:	e006      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80032b4:	bf00      	nop
 80032b6:	e004      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80032b8:	bf00      	nop
 80032ba:	e002      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80032bc:	bf00      	nop
 80032be:	e000      	b.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 80032c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032c2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10d      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80032ca:	4b88      	ldr	r3, [pc, #544]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80032cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80032d0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80032d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032dc:	4a83      	ldr	r2, [pc, #524]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80032de:	430b      	orrs	r3, r1
 80032e0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80032e4:	e003      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032e6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032ea:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80032ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80032fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032fc:	2300      	movs	r3, #0
 80032fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003300:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003304:	460b      	mov	r3, r1
 8003306:	4313      	orrs	r3, r2
 8003308:	d055      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800330a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800330e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003312:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003316:	d031      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8003318:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800331c:	d82a      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800331e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003322:	d02d      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8003324:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003328:	d824      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800332a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800332e:	d029      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003330:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003334:	d81e      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800333a:	d011      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800333c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003340:	d818      	bhi.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003342:	2b00      	cmp	r3, #0
 8003344:	d020      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800334a:	d113      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800334c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003350:	3308      	adds	r3, #8
 8003352:	4618      	mov	r0, r3
 8003354:	f000 fc9e 	bl	8003c94 <RCCEx_PLL2_Config>
 8003358:	4603      	mov	r3, r0
 800335a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800335e:	e014      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003360:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003364:	3330      	adds	r3, #48	@ 0x30
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fd2c 	bl	8003dc4 <RCCEx_PLL3_Config>
 800336c:	4603      	mov	r3, r0
 800336e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003372:	e00a      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800337a:	e006      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 800337c:	bf00      	nop
 800337e:	e004      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003380:	bf00      	nop
 8003382:	e002      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003384:	bf00      	nop
 8003386:	e000      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800338a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10d      	bne.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003392:	4b56      	ldr	r3, [pc, #344]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003394:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003398:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800339c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a4:	4a51      	ldr	r2, [pc, #324]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80033a6:	430b      	orrs	r3, r1
 80033a8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80033ac:	e003      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80033b2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80033b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033be:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80033c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80033c4:	2300      	movs	r3, #0
 80033c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80033c8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80033cc:	460b      	mov	r3, r1
 80033ce:	4313      	orrs	r3, r2
 80033d0:	d032      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80033d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80033da:	2b05      	cmp	r3, #5
 80033dc:	d80f      	bhi.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80033de:	2b03      	cmp	r3, #3
 80033e0:	d211      	bcs.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d911      	bls.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d109      	bne.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80033ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033ee:	3308      	adds	r3, #8
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 fc4f 	bl	8003c94 <RCCEx_PLL2_Config>
 80033f6:	4603      	mov	r3, r0
 80033f8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80033fc:	e006      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003404:	e002      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8003406:	bf00      	nop
 8003408:	e000      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 800340a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800340c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10d      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003414:	4b35      	ldr	r3, [pc, #212]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003416:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800341a:	f023 0107 	bic.w	r1, r3, #7
 800341e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003422:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003426:	4a31      	ldr	r2, [pc, #196]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003428:	430b      	orrs	r3, r1
 800342a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800342e:	e003      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003430:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003434:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003438:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800343c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003440:	2100      	movs	r1, #0
 8003442:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003444:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003448:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800344a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800344e:	460b      	mov	r3, r1
 8003450:	4313      	orrs	r3, r2
 8003452:	d024      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003454:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003458:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8003460:	2b08      	cmp	r3, #8
 8003462:	d005      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800346a:	e002      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 800346c:	bf00      	nop
 800346e:	e000      	b.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8003470:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003472:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10d      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800347a:	4b1c      	ldr	r3, [pc, #112]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800347c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003480:	f023 0108 	bic.w	r1, r3, #8
 8003484:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003488:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800348c:	4a17      	ldr	r2, [pc, #92]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800348e:	430b      	orrs	r3, r1
 8003490:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003494:	e003      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003496:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800349a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800349e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80034aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80034ac:	2300      	movs	r3, #0
 80034ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80034b0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80034b4:	460b      	mov	r3, r1
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f000 80b9 	beq.w	800362e <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80034bc:	4b0c      	ldr	r3, [pc, #48]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c0:	4a0b      	ldr	r2, [pc, #44]	@ (80034f0 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 80034c2:	f043 0301 	orr.w	r3, r3, #1
 80034c6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034c8:	f7fd fc8a 	bl	8000de0 <HAL_GetTick>
 80034cc:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80034d0:	e010      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d2:	f7fd fc85 	bl	8000de0 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d908      	bls.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80034e8:	e00a      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 80034ea:	bf00      	nop
 80034ec:	44020c00 	.word	0x44020c00
 80034f0:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80034f4:	4bba      	ldr	r3, [pc, #744]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 80034f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0e8      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8003500:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003504:	2b00      	cmp	r3, #0
 8003506:	f040 808e 	bne.w	8003626 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800350a:	4bb6      	ldr	r3, [pc, #728]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800350c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003510:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003514:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800351c:	2b00      	cmp	r3, #0
 800351e:	d023      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8003520:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003524:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8003528:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800352c:	4293      	cmp	r3, r2
 800352e:	d01b      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003530:	4bac      	ldr	r3, [pc, #688]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003532:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800353a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800353e:	4ba9      	ldr	r3, [pc, #676]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003540:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003544:	4aa7      	ldr	r2, [pc, #668]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800354e:	4ba5      	ldr	r3, [pc, #660]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003554:	4aa3      	ldr	r2, [pc, #652]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003556:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800355a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800355e:	4aa1      	ldr	r2, [pc, #644]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003564:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d019      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003574:	f7fd fc34 	bl	8000de0 <HAL_GetTick>
 8003578:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800357c:	e00d      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800357e:	f7fd fc2f 	bl	8000de0 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003588:	1ad2      	subs	r2, r2, r3
 800358a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800358e:	429a      	cmp	r2, r3
 8003590:	d903      	bls.n	800359a <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8003598:	e006      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800359a:	4b92      	ldr	r3, [pc, #584]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800359c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d0ea      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 80035a8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d135      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80035b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035b4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80035b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035c0:	d110      	bne.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 80035c2:	4b88      	ldr	r3, [pc, #544]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80035c4:	69db      	ldr	r3, [r3, #28]
 80035c6:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80035ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035ce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80035d2:	091b      	lsrs	r3, r3, #4
 80035d4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80035d8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80035dc:	4a81      	ldr	r2, [pc, #516]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80035de:	430b      	orrs	r3, r1
 80035e0:	61d3      	str	r3, [r2, #28]
 80035e2:	e005      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80035e4:	4b7f      	ldr	r3, [pc, #508]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80035e6:	69db      	ldr	r3, [r3, #28]
 80035e8:	4a7e      	ldr	r2, [pc, #504]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80035ea:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80035ee:	61d3      	str	r3, [r2, #28]
 80035f0:	4b7c      	ldr	r3, [pc, #496]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80035f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035f6:	4a7b      	ldr	r2, [pc, #492]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80035f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003600:	4b78      	ldr	r3, [pc, #480]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003602:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800360a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800360e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003612:	4a74      	ldr	r2, [pc, #464]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003614:	430b      	orrs	r3, r1
 8003616:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800361a:	e008      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800361c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003620:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8003624:	e003      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003626:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800362a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800362e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003636:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800363a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800363c:	2300      	movs	r3, #0
 800363e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003640:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003644:	460b      	mov	r3, r1
 8003646:	4313      	orrs	r3, r2
 8003648:	d035      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800364a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800364e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003652:	2b30      	cmp	r3, #48	@ 0x30
 8003654:	d014      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8003656:	2b30      	cmp	r3, #48	@ 0x30
 8003658:	d80e      	bhi.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 800365a:	2b20      	cmp	r3, #32
 800365c:	d012      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 800365e:	2b20      	cmp	r3, #32
 8003660:	d80a      	bhi.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8003662:	2b00      	cmp	r3, #0
 8003664:	d010      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8003666:	2b10      	cmp	r3, #16
 8003668:	d106      	bne.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800366a:	4b5e      	ldr	r3, [pc, #376]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800366c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800366e:	4a5d      	ldr	r2, [pc, #372]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003674:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003676:	e008      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800367e:	e004      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003680:	bf00      	nop
 8003682:	e002      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003684:	bf00      	nop
 8003686:	e000      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003688:	bf00      	nop
    }

    if (ret == HAL_OK)
 800368a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10d      	bne.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003692:	4b54      	ldr	r3, [pc, #336]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003694:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003698:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800369c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036a4:	4a4f      	ldr	r2, [pc, #316]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80036a6:	430b      	orrs	r3, r1
 80036a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80036ac:	e003      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80036b2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80036b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036be:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80036c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80036c4:	2300      	movs	r3, #0
 80036c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80036c8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80036cc:	460b      	mov	r3, r1
 80036ce:	4313      	orrs	r3, r2
 80036d0:	d033      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80036d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d002      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 80036de:	2b40      	cmp	r3, #64	@ 0x40
 80036e0:	d007      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80036e2:	e010      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036e4:	4b3f      	ldr	r3, [pc, #252]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80036e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e8:	4a3e      	ldr	r2, [pc, #248]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80036ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036ee:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80036f0:	e00d      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036f6:	3308      	adds	r3, #8
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 facb 	bl	8003c94 <RCCEx_PLL2_Config>
 80036fe:	4603      	mov	r3, r0
 8003700:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003704:	e003      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800370c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10d      	bne.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003716:	4b33      	ldr	r3, [pc, #204]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003718:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800371c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003720:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003724:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003728:	4a2e      	ldr	r2, [pc, #184]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800372a:	430b      	orrs	r3, r1
 800372c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003730:	e003      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003732:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003736:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800373a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800373e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003742:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003746:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003748:	2300      	movs	r3, #0
 800374a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800374c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003750:	460b      	mov	r3, r1
 8003752:	4313      	orrs	r3, r2
 8003754:	d04c      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003756:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800375a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800375e:	2b04      	cmp	r3, #4
 8003760:	d827      	bhi.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8003762:	a201      	add	r2, pc, #4	@ (adr r2, 8003768 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 8003764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003768:	0800377d 	.word	0x0800377d
 800376c:	0800378b 	.word	0x0800378b
 8003770:	0800379f 	.word	0x0800379f
 8003774:	080037bb 	.word	0x080037bb
 8003778:	080037bb 	.word	0x080037bb
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800377c:	4b19      	ldr	r3, [pc, #100]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800377e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003780:	4a18      	ldr	r2, [pc, #96]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003786:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003788:	e018      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800378a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800378e:	3308      	adds	r3, #8
 8003790:	4618      	mov	r0, r3
 8003792:	f000 fa7f 	bl	8003c94 <RCCEx_PLL2_Config>
 8003796:	4603      	mov	r3, r0
 8003798:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800379c:	e00e      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800379e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037a2:	3330      	adds	r3, #48	@ 0x30
 80037a4:	4618      	mov	r0, r3
 80037a6:	f000 fb0d 	bl	8003dc4 <RCCEx_PLL3_Config>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80037b0:	e004      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80037b8:	e000      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 80037ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037bc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d111      	bne.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80037c4:	4b07      	ldr	r3, [pc, #28]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80037c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037ca:	f023 0107 	bic.w	r1, r3, #7
 80037ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037d6:	4a03      	ldr	r2, [pc, #12]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80037d8:	430b      	orrs	r3, r1
 80037da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037de:	e007      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 80037e0:	44020800 	.word	0x44020800
 80037e4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037ec:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80037f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80037fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80037fe:	2300      	movs	r3, #0
 8003800:	637b      	str	r3, [r7, #52]	@ 0x34
 8003802:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003806:	460b      	mov	r3, r1
 8003808:	4313      	orrs	r3, r2
 800380a:	f000 8081 	beq.w	8003910 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800380e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003812:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003816:	2b20      	cmp	r3, #32
 8003818:	d85f      	bhi.n	80038da <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 800381a:	a201      	add	r2, pc, #4	@ (adr r2, 8003820 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 800381c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003820:	080038a5 	.word	0x080038a5
 8003824:	080038db 	.word	0x080038db
 8003828:	080038db 	.word	0x080038db
 800382c:	080038db 	.word	0x080038db
 8003830:	080038db 	.word	0x080038db
 8003834:	080038db 	.word	0x080038db
 8003838:	080038db 	.word	0x080038db
 800383c:	080038db 	.word	0x080038db
 8003840:	080038b3 	.word	0x080038b3
 8003844:	080038db 	.word	0x080038db
 8003848:	080038db 	.word	0x080038db
 800384c:	080038db 	.word	0x080038db
 8003850:	080038db 	.word	0x080038db
 8003854:	080038db 	.word	0x080038db
 8003858:	080038db 	.word	0x080038db
 800385c:	080038db 	.word	0x080038db
 8003860:	080038c7 	.word	0x080038c7
 8003864:	080038db 	.word	0x080038db
 8003868:	080038db 	.word	0x080038db
 800386c:	080038db 	.word	0x080038db
 8003870:	080038db 	.word	0x080038db
 8003874:	080038db 	.word	0x080038db
 8003878:	080038db 	.word	0x080038db
 800387c:	080038db 	.word	0x080038db
 8003880:	080038e3 	.word	0x080038e3
 8003884:	080038db 	.word	0x080038db
 8003888:	080038db 	.word	0x080038db
 800388c:	080038db 	.word	0x080038db
 8003890:	080038db 	.word	0x080038db
 8003894:	080038db 	.word	0x080038db
 8003898:	080038db 	.word	0x080038db
 800389c:	080038db 	.word	0x080038db
 80038a0:	080038e3 	.word	0x080038e3
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a4:	4bb9      	ldr	r3, [pc, #740]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80038a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a8:	4ab8      	ldr	r2, [pc, #736]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80038aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038ae:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80038b0:	e018      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038b6:	3308      	adds	r3, #8
 80038b8:	4618      	mov	r0, r3
 80038ba:	f000 f9eb 	bl	8003c94 <RCCEx_PLL2_Config>
 80038be:	4603      	mov	r3, r0
 80038c0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80038c4:	e00e      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80038c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038ca:	3330      	adds	r3, #48	@ 0x30
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 fa79 	bl	8003dc4 <RCCEx_PLL3_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80038d8:	e004      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80038e0:	e000      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 80038e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038e4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10d      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80038ec:	4ba7      	ldr	r3, [pc, #668]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80038ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038f2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80038f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038fe:	4aa3      	ldr	r2, [pc, #652]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003900:	430b      	orrs	r3, r1
 8003902:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003906:	e003      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003908:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800390c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003910:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003918:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800391c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800391e:	2300      	movs	r3, #0
 8003920:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003922:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003926:	460b      	mov	r3, r1
 8003928:	4313      	orrs	r3, r2
 800392a:	d04e      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800392c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003930:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003938:	d02e      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800393a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800393e:	d827      	bhi.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003940:	2bc0      	cmp	r3, #192	@ 0xc0
 8003942:	d02b      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8003944:	2bc0      	cmp	r3, #192	@ 0xc0
 8003946:	d823      	bhi.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003948:	2b80      	cmp	r3, #128	@ 0x80
 800394a:	d017      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x1068>
 800394c:	2b80      	cmp	r3, #128	@ 0x80
 800394e:	d81f      	bhi.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x1046>
 8003954:	2b40      	cmp	r3, #64	@ 0x40
 8003956:	d007      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 8003958:	e01a      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800395a:	4b8c      	ldr	r3, [pc, #560]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800395c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800395e:	4a8b      	ldr	r2, [pc, #556]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003960:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003964:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003966:	e01a      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003968:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800396c:	3308      	adds	r3, #8
 800396e:	4618      	mov	r0, r3
 8003970:	f000 f990 	bl	8003c94 <RCCEx_PLL2_Config>
 8003974:	4603      	mov	r3, r0
 8003976:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800397a:	e010      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800397c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003980:	3330      	adds	r3, #48	@ 0x30
 8003982:	4618      	mov	r0, r3
 8003984:	f000 fa1e 	bl	8003dc4 <RCCEx_PLL3_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800398e:	e006      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003996:	e002      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8003998:	bf00      	nop
 800399a:	e000      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 800399c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800399e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10d      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80039a6:	4b79      	ldr	r3, [pc, #484]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80039a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039ac:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80039b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80039b8:	4974      	ldr	r1, [pc, #464]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80039c0:	e003      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80039c6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80039ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80039d6:	623b      	str	r3, [r7, #32]
 80039d8:	2300      	movs	r3, #0
 80039da:	627b      	str	r3, [r7, #36]	@ 0x24
 80039dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80039e0:	460b      	mov	r3, r1
 80039e2:	4313      	orrs	r3, r2
 80039e4:	d055      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80039e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039ea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80039ee:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80039f2:	d031      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 80039f4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80039f8:	d82a      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80039fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039fe:	d02d      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8003a00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a04:	d824      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8003a06:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a0a:	d029      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8003a0c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a10:	d81e      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8003a12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a16:	d011      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8003a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a1c:	d818      	bhi.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d020      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 8003a22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a26:	d113      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a2c:	3308      	adds	r3, #8
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 f930 	bl	8003c94 <RCCEx_PLL2_Config>
 8003a34:	4603      	mov	r3, r0
 8003a36:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8003a3a:	e014      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003a3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a40:	3330      	adds	r3, #48	@ 0x30
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 f9be 	bl	8003dc4 <RCCEx_PLL3_Config>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8003a4e:	e00a      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003a56:	e006      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003a58:	bf00      	nop
 8003a5a:	e004      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003a5c:	bf00      	nop
 8003a5e:	e002      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003a60:	bf00      	nop
 8003a62:	e000      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a66:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10d      	bne.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8003a6e:	4b47      	ldr	r3, [pc, #284]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a74:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8003a78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a7c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a80:	4942      	ldr	r1, [pc, #264]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003a88:	e003      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003a8e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003a92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	61b9      	str	r1, [r7, #24]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	d03c      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8003aae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ab2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d81b      	bhi.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x11de>
 8003aba:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8003abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac0:	08003afb 	.word	0x08003afb
 8003ac4:	08003ad1 	.word	0x08003ad1
 8003ac8:	08003adf 	.word	0x08003adf
 8003acc:	08003afb 	.word	0x08003afb
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ad0:	4b2e      	ldr	r3, [pc, #184]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad4:	4a2d      	ldr	r2, [pc, #180]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003ad6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ada:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8003adc:	e00e      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ade:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ae2:	3308      	adds	r3, #8
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f000 f8d5 	bl	8003c94 <RCCEx_PLL2_Config>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8003af0:	e004      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003af8:	e000      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8003afa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003afc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10d      	bne.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8003b04:	4b21      	ldr	r3, [pc, #132]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003b06:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b0a:	f023 0203 	bic.w	r2, r3, #3
 8003b0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003b16:	491d      	ldr	r1, [pc, #116]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003b1e:	e003      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b20:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003b24:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b30:	2100      	movs	r1, #0
 8003b32:	6139      	str	r1, [r7, #16]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003b3e:	460b      	mov	r3, r1
 8003b40:	4313      	orrs	r3, r2
 8003b42:	d03c      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8003b44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b50:	d00e      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8003b52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b56:	d815      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d019      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 8003b5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b60:	d110      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b62:	4b0a      	ldr	r3, [pc, #40]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b66:	4a09      	ldr	r2, [pc, #36]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b6c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003b6e:	e010      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b74:	3308      	adds	r3, #8
 8003b76:	4618      	mov	r0, r3
 8003b78:	f000 f88c 	bl	8003c94 <RCCEx_PLL2_Config>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003b82:	e006      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003b8a:	e002      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x127e>
 8003b8c:	44020c00 	.word	0x44020c00
        break;
 8003b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b92:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10d      	bne.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003b9a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003b9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ba0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ba4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bac:	4938      	ldr	r1, [pc, #224]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003bb4:	e003      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003bba:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003bbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	f003 0310 	and.w	r3, r3, #16
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	d038      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bde:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003be2:	2b30      	cmp	r3, #48	@ 0x30
 8003be4:	d01b      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x130a>
 8003be6:	2b30      	cmp	r3, #48	@ 0x30
 8003be8:	d815      	bhi.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x1302>
 8003bea:	2b10      	cmp	r3, #16
 8003bec:	d002      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	d007      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 8003bf2:	e010      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bf4:	4b26      	ldr	r3, [pc, #152]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf8:	4a25      	ldr	r2, [pc, #148]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bfe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003c00:	e00e      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c06:	3330      	adds	r3, #48	@ 0x30
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 f8db 	bl	8003dc4 <RCCEx_PLL3_Config>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003c14:	e004      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003c1c:	e000      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8003c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c20:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10d      	bne.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003c28:	4b19      	ldr	r3, [pc, #100]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003c2a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c2e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c36:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003c3a:	4915      	ldr	r1, [pc, #84]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003c42:	e003      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c44:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003c48:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003c4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c54:	2100      	movs	r1, #0
 8003c56:	6039      	str	r1, [r7, #0]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	607b      	str	r3, [r7, #4]
 8003c5e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003c62:	460b      	mov	r3, r1
 8003c64:	4313      	orrs	r3, r2
 8003c66:	d00c      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8003c68:	4b09      	ldr	r3, [pc, #36]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003c6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c76:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c7a:	4905      	ldr	r1, [pc, #20]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8003c82:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	37e8      	adds	r7, #232	@ 0xe8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c90:	44020c00 	.word	0x44020c00

08003c94 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8003c9c:	4b48      	ldr	r3, [pc, #288]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a47      	ldr	r2, [pc, #284]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003ca2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ca6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ca8:	f7fd f89a 	bl	8000de0 <HAL_GetTick>
 8003cac:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003cae:	e008      	b.n	8003cc2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003cb0:	f7fd f896 	bl	8000de0 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d901      	bls.n	8003cc2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e07a      	b.n	8003db8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003cc2:	4b3f      	ldr	r3, [pc, #252]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1f0      	bne.n	8003cb0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8003cce:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003cd6:	f023 0303 	bic.w	r3, r3, #3
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	6811      	ldr	r1, [r2, #0]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6852      	ldr	r2, [r2, #4]
 8003ce2:	0212      	lsls	r2, r2, #8
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	4936      	ldr	r1, [pc, #216]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	025b      	lsls	r3, r3, #9
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	431a      	orrs	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	041b      	lsls	r3, r3, #16
 8003d0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	3b01      	subs	r3, #1
 8003d16:	061b      	lsls	r3, r3, #24
 8003d18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003d1c:	4928      	ldr	r1, [pc, #160]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8003d22:	4b27      	ldr	r3, [pc, #156]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d26:	f023 020c 	bic.w	r2, r3, #12
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	4924      	ldr	r1, [pc, #144]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8003d34:	4b22      	ldr	r3, [pc, #136]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d38:	f023 0220 	bic.w	r2, r3, #32
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	69db      	ldr	r3, [r3, #28]
 8003d40:	491f      	ldr	r1, [pc, #124]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8003d46:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	491c      	ldr	r1, [pc, #112]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8003d54:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d58:	4a19      	ldr	r2, [pc, #100]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d5a:	f023 0310 	bic.w	r3, r3, #16
 8003d5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8003d60:	4b17      	ldr	r3, [pc, #92]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d68:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6a12      	ldr	r2, [r2, #32]
 8003d70:	00d2      	lsls	r2, r2, #3
 8003d72:	4913      	ldr	r1, [pc, #76]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8003d78:	4b11      	ldr	r3, [pc, #68]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d7c:	4a10      	ldr	r2, [pc, #64]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d7e:	f043 0310 	orr.w	r3, r3, #16
 8003d82:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8003d84:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003d8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d8e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003d90:	f7fd f826 	bl	8000de0 <HAL_GetTick>
 8003d94:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003d96:	e008      	b.n	8003daa <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003d98:	f7fd f822 	bl	8000de0 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e006      	b.n	8003db8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003daa:	4b05      	ldr	r3, [pc, #20]	@ (8003dc0 <RCCEx_PLL2_Config+0x12c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8003db6:	2300      	movs	r3, #0

}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3710      	adds	r7, #16
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	44020c00 	.word	0x44020c00

08003dc4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8003dcc:	4b48      	ldr	r3, [pc, #288]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a47      	ldr	r2, [pc, #284]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003dd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dd6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003dd8:	f7fd f802 	bl	8000de0 <HAL_GetTick>
 8003ddc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003dde:	e008      	b.n	8003df2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003de0:	f7fc fffe 	bl	8000de0 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d901      	bls.n	8003df2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e07a      	b.n	8003ee8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003df2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f0      	bne.n	8003de0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8003dfe:	4b3c      	ldr	r3, [pc, #240]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e02:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e06:	f023 0303 	bic.w	r3, r3, #3
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6811      	ldr	r1, [r2, #0]
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6852      	ldr	r2, [r2, #4]
 8003e12:	0212      	lsls	r2, r2, #8
 8003e14:	430a      	orrs	r2, r1
 8003e16:	4936      	ldr	r1, [pc, #216]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	630b      	str	r3, [r1, #48]	@ 0x30
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	3b01      	subs	r3, #1
 8003e22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	025b      	lsls	r3, r3, #9
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	041b      	lsls	r3, r3, #16
 8003e3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	3b01      	subs	r3, #1
 8003e46:	061b      	lsls	r3, r3, #24
 8003e48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003e4c:	4928      	ldr	r1, [pc, #160]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003e52:	4b27      	ldr	r3, [pc, #156]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e56:	f023 020c 	bic.w	r2, r3, #12
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	4924      	ldr	r1, [pc, #144]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8003e64:	4b22      	ldr	r3, [pc, #136]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e68:	f023 0220 	bic.w	r2, r3, #32
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	491f      	ldr	r1, [pc, #124]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8003e76:	4b1e      	ldr	r3, [pc, #120]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7e:	491c      	ldr	r1, [pc, #112]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8003e84:	4b1a      	ldr	r3, [pc, #104]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	4a19      	ldr	r2, [pc, #100]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e8a:	f023 0310 	bic.w	r3, r3, #16
 8003e8e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8003e90:	4b17      	ldr	r3, [pc, #92]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e98:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6a12      	ldr	r2, [r2, #32]
 8003ea0:	00d2      	lsls	r2, r2, #3
 8003ea2:	4913      	ldr	r1, [pc, #76]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8003ea8:	4b11      	ldr	r3, [pc, #68]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eac:	4a10      	ldr	r2, [pc, #64]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003eae:	f043 0310 	orr.w	r3, r3, #16
 8003eb2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8003eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003eba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ebe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ec0:	f7fc ff8e 	bl	8000de0 <HAL_GetTick>
 8003ec4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ec6:	e008      	b.n	8003eda <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003ec8:	f7fc ff8a 	bl	8000de0 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e006      	b.n	8003ee8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003eda:	4b05      	ldr	r3, [pc, #20]	@ (8003ef0 <RCCEx_PLL3_Config+0x12c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0f0      	beq.n	8003ec8 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	44020c00 	.word	0x44020c00

08003ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e049      	b.n	8003f9a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d106      	bne.n	8003f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fc fe38 	bl	8000b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3304      	adds	r3, #4
 8003f30:	4619      	mov	r1, r3
 8003f32:	4610      	mov	r0, r2
 8003f34:	f000 fe38 	bl	8004ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
	...

08003fa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d001      	beq.n	8003fbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e07c      	b.n	80040b6 <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a3a      	ldr	r2, [pc, #232]	@ (80040c4 <HAL_TIM_Base_Start_IT+0x120>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d04a      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a39      	ldr	r2, [pc, #228]	@ (80040c8 <HAL_TIM_Base_Start_IT+0x124>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d045      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff0:	d040      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ffa:	d03b      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a32      	ldr	r2, [pc, #200]	@ (80040cc <HAL_TIM_Base_Start_IT+0x128>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d036      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a31      	ldr	r2, [pc, #196]	@ (80040d0 <HAL_TIM_Base_Start_IT+0x12c>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d031      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a2f      	ldr	r2, [pc, #188]	@ (80040d4 <HAL_TIM_Base_Start_IT+0x130>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d02c      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a2e      	ldr	r2, [pc, #184]	@ (80040d8 <HAL_TIM_Base_Start_IT+0x134>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d027      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a2c      	ldr	r2, [pc, #176]	@ (80040dc <HAL_TIM_Base_Start_IT+0x138>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d022      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a2b      	ldr	r2, [pc, #172]	@ (80040e0 <HAL_TIM_Base_Start_IT+0x13c>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d01d      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a29      	ldr	r2, [pc, #164]	@ (80040e4 <HAL_TIM_Base_Start_IT+0x140>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d018      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a28      	ldr	r2, [pc, #160]	@ (80040e8 <HAL_TIM_Base_Start_IT+0x144>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d013      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a26      	ldr	r2, [pc, #152]	@ (80040ec <HAL_TIM_Base_Start_IT+0x148>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d00e      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a25      	ldr	r2, [pc, #148]	@ (80040f0 <HAL_TIM_Base_Start_IT+0x14c>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d009      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a23      	ldr	r2, [pc, #140]	@ (80040f4 <HAL_TIM_Base_Start_IT+0x150>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d004      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0xd0>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a22      	ldr	r2, [pc, #136]	@ (80040f8 <HAL_TIM_Base_Start_IT+0x154>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d115      	bne.n	80040a0 <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	4b20      	ldr	r3, [pc, #128]	@ (80040fc <HAL_TIM_Base_Start_IT+0x158>)
 800407c:	4013      	ands	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2b06      	cmp	r3, #6
 8004084:	d015      	beq.n	80040b2 <HAL_TIM_Base_Start_IT+0x10e>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800408c:	d011      	beq.n	80040b2 <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f042 0201 	orr.w	r2, r2, #1
 800409c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800409e:	e008      	b.n	80040b2 <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f042 0201 	orr.w	r2, r2, #1
 80040ae:	601a      	str	r2, [r3, #0]
 80040b0:	e000      	b.n	80040b4 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3714      	adds	r7, #20
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	40012c00 	.word	0x40012c00
 80040c8:	50012c00 	.word	0x50012c00
 80040cc:	40000400 	.word	0x40000400
 80040d0:	50000400 	.word	0x50000400
 80040d4:	40000800 	.word	0x40000800
 80040d8:	50000800 	.word	0x50000800
 80040dc:	40000c00 	.word	0x40000c00
 80040e0:	50000c00 	.word	0x50000c00
 80040e4:	40013400 	.word	0x40013400
 80040e8:	50013400 	.word	0x50013400
 80040ec:	40001800 	.word	0x40001800
 80040f0:	50001800 	.word	0x50001800
 80040f4:	40014000 	.word	0x40014000
 80040f8:	50014000 	.word	0x50014000
 80040fc:	00010007 	.word	0x00010007

08004100 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e049      	b.n	80041a6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d106      	bne.n	800412c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f841 	bl	80041ae <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2202      	movs	r2, #2
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3304      	adds	r3, #4
 800413c:	4619      	mov	r1, r3
 800413e:	4610      	mov	r0, r2
 8004140:	f000 fd32 	bl	8004ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
	...

080041c4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ce:	2300      	movs	r3, #0
 80041d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d104      	bne.n	80041e2 <HAL_TIM_IC_Start_IT+0x1e>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	e023      	b.n	800422a <HAL_TIM_IC_Start_IT+0x66>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d104      	bne.n	80041f2 <HAL_TIM_IC_Start_IT+0x2e>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	e01b      	b.n	800422a <HAL_TIM_IC_Start_IT+0x66>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d104      	bne.n	8004202 <HAL_TIM_IC_Start_IT+0x3e>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	e013      	b.n	800422a <HAL_TIM_IC_Start_IT+0x66>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b0c      	cmp	r3, #12
 8004206:	d104      	bne.n	8004212 <HAL_TIM_IC_Start_IT+0x4e>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800420e:	b2db      	uxtb	r3, r3
 8004210:	e00b      	b.n	800422a <HAL_TIM_IC_Start_IT+0x66>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b10      	cmp	r3, #16
 8004216:	d104      	bne.n	8004222 <HAL_TIM_IC_Start_IT+0x5e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800421e:	b2db      	uxtb	r3, r3
 8004220:	e003      	b.n	800422a <HAL_TIM_IC_Start_IT+0x66>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004228:	b2db      	uxtb	r3, r3
 800422a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d104      	bne.n	800423c <HAL_TIM_IC_Start_IT+0x78>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004238:	b2db      	uxtb	r3, r3
 800423a:	e013      	b.n	8004264 <HAL_TIM_IC_Start_IT+0xa0>
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	2b04      	cmp	r3, #4
 8004240:	d104      	bne.n	800424c <HAL_TIM_IC_Start_IT+0x88>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004248:	b2db      	uxtb	r3, r3
 800424a:	e00b      	b.n	8004264 <HAL_TIM_IC_Start_IT+0xa0>
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	2b08      	cmp	r3, #8
 8004250:	d104      	bne.n	800425c <HAL_TIM_IC_Start_IT+0x98>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004258:	b2db      	uxtb	r3, r3
 800425a:	e003      	b.n	8004264 <HAL_TIM_IC_Start_IT+0xa0>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004262:	b2db      	uxtb	r3, r3
 8004264:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004266:	7bbb      	ldrb	r3, [r7, #14]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d102      	bne.n	8004272 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800426c:	7b7b      	ldrb	r3, [r7, #13]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d001      	beq.n	8004276 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e10a      	b.n	800448c <HAL_TIM_IC_Start_IT+0x2c8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d104      	bne.n	8004286 <HAL_TIM_IC_Start_IT+0xc2>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2202      	movs	r2, #2
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004284:	e023      	b.n	80042ce <HAL_TIM_IC_Start_IT+0x10a>
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	2b04      	cmp	r3, #4
 800428a:	d104      	bne.n	8004296 <HAL_TIM_IC_Start_IT+0xd2>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004294:	e01b      	b.n	80042ce <HAL_TIM_IC_Start_IT+0x10a>
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b08      	cmp	r3, #8
 800429a:	d104      	bne.n	80042a6 <HAL_TIM_IC_Start_IT+0xe2>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042a4:	e013      	b.n	80042ce <HAL_TIM_IC_Start_IT+0x10a>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b0c      	cmp	r3, #12
 80042aa:	d104      	bne.n	80042b6 <HAL_TIM_IC_Start_IT+0xf2>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2202      	movs	r2, #2
 80042b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042b4:	e00b      	b.n	80042ce <HAL_TIM_IC_Start_IT+0x10a>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b10      	cmp	r3, #16
 80042ba:	d104      	bne.n	80042c6 <HAL_TIM_IC_Start_IT+0x102>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c4:	e003      	b.n	80042ce <HAL_TIM_IC_Start_IT+0x10a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2202      	movs	r2, #2
 80042ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d104      	bne.n	80042de <HAL_TIM_IC_Start_IT+0x11a>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042dc:	e013      	b.n	8004306 <HAL_TIM_IC_Start_IT+0x142>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d104      	bne.n	80042ee <HAL_TIM_IC_Start_IT+0x12a>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042ec:	e00b      	b.n	8004306 <HAL_TIM_IC_Start_IT+0x142>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d104      	bne.n	80042fe <HAL_TIM_IC_Start_IT+0x13a>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042fc:	e003      	b.n	8004306 <HAL_TIM_IC_Start_IT+0x142>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2202      	movs	r2, #2
 8004302:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b0c      	cmp	r3, #12
 800430a:	d841      	bhi.n	8004390 <HAL_TIM_IC_Start_IT+0x1cc>
 800430c:	a201      	add	r2, pc, #4	@ (adr r2, 8004314 <HAL_TIM_IC_Start_IT+0x150>)
 800430e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004312:	bf00      	nop
 8004314:	08004349 	.word	0x08004349
 8004318:	08004391 	.word	0x08004391
 800431c:	08004391 	.word	0x08004391
 8004320:	08004391 	.word	0x08004391
 8004324:	0800435b 	.word	0x0800435b
 8004328:	08004391 	.word	0x08004391
 800432c:	08004391 	.word	0x08004391
 8004330:	08004391 	.word	0x08004391
 8004334:	0800436d 	.word	0x0800436d
 8004338:	08004391 	.word	0x08004391
 800433c:	08004391 	.word	0x08004391
 8004340:	08004391 	.word	0x08004391
 8004344:	0800437f 	.word	0x0800437f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68da      	ldr	r2, [r3, #12]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 0202 	orr.w	r2, r2, #2
 8004356:	60da      	str	r2, [r3, #12]
      break;
 8004358:	e01d      	b.n	8004396 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68da      	ldr	r2, [r3, #12]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f042 0204 	orr.w	r2, r2, #4
 8004368:	60da      	str	r2, [r3, #12]
      break;
 800436a:	e014      	b.n	8004396 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 0208 	orr.w	r2, r2, #8
 800437a:	60da      	str	r2, [r3, #12]
      break;
 800437c:	e00b      	b.n	8004396 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68da      	ldr	r2, [r3, #12]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f042 0210 	orr.w	r2, r2, #16
 800438c:	60da      	str	r2, [r3, #12]
      break;
 800438e:	e002      	b.n	8004396 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	73fb      	strb	r3, [r7, #15]
      break;
 8004394:	bf00      	nop
  }

  if (status == HAL_OK)
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d176      	bne.n	800448a <HAL_TIM_IC_Start_IT+0x2c6>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2201      	movs	r2, #1
 80043a2:	6839      	ldr	r1, [r7, #0]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 fedd 	bl	8005164 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a39      	ldr	r2, [pc, #228]	@ (8004494 <HAL_TIM_IC_Start_IT+0x2d0>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d04a      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a37      	ldr	r2, [pc, #220]	@ (8004498 <HAL_TIM_IC_Start_IT+0x2d4>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d045      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043c6:	d040      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043d0:	d03b      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a31      	ldr	r2, [pc, #196]	@ (800449c <HAL_TIM_IC_Start_IT+0x2d8>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d036      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a2f      	ldr	r2, [pc, #188]	@ (80044a0 <HAL_TIM_IC_Start_IT+0x2dc>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d031      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a2e      	ldr	r2, [pc, #184]	@ (80044a4 <HAL_TIM_IC_Start_IT+0x2e0>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d02c      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a2c      	ldr	r2, [pc, #176]	@ (80044a8 <HAL_TIM_IC_Start_IT+0x2e4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d027      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a2b      	ldr	r2, [pc, #172]	@ (80044ac <HAL_TIM_IC_Start_IT+0x2e8>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d022      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a29      	ldr	r2, [pc, #164]	@ (80044b0 <HAL_TIM_IC_Start_IT+0x2ec>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d01d      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a28      	ldr	r2, [pc, #160]	@ (80044b4 <HAL_TIM_IC_Start_IT+0x2f0>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d018      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a26      	ldr	r2, [pc, #152]	@ (80044b8 <HAL_TIM_IC_Start_IT+0x2f4>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d013      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a25      	ldr	r2, [pc, #148]	@ (80044bc <HAL_TIM_IC_Start_IT+0x2f8>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d00e      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a23      	ldr	r2, [pc, #140]	@ (80044c0 <HAL_TIM_IC_Start_IT+0x2fc>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d009      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a22      	ldr	r2, [pc, #136]	@ (80044c4 <HAL_TIM_IC_Start_IT+0x300>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d004      	beq.n	800444a <HAL_TIM_IC_Start_IT+0x286>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a20      	ldr	r2, [pc, #128]	@ (80044c8 <HAL_TIM_IC_Start_IT+0x304>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d115      	bne.n	8004476 <HAL_TIM_IC_Start_IT+0x2b2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	4b1e      	ldr	r3, [pc, #120]	@ (80044cc <HAL_TIM_IC_Start_IT+0x308>)
 8004452:	4013      	ands	r3, r2
 8004454:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b06      	cmp	r3, #6
 800445a:	d015      	beq.n	8004488 <HAL_TIM_IC_Start_IT+0x2c4>
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004462:	d011      	beq.n	8004488 <HAL_TIM_IC_Start_IT+0x2c4>
      {
        __HAL_TIM_ENABLE(htim);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f042 0201 	orr.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004474:	e008      	b.n	8004488 <HAL_TIM_IC_Start_IT+0x2c4>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f042 0201 	orr.w	r2, r2, #1
 8004484:	601a      	str	r2, [r3, #0]
 8004486:	e000      	b.n	800448a <HAL_TIM_IC_Start_IT+0x2c6>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004488:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800448a:	7bfb      	ldrb	r3, [r7, #15]
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	40012c00 	.word	0x40012c00
 8004498:	50012c00 	.word	0x50012c00
 800449c:	40000400 	.word	0x40000400
 80044a0:	50000400 	.word	0x50000400
 80044a4:	40000800 	.word	0x40000800
 80044a8:	50000800 	.word	0x50000800
 80044ac:	40000c00 	.word	0x40000c00
 80044b0:	50000c00 	.word	0x50000c00
 80044b4:	40013400 	.word	0x40013400
 80044b8:	50013400 	.word	0x50013400
 80044bc:	40001800 	.word	0x40001800
 80044c0:	50001800 	.word	0x50001800
 80044c4:	40014000 	.word	0x40014000
 80044c8:	50014000 	.word	0x50014000
 80044cc:	00010007 	.word	0x00010007

080044d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d020      	beq.n	8004534 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01b      	beq.n	8004534 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0202 	mvn.w	r2, #2
 8004504:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7fc fb8a 	bl	8000c34 <HAL_TIM_IC_CaptureCallback>
 8004520:	e005      	b.n	800452e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 fb22 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 fb29 	bl	8004b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b00      	cmp	r3, #0
 800453c:	d020      	beq.n	8004580 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b00      	cmp	r3, #0
 8004546:	d01b      	beq.n	8004580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f06f 0204 	mvn.w	r2, #4
 8004550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2202      	movs	r2, #2
 8004556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fc fb64 	bl	8000c34 <HAL_TIM_IC_CaptureCallback>
 800456c:	e005      	b.n	800457a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 fafc 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 fb03 	bl	8004b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d020      	beq.n	80045cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b00      	cmp	r3, #0
 8004592:	d01b      	beq.n	80045cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f06f 0208 	mvn.w	r2, #8
 800459c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2204      	movs	r2, #4
 80045a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7fc fb3e 	bl	8000c34 <HAL_TIM_IC_CaptureCallback>
 80045b8:	e005      	b.n	80045c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 fad6 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 fadd 	bl	8004b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d020      	beq.n	8004618 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0310 	and.w	r3, r3, #16
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d01b      	beq.n	8004618 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0210 	mvn.w	r2, #16
 80045e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2208      	movs	r2, #8
 80045ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7fc fb18 	bl	8000c34 <HAL_TIM_IC_CaptureCallback>
 8004604:	e005      	b.n	8004612 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fab0 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 fab7 	bl	8004b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00c      	beq.n	800463c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d007      	beq.n	800463c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f06f 0201 	mvn.w	r2, #1
 8004634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fc f8f4 	bl	8000824 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004642:	2b00      	cmp	r3, #0
 8004644:	d104      	bne.n	8004650 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00c      	beq.n	800466a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004656:	2b00      	cmp	r3, #0
 8004658:	d007      	beq.n	800466a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 fe7d 	bl	8005364 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00c      	beq.n	800468e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467a:	2b00      	cmp	r3, #0
 800467c:	d007      	beq.n	800468e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004686:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 fe75 	bl	8005378 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00c      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d007      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 fa71 	bl	8004b94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	f003 0320 	and.w	r3, r3, #32
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00c      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f003 0320 	and.w	r3, r3, #32
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d007      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f06f 0220 	mvn.w	r2, #32
 80046ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 fe3d 	bl	8005350 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00c      	beq.n	80046fa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d007      	beq.n	80046fa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80046f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 fe49 	bl	800538c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00c      	beq.n	800471e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d007      	beq.n	800471e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 fe41 	bl	80053a0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00c      	beq.n	8004742 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d007      	beq.n	8004742 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800473a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fe39 	bl	80053b4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00c      	beq.n	8004766 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d007      	beq.n	8004766 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800475e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fe31 	bl	80053c8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004766:	bf00      	nop
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b086      	sub	sp, #24
 8004772:	af00      	add	r7, sp, #0
 8004774:	60f8      	str	r0, [r7, #12]
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_TIM_IC_ConfigChannel+0x1e>
 8004788:	2302      	movs	r3, #2
 800478a:	e088      	b.n	800489e <HAL_TIM_IC_ConfigChannel+0x130>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d11b      	bne.n	80047d2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80047aa:	f000 fae7 	bl	8004d7c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	699a      	ldr	r2, [r3, #24]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f022 020c 	bic.w	r2, r2, #12
 80047bc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6999      	ldr	r1, [r3, #24]
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	430a      	orrs	r2, r1
 80047ce:	619a      	str	r2, [r3, #24]
 80047d0:	e060      	b.n	8004894 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	d11c      	bne.n	8004812 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80047e8:	f000 fb99 	bl	8004f1e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	699a      	ldr	r2, [r3, #24]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80047fa:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6999      	ldr	r1, [r3, #24]
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	021a      	lsls	r2, r3, #8
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	430a      	orrs	r2, r1
 800480e:	619a      	str	r2, [r3, #24]
 8004810:	e040      	b.n	8004894 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b08      	cmp	r3, #8
 8004816:	d11b      	bne.n	8004850 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004828:	f000 fbe6 	bl	8004ff8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	69da      	ldr	r2, [r3, #28]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 020c 	bic.w	r2, r2, #12
 800483a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	69d9      	ldr	r1, [r3, #28]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	689a      	ldr	r2, [r3, #8]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	61da      	str	r2, [r3, #28]
 800484e:	e021      	b.n	8004894 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b0c      	cmp	r3, #12
 8004854:	d11c      	bne.n	8004890 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004866:	f000 fc03 	bl	8005070 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	69da      	ldr	r2, [r3, #28]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004878:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	69d9      	ldr	r1, [r3, #28]
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	021a      	lsls	r2, r3, #8
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	61da      	str	r2, [r3, #28]
 800488e:	e001      	b.n	8004894 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800489c:	7dfb      	ldrb	r3, [r7, #23]
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
	...

080048a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d101      	bne.n	80048c4 <HAL_TIM_ConfigClockSource+0x1c>
 80048c0:	2302      	movs	r3, #2
 80048c2:	e0fe      	b.n	8004ac2 <HAL_TIM_ConfigClockSource+0x21a>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80048e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004900:	f000 80c9 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004904:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004908:	f200 80ce 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800490c:	4a6f      	ldr	r2, [pc, #444]	@ (8004acc <HAL_TIM_ConfigClockSource+0x224>)
 800490e:	4293      	cmp	r3, r2
 8004910:	f000 80c1 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004914:	4a6d      	ldr	r2, [pc, #436]	@ (8004acc <HAL_TIM_ConfigClockSource+0x224>)
 8004916:	4293      	cmp	r3, r2
 8004918:	f200 80c6 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800491c:	4a6c      	ldr	r2, [pc, #432]	@ (8004ad0 <HAL_TIM_ConfigClockSource+0x228>)
 800491e:	4293      	cmp	r3, r2
 8004920:	f000 80b9 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004924:	4a6a      	ldr	r2, [pc, #424]	@ (8004ad0 <HAL_TIM_ConfigClockSource+0x228>)
 8004926:	4293      	cmp	r3, r2
 8004928:	f200 80be 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800492c:	4a69      	ldr	r2, [pc, #420]	@ (8004ad4 <HAL_TIM_ConfigClockSource+0x22c>)
 800492e:	4293      	cmp	r3, r2
 8004930:	f000 80b1 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004934:	4a67      	ldr	r2, [pc, #412]	@ (8004ad4 <HAL_TIM_ConfigClockSource+0x22c>)
 8004936:	4293      	cmp	r3, r2
 8004938:	f200 80b6 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800493c:	4a66      	ldr	r2, [pc, #408]	@ (8004ad8 <HAL_TIM_ConfigClockSource+0x230>)
 800493e:	4293      	cmp	r3, r2
 8004940:	f000 80a9 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004944:	4a64      	ldr	r2, [pc, #400]	@ (8004ad8 <HAL_TIM_ConfigClockSource+0x230>)
 8004946:	4293      	cmp	r3, r2
 8004948:	f200 80ae 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800494c:	4a63      	ldr	r2, [pc, #396]	@ (8004adc <HAL_TIM_ConfigClockSource+0x234>)
 800494e:	4293      	cmp	r3, r2
 8004950:	f000 80a1 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004954:	4a61      	ldr	r2, [pc, #388]	@ (8004adc <HAL_TIM_ConfigClockSource+0x234>)
 8004956:	4293      	cmp	r3, r2
 8004958:	f200 80a6 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800495c:	4a60      	ldr	r2, [pc, #384]	@ (8004ae0 <HAL_TIM_ConfigClockSource+0x238>)
 800495e:	4293      	cmp	r3, r2
 8004960:	f000 8099 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004964:	4a5e      	ldr	r2, [pc, #376]	@ (8004ae0 <HAL_TIM_ConfigClockSource+0x238>)
 8004966:	4293      	cmp	r3, r2
 8004968:	f200 809e 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800496c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004970:	f000 8091 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004974:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004978:	f200 8096 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800497c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004980:	f000 8089 	beq.w	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 8004984:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004988:	f200 808e 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800498c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004990:	d03e      	beq.n	8004a10 <HAL_TIM_ConfigClockSource+0x168>
 8004992:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004996:	f200 8087 	bhi.w	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 800499a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800499e:	f000 8086 	beq.w	8004aae <HAL_TIM_ConfigClockSource+0x206>
 80049a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a6:	d87f      	bhi.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 80049a8:	2b70      	cmp	r3, #112	@ 0x70
 80049aa:	d01a      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0x13a>
 80049ac:	2b70      	cmp	r3, #112	@ 0x70
 80049ae:	d87b      	bhi.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 80049b0:	2b60      	cmp	r3, #96	@ 0x60
 80049b2:	d050      	beq.n	8004a56 <HAL_TIM_ConfigClockSource+0x1ae>
 80049b4:	2b60      	cmp	r3, #96	@ 0x60
 80049b6:	d877      	bhi.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 80049b8:	2b50      	cmp	r3, #80	@ 0x50
 80049ba:	d03c      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x18e>
 80049bc:	2b50      	cmp	r3, #80	@ 0x50
 80049be:	d873      	bhi.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 80049c0:	2b40      	cmp	r3, #64	@ 0x40
 80049c2:	d058      	beq.n	8004a76 <HAL_TIM_ConfigClockSource+0x1ce>
 80049c4:	2b40      	cmp	r3, #64	@ 0x40
 80049c6:	d86f      	bhi.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 80049c8:	2b30      	cmp	r3, #48	@ 0x30
 80049ca:	d064      	beq.n	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 80049cc:	2b30      	cmp	r3, #48	@ 0x30
 80049ce:	d86b      	bhi.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 80049d0:	2b20      	cmp	r3, #32
 80049d2:	d060      	beq.n	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 80049d4:	2b20      	cmp	r3, #32
 80049d6:	d867      	bhi.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d05c      	beq.n	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 80049dc:	2b10      	cmp	r3, #16
 80049de:	d05a      	beq.n	8004a96 <HAL_TIM_ConfigClockSource+0x1ee>
 80049e0:	e062      	b.n	8004aa8 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049f2:	f000 fb97 	bl	8005124 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	609a      	str	r2, [r3, #8]
      break;
 8004a0e:	e04f      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a20:	f000 fb80 	bl	8005124 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689a      	ldr	r2, [r3, #8]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a32:	609a      	str	r2, [r3, #8]
      break;
 8004a34:	e03c      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a42:	461a      	mov	r2, r3
 8004a44:	f000 fa3c 	bl	8004ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2150      	movs	r1, #80	@ 0x50
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 fb4b 	bl	80050ea <TIM_ITRx_SetConfig>
      break;
 8004a54:	e02c      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a62:	461a      	mov	r2, r3
 8004a64:	f000 fa98 	bl	8004f98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2160      	movs	r1, #96	@ 0x60
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fb3b 	bl	80050ea <TIM_ITRx_SetConfig>
      break;
 8004a74:	e01c      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a82:	461a      	mov	r2, r3
 8004a84:	f000 fa1c 	bl	8004ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2140      	movs	r1, #64	@ 0x40
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 fb2b 	bl	80050ea <TIM_ITRx_SetConfig>
      break;
 8004a94:	e00c      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	4610      	mov	r0, r2
 8004aa2:	f000 fb22 	bl	80050ea <TIM_ITRx_SetConfig>
      break;
 8004aa6:	e003      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8004aac:	e000      	b.n	8004ab0 <HAL_TIM_ConfigClockSource+0x208>
      break;
 8004aae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	00100070 	.word	0x00100070
 8004ad0:	00100060 	.word	0x00100060
 8004ad4:	00100050 	.word	0x00100050
 8004ad8:	00100040 	.word	0x00100040
 8004adc:	00100030 	.word	0x00100030
 8004ae0:	00100020 	.word	0x00100020

08004ae4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2b0c      	cmp	r3, #12
 8004af6:	d831      	bhi.n	8004b5c <HAL_TIM_ReadCapturedValue+0x78>
 8004af8:	a201      	add	r2, pc, #4	@ (adr r2, 8004b00 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afe:	bf00      	nop
 8004b00:	08004b35 	.word	0x08004b35
 8004b04:	08004b5d 	.word	0x08004b5d
 8004b08:	08004b5d 	.word	0x08004b5d
 8004b0c:	08004b5d 	.word	0x08004b5d
 8004b10:	08004b3f 	.word	0x08004b3f
 8004b14:	08004b5d 	.word	0x08004b5d
 8004b18:	08004b5d 	.word	0x08004b5d
 8004b1c:	08004b5d 	.word	0x08004b5d
 8004b20:	08004b49 	.word	0x08004b49
 8004b24:	08004b5d 	.word	0x08004b5d
 8004b28:	08004b5d 	.word	0x08004b5d
 8004b2c:	08004b5d 	.word	0x08004b5d
 8004b30:	08004b53 	.word	0x08004b53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b3a:	60fb      	str	r3, [r7, #12]

      break;
 8004b3c:	e00f      	b.n	8004b5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b44:	60fb      	str	r3, [r7, #12]

      break;
 8004b46:	e00a      	b.n	8004b5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b4e:	60fb      	str	r3, [r7, #12]

      break;
 8004b50:	e005      	b.n	8004b5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b58:	60fb      	str	r3, [r7, #12]

      break;
 8004b5a:	e000      	b.n	8004b5e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004b5c:	bf00      	nop
  }

  return tmpreg;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3714      	adds	r7, #20
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a62      	ldr	r2, [pc, #392]	@ (8004d44 <TIM_Base_SetConfig+0x19c>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d02b      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a61      	ldr	r2, [pc, #388]	@ (8004d48 <TIM_Base_SetConfig+0x1a0>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d027      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bce:	d023      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bd6:	d01f      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a5c      	ldr	r2, [pc, #368]	@ (8004d4c <TIM_Base_SetConfig+0x1a4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d01b      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a5b      	ldr	r2, [pc, #364]	@ (8004d50 <TIM_Base_SetConfig+0x1a8>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d017      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a5a      	ldr	r2, [pc, #360]	@ (8004d54 <TIM_Base_SetConfig+0x1ac>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d013      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a59      	ldr	r2, [pc, #356]	@ (8004d58 <TIM_Base_SetConfig+0x1b0>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d00f      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a58      	ldr	r2, [pc, #352]	@ (8004d5c <TIM_Base_SetConfig+0x1b4>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d00b      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a57      	ldr	r2, [pc, #348]	@ (8004d60 <TIM_Base_SetConfig+0x1b8>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d007      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a56      	ldr	r2, [pc, #344]	@ (8004d64 <TIM_Base_SetConfig+0x1bc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d003      	beq.n	8004c18 <TIM_Base_SetConfig+0x70>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a55      	ldr	r2, [pc, #340]	@ (8004d68 <TIM_Base_SetConfig+0x1c0>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d108      	bne.n	8004c2a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a45      	ldr	r2, [pc, #276]	@ (8004d44 <TIM_Base_SetConfig+0x19c>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d03b      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a44      	ldr	r2, [pc, #272]	@ (8004d48 <TIM_Base_SetConfig+0x1a0>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d037      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c40:	d033      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c48:	d02f      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a3f      	ldr	r2, [pc, #252]	@ (8004d4c <TIM_Base_SetConfig+0x1a4>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d02b      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a3e      	ldr	r2, [pc, #248]	@ (8004d50 <TIM_Base_SetConfig+0x1a8>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d027      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a3d      	ldr	r2, [pc, #244]	@ (8004d54 <TIM_Base_SetConfig+0x1ac>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d023      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a3c      	ldr	r2, [pc, #240]	@ (8004d58 <TIM_Base_SetConfig+0x1b0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d01f      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a3b      	ldr	r2, [pc, #236]	@ (8004d5c <TIM_Base_SetConfig+0x1b4>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d01b      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a3a      	ldr	r2, [pc, #232]	@ (8004d60 <TIM_Base_SetConfig+0x1b8>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d017      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a39      	ldr	r2, [pc, #228]	@ (8004d64 <TIM_Base_SetConfig+0x1bc>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d013      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a38      	ldr	r2, [pc, #224]	@ (8004d68 <TIM_Base_SetConfig+0x1c0>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d00f      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a37      	ldr	r2, [pc, #220]	@ (8004d6c <TIM_Base_SetConfig+0x1c4>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d00b      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a36      	ldr	r2, [pc, #216]	@ (8004d70 <TIM_Base_SetConfig+0x1c8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d007      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a35      	ldr	r2, [pc, #212]	@ (8004d74 <TIM_Base_SetConfig+0x1cc>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d003      	beq.n	8004caa <TIM_Base_SetConfig+0x102>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a34      	ldr	r2, [pc, #208]	@ (8004d78 <TIM_Base_SetConfig+0x1d0>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d108      	bne.n	8004cbc <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a18      	ldr	r2, [pc, #96]	@ (8004d44 <TIM_Base_SetConfig+0x19c>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d013      	beq.n	8004d10 <TIM_Base_SetConfig+0x168>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a17      	ldr	r2, [pc, #92]	@ (8004d48 <TIM_Base_SetConfig+0x1a0>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d00f      	beq.n	8004d10 <TIM_Base_SetConfig+0x168>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8004d64 <TIM_Base_SetConfig+0x1bc>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d00b      	beq.n	8004d10 <TIM_Base_SetConfig+0x168>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8004d68 <TIM_Base_SetConfig+0x1c0>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d007      	beq.n	8004d10 <TIM_Base_SetConfig+0x168>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a1c      	ldr	r2, [pc, #112]	@ (8004d74 <TIM_Base_SetConfig+0x1cc>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d003      	beq.n	8004d10 <TIM_Base_SetConfig+0x168>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004d78 <TIM_Base_SetConfig+0x1d0>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d103      	bne.n	8004d18 <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	691a      	ldr	r2, [r3, #16]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d105      	bne.n	8004d36 <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f023 0201 	bic.w	r2, r3, #1
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	611a      	str	r2, [r3, #16]
  }
}
 8004d36:	bf00      	nop
 8004d38:	3714      	adds	r7, #20
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	40012c00 	.word	0x40012c00
 8004d48:	50012c00 	.word	0x50012c00
 8004d4c:	40000400 	.word	0x40000400
 8004d50:	50000400 	.word	0x50000400
 8004d54:	40000800 	.word	0x40000800
 8004d58:	50000800 	.word	0x50000800
 8004d5c:	40000c00 	.word	0x40000c00
 8004d60:	50000c00 	.word	0x50000c00
 8004d64:	40013400 	.word	0x40013400
 8004d68:	50013400 	.word	0x50013400
 8004d6c:	40001800 	.word	0x40001800
 8004d70:	50001800 	.word	0x50001800
 8004d74:	40014000 	.word	0x40014000
 8004d78:	50014000 	.word	0x50014000

08004d7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	f023 0201 	bic.w	r2, r3, #1
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	4a38      	ldr	r2, [pc, #224]	@ (8004e88 <TIM_TI1_SetConfig+0x10c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d03b      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4a37      	ldr	r2, [pc, #220]	@ (8004e8c <TIM_TI1_SetConfig+0x110>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d037      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004db8:	d033      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dc0:	d02f      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	4a32      	ldr	r2, [pc, #200]	@ (8004e90 <TIM_TI1_SetConfig+0x114>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d02b      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	4a31      	ldr	r2, [pc, #196]	@ (8004e94 <TIM_TI1_SetConfig+0x118>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d027      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	4a30      	ldr	r2, [pc, #192]	@ (8004e98 <TIM_TI1_SetConfig+0x11c>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d023      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	4a2f      	ldr	r2, [pc, #188]	@ (8004e9c <TIM_TI1_SetConfig+0x120>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d01f      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4a2e      	ldr	r2, [pc, #184]	@ (8004ea0 <TIM_TI1_SetConfig+0x124>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d01b      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	4a2d      	ldr	r2, [pc, #180]	@ (8004ea4 <TIM_TI1_SetConfig+0x128>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d017      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4a2c      	ldr	r2, [pc, #176]	@ (8004ea8 <TIM_TI1_SetConfig+0x12c>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d013      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	4a2b      	ldr	r2, [pc, #172]	@ (8004eac <TIM_TI1_SetConfig+0x130>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d00f      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	4a2a      	ldr	r2, [pc, #168]	@ (8004eb0 <TIM_TI1_SetConfig+0x134>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d00b      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	4a29      	ldr	r2, [pc, #164]	@ (8004eb4 <TIM_TI1_SetConfig+0x138>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d007      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	4a28      	ldr	r2, [pc, #160]	@ (8004eb8 <TIM_TI1_SetConfig+0x13c>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d003      	beq.n	8004e22 <TIM_TI1_SetConfig+0xa6>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	4a27      	ldr	r2, [pc, #156]	@ (8004ebc <TIM_TI1_SetConfig+0x140>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d101      	bne.n	8004e26 <TIM_TI1_SetConfig+0xaa>
 8004e22:	2301      	movs	r3, #1
 8004e24:	e000      	b.n	8004e28 <TIM_TI1_SetConfig+0xac>
 8004e26:	2300      	movs	r3, #0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <TIM_TI1_SetConfig+0xc2>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f023 0303 	bic.w	r3, r3, #3
 8004e32:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	e003      	b.n	8004e46 <TIM_TI1_SetConfig+0xca>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f043 0301 	orr.w	r3, r3, #1
 8004e44:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	011b      	lsls	r3, r3, #4
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f023 030a 	bic.w	r3, r3, #10
 8004e60:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	f003 030a 	and.w	r3, r3, #10
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	693a      	ldr	r2, [r7, #16]
 8004e78:	621a      	str	r2, [r3, #32]
}
 8004e7a:	bf00      	nop
 8004e7c:	371c      	adds	r7, #28
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	40012c00 	.word	0x40012c00
 8004e8c:	50012c00 	.word	0x50012c00
 8004e90:	40000400 	.word	0x40000400
 8004e94:	50000400 	.word	0x50000400
 8004e98:	40000800 	.word	0x40000800
 8004e9c:	50000800 	.word	0x50000800
 8004ea0:	40000c00 	.word	0x40000c00
 8004ea4:	50000c00 	.word	0x50000c00
 8004ea8:	40013400 	.word	0x40013400
 8004eac:	50013400 	.word	0x50013400
 8004eb0:	40001800 	.word	0x40001800
 8004eb4:	50001800 	.word	0x50001800
 8004eb8:	40014000 	.word	0x40014000
 8004ebc:	50014000 	.word	0x50014000

08004ec0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6a1b      	ldr	r3, [r3, #32]
 8004ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6a1b      	ldr	r3, [r3, #32]
 8004ed6:	f023 0201 	bic.w	r2, r3, #1
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	011b      	lsls	r3, r3, #4
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f023 030a 	bic.w	r3, r3, #10
 8004efc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	621a      	str	r2, [r3, #32]
}
 8004f12:	bf00      	nop
 8004f14:	371c      	adds	r7, #28
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b087      	sub	sp, #28
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	60f8      	str	r0, [r7, #12]
 8004f26:	60b9      	str	r1, [r7, #8]
 8004f28:	607a      	str	r2, [r7, #4]
 8004f2a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	f023 0210 	bic.w	r2, r3, #16
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	021b      	lsls	r3, r3, #8
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	031b      	lsls	r3, r3, #12
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f70:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	011b      	lsls	r3, r3, #4
 8004f76:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	693a      	ldr	r2, [r7, #16]
 8004f84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	621a      	str	r2, [r3, #32]
}
 8004f8c:	bf00      	nop
 8004f8e:	371c      	adds	r7, #28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b087      	sub	sp, #28
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6a1b      	ldr	r3, [r3, #32]
 8004fae:	f023 0210 	bic.w	r2, r3, #16
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	031b      	lsls	r3, r3, #12
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fd4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	011b      	lsls	r3, r3, #4
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	621a      	str	r2, [r3, #32]
}
 8004fec:	bf00      	nop
 8004fee:	371c      	adds	r7, #28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b087      	sub	sp, #28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	69db      	ldr	r3, [r3, #28]
 800501c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	f023 0303 	bic.w	r3, r3, #3
 8005024:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4313      	orrs	r3, r2
 800502c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005034:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	011b      	lsls	r3, r3, #4
 800503a:	b2db      	uxtb	r3, r3
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	4313      	orrs	r3, r2
 8005040:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005048:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	021b      	lsls	r3, r3, #8
 800504e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005052:	697a      	ldr	r2, [r7, #20]
 8005054:	4313      	orrs	r3, r2
 8005056:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	621a      	str	r2, [r3, #32]
}
 8005064:	bf00      	nop
 8005066:	371c      	adds	r7, #28
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
 800507c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6a1b      	ldr	r3, [r3, #32]
 8005088:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	69db      	ldr	r3, [r3, #28]
 8005094:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800509c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	021b      	lsls	r3, r3, #8
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050ae:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	031b      	lsls	r3, r3, #12
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80050c2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	031b      	lsls	r3, r3, #12
 80050c8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	621a      	str	r2, [r3, #32]
}
 80050de:	bf00      	nop
 80050e0:	371c      	adds	r7, #28
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b085      	sub	sp, #20
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005100:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005104:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	f043 0307 	orr.w	r3, r3, #7
 8005110:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	609a      	str	r2, [r3, #8]
}
 8005118:	bf00      	nop
 800511a:	3714      	adds	r7, #20
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
 8005130:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800513e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	021a      	lsls	r2, r3, #8
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	431a      	orrs	r2, r3
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	4313      	orrs	r3, r2
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	4313      	orrs	r3, r2
 8005150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	609a      	str	r2, [r3, #8]
}
 8005158:	bf00      	nop
 800515a:	371c      	adds	r7, #28
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f003 031f 	and.w	r3, r3, #31
 8005176:	2201      	movs	r2, #1
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a1a      	ldr	r2, [r3, #32]
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	43db      	mvns	r3, r3
 8005186:	401a      	ands	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6a1a      	ldr	r2, [r3, #32]
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f003 031f 	and.w	r3, r3, #31
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	fa01 f303 	lsl.w	r3, r1, r3
 800519c:	431a      	orrs	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	621a      	str	r2, [r3, #32]
}
 80051a2:	bf00      	nop
 80051a4:	371c      	adds	r7, #28
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
	...

080051b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e0a1      	b.n	800530c <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a4a      	ldr	r2, [pc, #296]	@ (8005318 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00e      	beq.n	8005210 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a49      	ldr	r2, [pc, #292]	@ (800531c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d009      	beq.n	8005210 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a47      	ldr	r2, [pc, #284]	@ (8005320 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d004      	beq.n	8005210 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a46      	ldr	r2, [pc, #280]	@ (8005324 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d108      	bne.n	8005222 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005216:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	4313      	orrs	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005228:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800522c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	4313      	orrs	r3, r2
 8005236:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a34      	ldr	r2, [pc, #208]	@ (8005318 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d04a      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a33      	ldr	r2, [pc, #204]	@ (800531c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d045      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525c:	d040      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005266:	d03b      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a2e      	ldr	r2, [pc, #184]	@ (8005328 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d036      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a2d      	ldr	r2, [pc, #180]	@ (800532c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d031      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a2b      	ldr	r2, [pc, #172]	@ (8005330 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d02c      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a2a      	ldr	r2, [pc, #168]	@ (8005334 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d027      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a28      	ldr	r2, [pc, #160]	@ (8005338 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d022      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a27      	ldr	r2, [pc, #156]	@ (800533c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d01d      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005320 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d018      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005324 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d013      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a20      	ldr	r2, [pc, #128]	@ (8005340 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d00e      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005344 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d009      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005348 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d004      	beq.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a1c      	ldr	r2, [pc, #112]	@ (800534c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d10c      	bne.n	80052fa <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr
 8005318:	40012c00 	.word	0x40012c00
 800531c:	50012c00 	.word	0x50012c00
 8005320:	40013400 	.word	0x40013400
 8005324:	50013400 	.word	0x50013400
 8005328:	40000400 	.word	0x40000400
 800532c:	50000400 	.word	0x50000400
 8005330:	40000800 	.word	0x40000800
 8005334:	50000800 	.word	0x50000800
 8005338:	40000c00 	.word	0x40000c00
 800533c:	50000c00 	.word	0x50000c00
 8005340:	40001800 	.word	0x40001800
 8005344:	50001800 	.word	0x50001800
 8005348:	40014000 	.word	0x40014000
 800534c:	50014000 	.word	0x50014000

08005350 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80053bc:	bf00      	nop
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <__NVIC_SetPriority>:
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	4603      	mov	r3, r0
 80053e4:	6039      	str	r1, [r7, #0]
 80053e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80053e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	db0a      	blt.n	8005406 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	490c      	ldr	r1, [pc, #48]	@ (8005428 <__NVIC_SetPriority+0x4c>)
 80053f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80053fa:	0112      	lsls	r2, r2, #4
 80053fc:	b2d2      	uxtb	r2, r2
 80053fe:	440b      	add	r3, r1
 8005400:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005404:	e00a      	b.n	800541c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	b2da      	uxtb	r2, r3
 800540a:	4908      	ldr	r1, [pc, #32]	@ (800542c <__NVIC_SetPriority+0x50>)
 800540c:	88fb      	ldrh	r3, [r7, #6]
 800540e:	f003 030f 	and.w	r3, r3, #15
 8005412:	3b04      	subs	r3, #4
 8005414:	0112      	lsls	r2, r2, #4
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	440b      	add	r3, r1
 800541a:	761a      	strb	r2, [r3, #24]
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr
 8005428:	e000e100 	.word	0xe000e100
 800542c:	e000ed00 	.word	0xe000ed00

08005430 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005430:	b580      	push	{r7, lr}
 8005432:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8005434:	4b05      	ldr	r3, [pc, #20]	@ (800544c <SysTick_Handler+0x1c>)
 8005436:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005438:	f002 fa9e 	bl	8007978 <xTaskGetSchedulerState>
 800543c:	4603      	mov	r3, r0
 800543e:	2b01      	cmp	r3, #1
 8005440:	d001      	beq.n	8005446 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005442:	f003 f811 	bl	8008468 <xPortSysTickHandler>
  }
}
 8005446:	bf00      	nop
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	e000e010 	.word	0xe000e010

08005450 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005450:	b580      	push	{r7, lr}
 8005452:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 8005454:	2100      	movs	r1, #0
 8005456:	f06f 0004 	mvn.w	r0, #4
 800545a:	f7ff ffbf 	bl	80053dc <__NVIC_SetPriority>
#endif
}
 800545e:	bf00      	nop
 8005460:	bd80      	pop	{r7, pc}

08005462 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8005462:	b580      	push	{r7, lr}
 8005464:	b086      	sub	sp, #24
 8005466:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8005468:	2300      	movs	r3, #0
 800546a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800546c:	f3ef 8305 	mrs	r3, IPSR
 8005470:	60fb      	str	r3, [r7, #12]
  return(result);
 8005472:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8005474:	2b00      	cmp	r3, #0
 8005476:	d002      	beq.n	800547e <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8005478:	2301      	movs	r3, #1
 800547a:	617b      	str	r3, [r7, #20]
 800547c:	e013      	b.n	80054a6 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 800547e:	f002 fa7b 	bl	8007978 <xTaskGetSchedulerState>
 8005482:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d00d      	beq.n	80054a6 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800548a:	f3ef 8310 	mrs	r3, PRIMASK
 800548e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005490:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8005492:	2b00      	cmp	r3, #0
 8005494:	d105      	bne.n	80054a2 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005496:	f3ef 8311 	mrs	r3, BASEPRI
 800549a:	607b      	str	r3, [r7, #4]
  return(result);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 80054a2:	2301      	movs	r3, #1
 80054a4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 80054a6:	697b      	ldr	r3, [r7, #20]
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 80054b6:	f7ff ffd4 	bl	8005462 <IRQ_Context>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <osKernelInitialize+0x18>
    stat = osErrorISR;
 80054c0:	f06f 0305 	mvn.w	r3, #5
 80054c4:	607b      	str	r3, [r7, #4]
 80054c6:	e012      	b.n	80054ee <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 80054c8:	f002 fa56 	bl	8007978 <xTaskGetSchedulerState>
 80054cc:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d109      	bne.n	80054e8 <osKernelInitialize+0x38>
 80054d4:	4b08      	ldr	r3, [pc, #32]	@ (80054f8 <osKernelInitialize+0x48>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d105      	bne.n	80054e8 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80054dc:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <osKernelInitialize+0x48>)
 80054de:	2201      	movs	r2, #1
 80054e0:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80054e2:	2300      	movs	r3, #0
 80054e4:	607b      	str	r3, [r7, #4]
 80054e6:	e002      	b.n	80054ee <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 80054e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054ec:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 80054ee:	687b      	ldr	r3, [r7, #4]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	20000198 	.word	0x20000198

080054fc <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8005502:	f7ff ffae 	bl	8005462 <IRQ_Context>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <osKernelStart+0x18>
    stat = osErrorISR;
 800550c:	f06f 0305 	mvn.w	r3, #5
 8005510:	607b      	str	r3, [r7, #4]
 8005512:	e016      	b.n	8005542 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8005514:	f002 fa30 	bl	8007978 <xTaskGetSchedulerState>
 8005518:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d10d      	bne.n	800553c <osKernelStart+0x40>
 8005520:	4b0a      	ldr	r3, [pc, #40]	@ (800554c <osKernelStart+0x50>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d109      	bne.n	800553c <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005528:	f7ff ff92 	bl	8005450 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 800552c:	4b07      	ldr	r3, [pc, #28]	@ (800554c <osKernelStart+0x50>)
 800552e:	2202      	movs	r2, #2
 8005530:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005532:	f001 fcd3 	bl	8006edc <vTaskStartScheduler>
      stat = osOK;
 8005536:	2300      	movs	r3, #0
 8005538:	607b      	str	r3, [r7, #4]
 800553a:	e002      	b.n	8005542 <osKernelStart+0x46>
    } else {
      stat = osError;
 800553c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005540:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8005542:	687b      	ldr	r3, [r7, #4]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20000198 	.word	0x20000198

08005550 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005550:	b580      	push	{r7, lr}
 8005552:	b08e      	sub	sp, #56	@ 0x38
 8005554:	af04      	add	r7, sp, #16
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800555c:	2300      	movs	r3, #0
 800555e:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8005560:	f7ff ff7f 	bl	8005462 <IRQ_Context>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d17e      	bne.n	8005668 <osThreadNew+0x118>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d07b      	beq.n	8005668 <osThreadNew+0x118>
    stack = configMINIMAL_STACK_SIZE;
 8005570:	2380      	movs	r3, #128	@ 0x80
 8005572:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005574:	2318      	movs	r3, #24
 8005576:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005578:	2300      	movs	r3, #0
 800557a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800557c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005580:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d045      	beq.n	8005614 <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <osThreadNew+0x46>
        name = attr->name;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d002      	beq.n	80055a4 <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d008      	beq.n	80055bc <osThreadNew+0x6c>
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	2b38      	cmp	r3, #56	@ 0x38
 80055ae:	d805      	bhi.n	80055bc <osThreadNew+0x6c>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d001      	beq.n	80055c0 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 80055bc:	2300      	movs	r3, #0
 80055be:	e054      	b.n	800566a <osThreadNew+0x11a>
      }

      if (attr->stack_size > 0U) {
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d003      	beq.n	80055d0 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	089b      	lsrs	r3, r3, #2
 80055ce:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00e      	beq.n	80055f6 <osThreadNew+0xa6>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	2b5b      	cmp	r3, #91	@ 0x5b
 80055de:	d90a      	bls.n	80055f6 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d006      	beq.n	80055f6 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d002      	beq.n	80055f6 <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 80055f0:	2301      	movs	r3, #1
 80055f2:	61bb      	str	r3, [r7, #24]
 80055f4:	e010      	b.n	8005618 <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10c      	bne.n	8005618 <osThreadNew+0xc8>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d108      	bne.n	8005618 <osThreadNew+0xc8>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d104      	bne.n	8005618 <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 800560e:	2300      	movs	r3, #0
 8005610:	61bb      	str	r3, [r7, #24]
 8005612:	e001      	b.n	8005618 <osThreadNew+0xc8>
        }
      }
    }
    else {
      mem = 0;
 8005614:	2300      	movs	r3, #0
 8005616:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d110      	bne.n	8005640 <osThreadNew+0xf0>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005626:	9202      	str	r2, [sp, #8]
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	6a3a      	ldr	r2, [r7, #32]
 8005632:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f001 fa81 	bl	8006b3c <xTaskCreateStatic>
 800563a:	4603      	mov	r3, r0
 800563c:	617b      	str	r3, [r7, #20]
 800563e:	e013      	b.n	8005668 <osThreadNew+0x118>
      #endif
    }
    else {
      if (mem == 0) {
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d110      	bne.n	8005668 <osThreadNew+0x118>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 8005646:	6a3b      	ldr	r3, [r7, #32]
 8005648:	b29a      	uxth	r2, r3
 800564a:	f107 0314 	add.w	r3, r7, #20
 800564e:	9301      	str	r3, [sp, #4]
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f001 fabc 	bl	8006bd6 <xTaskCreate>
 800565e:	4603      	mov	r3, r0
 8005660:	2b01      	cmp	r3, #1
 8005662:	d001      	beq.n	8005668 <osThreadNew+0x118>
            hTask = NULL;
 8005664:	2300      	movs	r3, #0
 8005666:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 8005668:	697b      	ldr	r3, [r7, #20]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3728      	adds	r7, #40	@ 0x28
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 800567a:	f7ff fef2 	bl	8005462 <IRQ_Context>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d003      	beq.n	800568c <osDelay+0x1a>
    stat = osErrorISR;
 8005684:	f06f 0305 	mvn.w	r3, #5
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	e007      	b.n	800569c <osDelay+0x2a>
  }
  else {
    stat = osOK;
 800568c:	2300      	movs	r3, #0
 800568e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d002      	beq.n	800569c <osDelay+0x2a>
      vTaskDelay(ticks);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f001 fbfa 	bl	8006e90 <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 800569c:	68fb      	ldr	r3, [r7, #12]
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <osEventFlagsNew>:
  Create and Initialize an Event Flags object.

  Limitations:
  - Event flags are limited to 24 bits.
*/
osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b084      	sub	sp, #16
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80056ae:	2300      	movs	r3, #0
 80056b0:	60fb      	str	r3, [r7, #12]

  if (IRQ_Context() == 0U) {
 80056b2:	f7ff fed6 	bl	8005462 <IRQ_Context>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d12d      	bne.n	8005718 <osEventFlagsNew+0x72>
    mem = -1;
 80056bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80056c0:	60bb      	str	r3, [r7, #8]

    if (attr != NULL) {
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d015      	beq.n	80056f4 <osEventFlagsNew+0x4e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d006      	beq.n	80056de <osEventFlagsNew+0x38>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	2b1f      	cmp	r3, #31
 80056d6:	d902      	bls.n	80056de <osEventFlagsNew+0x38>
        /* The memory for control block is provided, use static object */
        mem = 1;
 80056d8:	2301      	movs	r3, #1
 80056da:	60bb      	str	r3, [r7, #8]
 80056dc:	e00c      	b.n	80056f8 <osEventFlagsNew+0x52>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d108      	bne.n	80056f8 <osEventFlagsNew+0x52>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d104      	bne.n	80056f8 <osEventFlagsNew+0x52>
          /* Control block will be allocated from the dynamic pool */
          mem = 0;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	e001      	b.n	80056f8 <osEventFlagsNew+0x52>
        }
      }
    }
    else {
      mem = 0;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60bb      	str	r3, [r7, #8]
    }

    if (mem == 1) {
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d106      	bne.n	800570c <osEventFlagsNew+0x66>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fa70 	bl	8005be8 <xEventGroupCreateStatic>
 8005708:	60f8      	str	r0, [r7, #12]
 800570a:	e005      	b.n	8005718 <osEventFlagsNew+0x72>
      #endif
    }
    else {
      if (mem == 0) {
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d102      	bne.n	8005718 <osEventFlagsNew+0x72>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8005712:	f000 fa92 	bl	8005c3a <xEventGroupCreate>
 8005716:	60f8      	str	r0, [r7, #12]
      }
    }
  }

  /* Return event flags ID */
  return ((osEventFlagsId_t)hEventGroup);
 8005718:	68fb      	ldr	r3, [r7, #12]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}

08005722 <osMutexNew>:

  Limitations:
  - Priority inherit protocol is used by default, osMutexPrioInherit attribute is ignored.
  - Robust mutex is not supported, NULL is returned if used.
*/
osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005722:	b580      	push	{r7, lr}
 8005724:	b086      	sub	sp, #24
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  uint32_t type;
  uint32_t rmtx;
  int32_t  mem;

  hMutex = NULL;
 800572a:	2300      	movs	r3, #0
 800572c:	617b      	str	r3, [r7, #20]

  if (IRQ_Context() == 0U) {
 800572e:	f7ff fe98 	bl	8005462 <IRQ_Context>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d174      	bne.n	8005822 <osMutexNew+0x100>
    if (attr != NULL) {
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <osMutexNew+0x24>
      type = attr->attr_bits;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	613b      	str	r3, [r7, #16]
 8005744:	e001      	b.n	800574a <osMutexNew+0x28>
    } else {
      type = 0U;
 8005746:	2300      	movs	r3, #0
 8005748:	613b      	str	r3, [r7, #16]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	2b00      	cmp	r3, #0
 8005752:	d002      	beq.n	800575a <osMutexNew+0x38>
      rmtx = 1U;
 8005754:	2301      	movs	r3, #1
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	e001      	b.n	800575e <osMutexNew+0x3c>
    } else {
      rmtx = 0U;
 800575a:	2300      	movs	r3, #0
 800575c:	60fb      	str	r3, [r7, #12]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	f003 0308 	and.w	r3, r3, #8
 8005764:	2b00      	cmp	r3, #0
 8005766:	d15c      	bne.n	8005822 <osMutexNew+0x100>
      mem = -1;
 8005768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800576c:	60bb      	str	r3, [r7, #8]

      if (attr != NULL) {
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d015      	beq.n	80057a0 <osMutexNew+0x7e>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d006      	beq.n	800578a <osMutexNew+0x68>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	2b4f      	cmp	r3, #79	@ 0x4f
 8005782:	d902      	bls.n	800578a <osMutexNew+0x68>
          /* The memory for control block is provided, use static object */
          mem = 1;
 8005784:	2301      	movs	r3, #1
 8005786:	60bb      	str	r3, [r7, #8]
 8005788:	e00c      	b.n	80057a4 <osMutexNew+0x82>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d108      	bne.n	80057a4 <osMutexNew+0x82>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d104      	bne.n	80057a4 <osMutexNew+0x82>
            /* Control block will be allocated from the dynamic pool */
            mem = 0;
 800579a:	2300      	movs	r3, #0
 800579c:	60bb      	str	r3, [r7, #8]
 800579e:	e001      	b.n	80057a4 <osMutexNew+0x82>
          }
        }
      }
      else {
        mem = 0;
 80057a0:	2300      	movs	r3, #0
 80057a2:	60bb      	str	r3, [r7, #8]
      }

      if (mem == 1) {
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d112      	bne.n	80057d0 <osMutexNew+0xae>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d007      	beq.n	80057c0 <osMutexNew+0x9e>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	4619      	mov	r1, r3
 80057b6:	2004      	movs	r0, #4
 80057b8:	f000 fc4b 	bl	8006052 <xQueueCreateMutexStatic>
 80057bc:	6178      	str	r0, [r7, #20]
 80057be:	e016      	b.n	80057ee <osMutexNew+0xcc>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	4619      	mov	r1, r3
 80057c6:	2001      	movs	r0, #1
 80057c8:	f000 fc43 	bl	8006052 <xQueueCreateMutexStatic>
 80057cc:	6178      	str	r0, [r7, #20]
 80057ce:	e00e      	b.n	80057ee <osMutexNew+0xcc>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10b      	bne.n	80057ee <osMutexNew+0xcc>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d004      	beq.n	80057e6 <osMutexNew+0xc4>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80057dc:	2004      	movs	r0, #4
 80057de:	f000 fc20 	bl	8006022 <xQueueCreateMutex>
 80057e2:	6178      	str	r0, [r7, #20]
 80057e4:	e003      	b.n	80057ee <osMutexNew+0xcc>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80057e6:	2001      	movs	r0, #1
 80057e8:	f000 fc1b 	bl	8006022 <xQueueCreateMutex>
 80057ec:	6178      	str	r0, [r7, #20]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00c      	beq.n	800580e <osMutexNew+0xec>
        if ((attr != NULL) && (attr->name != NULL)) {
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d009      	beq.n	800580e <osMutexNew+0xec>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d005      	beq.n	800580e <osMutexNew+0xec>
          /* Only non-NULL name objects are added to the Queue Registry */
          vQueueAddToRegistry (hMutex, attr->name);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4619      	mov	r1, r3
 8005808:	6978      	ldr	r0, [r7, #20]
 800580a:	f001 f91d 	bl	8006a48 <vQueueAddToRegistry>
        }
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d006      	beq.n	8005822 <osMutexNew+0x100>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <osMutexNew+0x100>
        /* Set LSB as 'recursive mutex flag' */
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f043 0301 	orr.w	r3, r3, #1
 8005820:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return mutex ID */
  return ((osMutexId_t)hMutex);
 8005822:	697b      	ldr	r3, [r7, #20]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3718      	adds	r7, #24
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <osMutexAcquire>:

/*
  Acquire a Mutex or timeout if it is locked.
*/
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f023 0301 	bic.w	r3, r3, #1
 800583c:	613b      	str	r3, [r7, #16]

  /* Extract recursive mutex flag */
  rmtx = (uint32_t)mutex_id & 1U;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005846:	2300      	movs	r3, #0
 8005848:	617b      	str	r3, [r7, #20]

  if (IRQ_Context() != 0U) {
 800584a:	f7ff fe0a 	bl	8005462 <IRQ_Context>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d003      	beq.n	800585c <osMutexAcquire+0x30>
    stat = osErrorISR;
 8005854:	f06f 0305 	mvn.w	r3, #5
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	e02c      	b.n	80058b6 <osMutexAcquire+0x8a>
  }
  else if (hMutex == NULL) {
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d103      	bne.n	800586a <osMutexAcquire+0x3e>
    stat = osErrorParameter;
 8005862:	f06f 0303 	mvn.w	r3, #3
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	e025      	b.n	80058b6 <osMutexAcquire+0x8a>
  }
  else {
    if (rmtx != 0U) {
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d011      	beq.n	8005894 <osMutexAcquire+0x68>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005870:	6839      	ldr	r1, [r7, #0]
 8005872:	6938      	ldr	r0, [r7, #16]
 8005874:	f000 fc35 	bl	80060e2 <xQueueTakeMutexRecursive>
 8005878:	4603      	mov	r3, r0
 800587a:	2b01      	cmp	r3, #1
 800587c:	d01b      	beq.n	80058b6 <osMutexAcquire+0x8a>
        if (timeout != 0U) {
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <osMutexAcquire+0x60>
          stat = osErrorTimeout;
 8005884:	f06f 0301 	mvn.w	r3, #1
 8005888:	617b      	str	r3, [r7, #20]
 800588a:	e014      	b.n	80058b6 <osMutexAcquire+0x8a>
        } else {
          stat = osErrorResource;
 800588c:	f06f 0302 	mvn.w	r3, #2
 8005890:	617b      	str	r3, [r7, #20]
 8005892:	e010      	b.n	80058b6 <osMutexAcquire+0x8a>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005894:	6839      	ldr	r1, [r7, #0]
 8005896:	6938      	ldr	r0, [r7, #16]
 8005898:	f000 fe61 	bl	800655e <xQueueSemaphoreTake>
 800589c:	4603      	mov	r3, r0
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d009      	beq.n	80058b6 <osMutexAcquire+0x8a>
        if (timeout != 0U) {
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d003      	beq.n	80058b0 <osMutexAcquire+0x84>
          stat = osErrorTimeout;
 80058a8:	f06f 0301 	mvn.w	r3, #1
 80058ac:	617b      	str	r3, [r7, #20]
 80058ae:	e002      	b.n	80058b6 <osMutexAcquire+0x8a>
        } else {
          stat = osErrorResource;
 80058b0:	f06f 0302 	mvn.w	r3, #2
 80058b4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return execution status */
  return (stat);
 80058b6:	697b      	ldr	r3, [r7, #20]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3718      	adds	r7, #24
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <osMutexRelease>:

/*
  Release a Mutex that was acquired by osMutexAcquire.
*/
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f023 0301 	bic.w	r3, r3, #1
 80058ce:	613b      	str	r3, [r7, #16]

  /* Extract recursive mutex flag */
  rmtx = (uint32_t)mutex_id & 1U;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80058d8:	2300      	movs	r3, #0
 80058da:	617b      	str	r3, [r7, #20]

  if (IRQ_Context() != 0U) {
 80058dc:	f7ff fdc1 	bl	8005462 <IRQ_Context>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d003      	beq.n	80058ee <osMutexRelease+0x2e>
    stat = osErrorISR;
 80058e6:	f06f 0305 	mvn.w	r3, #5
 80058ea:	617b      	str	r3, [r7, #20]
 80058ec:	e01f      	b.n	800592e <osMutexRelease+0x6e>
  }
  else if (hMutex == NULL) {
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d103      	bne.n	80058fc <osMutexRelease+0x3c>
    stat = osErrorParameter;
 80058f4:	f06f 0303 	mvn.w	r3, #3
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	e018      	b.n	800592e <osMutexRelease+0x6e>
  }
  else {
    if (rmtx != 0U) {
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d009      	beq.n	8005916 <osMutexRelease+0x56>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005902:	6938      	ldr	r0, [r7, #16]
 8005904:	f000 fbc0 	bl	8006088 <xQueueGiveMutexRecursive>
 8005908:	4603      	mov	r3, r0
 800590a:	2b01      	cmp	r3, #1
 800590c:	d00f      	beq.n	800592e <osMutexRelease+0x6e>
        stat = osErrorResource;
 800590e:	f06f 0302 	mvn.w	r3, #2
 8005912:	617b      	str	r3, [r7, #20]
 8005914:	e00b      	b.n	800592e <osMutexRelease+0x6e>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005916:	2300      	movs	r3, #0
 8005918:	2200      	movs	r2, #0
 800591a:	2100      	movs	r1, #0
 800591c:	6938      	ldr	r0, [r7, #16]
 800591e:	f000 fc0f 	bl	8006140 <xQueueGenericSend>
 8005922:	4603      	mov	r3, r0
 8005924:	2b01      	cmp	r3, #1
 8005926:	d002      	beq.n	800592e <osMutexRelease+0x6e>
        stat = osErrorResource;
 8005928:	f06f 0302 	mvn.w	r3, #2
 800592c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return execution status */
  return (stat);
 800592e:	697b      	ldr	r3, [r7, #20]
}
 8005930:	4618      	mov	r0, r3
 8005932:	3718      	adds	r7, #24
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <osMessageQueueNew>:

  Limitations:
  - The memory for control block and and message data must be provided in the
    osThreadAttr_t structure in order to allocate object statically.
*/
osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005938:	b580      	push	{r7, lr}
 800593a:	b088      	sub	sp, #32
 800593c:	af02      	add	r7, sp, #8
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  QueueHandle_t hQueue;
  int32_t mem;

  hQueue = NULL;
 8005944:	2300      	movs	r3, #0
 8005946:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (msg_count > 0U) && (msg_size > 0U)) {
 8005948:	f7ff fd8b 	bl	8005462 <IRQ_Context>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d15f      	bne.n	8005a12 <osMessageQueueNew+0xda>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d05c      	beq.n	8005a12 <osMessageQueueNew+0xda>
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d059      	beq.n	8005a12 <osMessageQueueNew+0xda>
    mem = -1;
 800595e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005962:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d029      	beq.n	80059be <osMessageQueueNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d012      	beq.n	8005998 <osMessageQueueNew+0x60>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	2b4f      	cmp	r3, #79	@ 0x4f
 8005978:	d90e      	bls.n	8005998 <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	695a      	ldr	r2, [r3, #20]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	68b9      	ldr	r1, [r7, #8]
 800598a:	fb01 f303 	mul.w	r3, r1, r3
 800598e:	429a      	cmp	r2, r3
 8005990:	d302      	bcc.n	8005998 <osMessageQueueNew+0x60>
        /* The memory for control block and message data is provided, use static object */
        mem = 1;
 8005992:	2301      	movs	r3, #1
 8005994:	613b      	str	r3, [r7, #16]
 8005996:	e014      	b.n	80059c2 <osMessageQueueNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d110      	bne.n	80059c2 <osMessageQueueNew+0x8a>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d10c      	bne.n	80059c2 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d108      	bne.n	80059c2 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d104      	bne.n	80059c2 <osMessageQueueNew+0x8a>
          /* Control block will be allocated from the dynamic pool */
          mem = 0;
 80059b8:	2300      	movs	r3, #0
 80059ba:	613b      	str	r3, [r7, #16]
 80059bc:	e001      	b.n	80059c2 <osMessageQueueNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 80059be:	2300      	movs	r3, #0
 80059c0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d10b      	bne.n	80059e0 <osMessageQueueNew+0xa8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	691a      	ldr	r2, [r3, #16]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	2100      	movs	r1, #0
 80059d2:	9100      	str	r1, [sp, #0]
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	68f8      	ldr	r0, [r7, #12]
 80059d8:	f000 fa52 	bl	8005e80 <xQueueGenericCreateStatic>
 80059dc:	6178      	str	r0, [r7, #20]
 80059de:	e008      	b.n	80059f2 <osMessageQueueNew+0xba>
      #endif
    }
    else {
      if (mem == 0) {
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d105      	bne.n	80059f2 <osMessageQueueNew+0xba>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80059e6:	2200      	movs	r2, #0
 80059e8:	68b9      	ldr	r1, [r7, #8]
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 fa91 	bl	8005f12 <xQueueGenericCreate>
 80059f0:	6178      	str	r0, [r7, #20]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00c      	beq.n	8005a12 <osMessageQueueNew+0xda>
      if ((attr != NULL) && (attr->name != NULL)) {
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d009      	beq.n	8005a12 <osMessageQueueNew+0xda>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d005      	beq.n	8005a12 <osMessageQueueNew+0xda>
        /* Only non-NULL name objects are added to the Queue Registry */
        vQueueAddToRegistry (hQueue, attr->name);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	6978      	ldr	r0, [r7, #20]
 8005a0e:	f001 f81b 	bl	8006a48 <vQueueAddToRegistry>
    #endif

  }

  /* Return message queue ID */
  return ((osMessageQueueId_t)hQueue);
 8005a12:	697b      	ldr	r3, [r7, #20]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <osMessageQueuePut>:
  Put a Message into a Queue or timeout if Queue is full.

  Limitations:
  - Message priority is ignored
*/
osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b088      	sub	sp, #32
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	603b      	str	r3, [r7, #0]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	61fb      	str	r3, [r7, #28]

  if (IRQ_Context() != 0U) {
 8005a34:	f7ff fd15 	bl	8005462 <IRQ_Context>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d024      	beq.n	8005a88 <osMessageQueuePut+0x6c>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d005      	beq.n	8005a50 <osMessageQueuePut+0x34>
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <osMessageQueuePut+0x34>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <osMessageQueuePut+0x3c>
      stat = osErrorParameter;
 8005a50:	f06f 0303 	mvn.w	r3, #3
 8005a54:	61fb      	str	r3, [r7, #28]
 8005a56:	e034      	b.n	8005ac2 <osMessageQueuePut+0xa6>
    }
    else {
      yield = pdFALSE;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005a5c:	f107 0214 	add.w	r2, r7, #20
 8005a60:	2300      	movs	r3, #0
 8005a62:	68b9      	ldr	r1, [r7, #8]
 8005a64:	69b8      	ldr	r0, [r7, #24]
 8005a66:	f000 fc38 	bl	80062da <xQueueGenericSendFromISR>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d003      	beq.n	8005a78 <osMessageQueuePut+0x5c>
        stat = osErrorResource;
 8005a70:	f06f 0302 	mvn.w	r3, #2
 8005a74:	61fb      	str	r3, [r7, #28]
 8005a76:	e024      	b.n	8005ac2 <osMessageQueuePut+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d021      	beq.n	8005ac2 <osMessageQueuePut+0xa6>
 8005a7e:	4b13      	ldr	r3, [pc, #76]	@ (8005acc <osMessageQueuePut+0xb0>)
 8005a80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	e01c      	b.n	8005ac2 <osMessageQueuePut+0xa6>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d002      	beq.n	8005a94 <osMessageQueuePut+0x78>
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d103      	bne.n	8005a9c <osMessageQueuePut+0x80>
      stat = osErrorParameter;
 8005a94:	f06f 0303 	mvn.w	r3, #3
 8005a98:	61fb      	str	r3, [r7, #28]
 8005a9a:	e012      	b.n	8005ac2 <osMessageQueuePut+0xa6>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	68b9      	ldr	r1, [r7, #8]
 8005aa2:	69b8      	ldr	r0, [r7, #24]
 8005aa4:	f000 fb4c 	bl	8006140 <xQueueGenericSend>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d009      	beq.n	8005ac2 <osMessageQueuePut+0xa6>
        if (timeout != 0U) {
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d003      	beq.n	8005abc <osMessageQueuePut+0xa0>
          stat = osErrorTimeout;
 8005ab4:	f06f 0301 	mvn.w	r3, #1
 8005ab8:	61fb      	str	r3, [r7, #28]
 8005aba:	e002      	b.n	8005ac2 <osMessageQueuePut+0xa6>
        } else {
          stat = osErrorResource;
 8005abc:	f06f 0302 	mvn.w	r3, #2
 8005ac0:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Return execution status */
  return (stat);
 8005ac2:	69fb      	ldr	r3, [r7, #28]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3720      	adds	r7, #32
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	e000ed04 	.word	0xe000ed04

08005ad0 <osMessageQueueGet>:
  Get a Message from a Queue or timeout if Queue is empty.

  Limitations:
  - Message priority is ignored
*/
osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b088      	sub	sp, #32
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
 8005adc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61fb      	str	r3, [r7, #28]

  if (IRQ_Context() != 0U) {
 8005ae6:	f7ff fcbc 	bl	8005462 <IRQ_Context>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d024      	beq.n	8005b3a <osMessageQueueGet+0x6a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d005      	beq.n	8005b02 <osMessageQueueGet+0x32>
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <osMessageQueueGet+0x32>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8005b02:	f06f 0303 	mvn.w	r3, #3
 8005b06:	61fb      	str	r3, [r7, #28]
 8005b08:	e033      	b.n	8005b72 <osMessageQueueGet+0xa2>
    }
    else {
      yield = pdFALSE;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005b0e:	f107 0314 	add.w	r3, r7, #20
 8005b12:	461a      	mov	r2, r3
 8005b14:	68b9      	ldr	r1, [r7, #8]
 8005b16:	69b8      	ldr	r0, [r7, #24]
 8005b18:	f000 fdfb 	bl	8006712 <xQueueReceiveFromISR>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d003      	beq.n	8005b2a <osMessageQueueGet+0x5a>
        stat = osErrorResource;
 8005b22:	f06f 0302 	mvn.w	r3, #2
 8005b26:	61fb      	str	r3, [r7, #28]
 8005b28:	e023      	b.n	8005b72 <osMessageQueueGet+0xa2>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d020      	beq.n	8005b72 <osMessageQueueGet+0xa2>
 8005b30:	4b12      	ldr	r3, [pc, #72]	@ (8005b7c <osMessageQueueGet+0xac>)
 8005b32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b36:	601a      	str	r2, [r3, #0]
 8005b38:	e01b      	b.n	8005b72 <osMessageQueueGet+0xa2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d002      	beq.n	8005b46 <osMessageQueueGet+0x76>
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d103      	bne.n	8005b4e <osMessageQueueGet+0x7e>
      stat = osErrorParameter;
 8005b46:	f06f 0303 	mvn.w	r3, #3
 8005b4a:	61fb      	str	r3, [r7, #28]
 8005b4c:	e011      	b.n	8005b72 <osMessageQueueGet+0xa2>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005b4e:	683a      	ldr	r2, [r7, #0]
 8005b50:	68b9      	ldr	r1, [r7, #8]
 8005b52:	69b8      	ldr	r0, [r7, #24]
 8005b54:	f000 fc47 	bl	80063e6 <xQueueReceive>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d009      	beq.n	8005b72 <osMessageQueueGet+0xa2>
        if (timeout != 0U) {
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d003      	beq.n	8005b6c <osMessageQueueGet+0x9c>
          stat = osErrorTimeout;
 8005b64:	f06f 0301 	mvn.w	r3, #1
 8005b68:	61fb      	str	r3, [r7, #28]
 8005b6a:	e002      	b.n	8005b72 <osMessageQueueGet+0xa2>
        } else {
          stat = osErrorResource;
 8005b6c:	f06f 0302 	mvn.w	r3, #2
 8005b70:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Return execution status */
  return (stat);
 8005b72:	69fb      	ldr	r3, [r7, #28]
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3720      	adds	r7, #32
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	e000ed04 	.word	0xe000ed04

08005b80 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4a07      	ldr	r2, [pc, #28]	@ (8005bac <vApplicationGetIdleTaskMemory+0x2c>)
 8005b90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	4a06      	ldr	r2, [pc, #24]	@ (8005bb0 <vApplicationGetIdleTaskMemory+0x30>)
 8005b96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2280      	movs	r2, #128	@ 0x80
 8005b9c:	601a      	str	r2, [r3, #0]
}
 8005b9e:	bf00      	nop
 8005ba0:	3714      	adds	r7, #20
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	2000019c 	.word	0x2000019c
 8005bb0:	200001f8 	.word	0x200001f8

08005bb4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	4a07      	ldr	r2, [pc, #28]	@ (8005be0 <vApplicationGetTimerTaskMemory+0x2c>)
 8005bc4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	4a06      	ldr	r2, [pc, #24]	@ (8005be4 <vApplicationGetTimerTaskMemory+0x30>)
 8005bca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2280      	movs	r2, #128	@ 0x80
 8005bd0:	601a      	str	r2, [r3, #0]
}
 8005bd2:	bf00      	nop
 8005bd4:	3714      	adds	r7, #20
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	200003f8 	.word	0x200003f8
 8005be4:	20000454 	.word	0x20000454

08005be8 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_STATIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t * pxEventGroupBuffer )
    {
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
        EventGroup_t * pxEventBits;

        /* A StaticEventGroup_t object must be provided. */
        configASSERT( pxEventGroupBuffer );
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d103      	bne.n	8005bfe <xEventGroupCreateStatic+0x16>
 8005bf6:	f002 fdd7 	bl	80087a8 <ulSetInterruptMask>
 8005bfa:	bf00      	nop
 8005bfc:	e7fd      	b.n	8005bfa <xEventGroupCreateStatic+0x12>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticEventGroup_t equals the size of the real
             * event group structure. */
            volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005bfe:	2320      	movs	r3, #32
 8005c00:	60bb      	str	r3, [r7, #8]
            configASSERT( xSize == sizeof( EventGroup_t ) );
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	2b20      	cmp	r3, #32
 8005c06:	d003      	beq.n	8005c10 <xEventGroupCreateStatic+0x28>
 8005c08:	f002 fdce 	bl	80087a8 <ulSetInterruptMask>
 8005c0c:	bf00      	nop
 8005c0e:	e7fd      	b.n	8005c0c <xEventGroupCreateStatic+0x24>
        } /*lint !e529 xSize is referenced if configASSERT() is defined. */
        #endif /* configASSERT_DEFINED */

        /* The user has provided a statically allocated event group - use it. */
        pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	60fb      	str	r3, [r7, #12]

        if( pxEventBits != NULL )
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <xEventGroupCreateStatic+0x48>
        {
            pxEventBits->uxEventBits = 0;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	3304      	adds	r3, #4
 8005c24:	4618      	mov	r0, r3
 8005c26:	f000 f822 	bl	8005c6e <vListInitialise>
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Both static and dynamic allocation can be used, so note that
                 * this event group was created statically in case the event group
                 * is later deleted. */
                pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	771a      	strb	r2, [r3, #28]
             * pxEventGroupBuffer pointing to a pre-allocated (compile time
             * allocated) StaticEventGroup_t variable. */
            traceEVENT_GROUP_CREATE_FAILED();
        }

        return pxEventBits;
 8005c30:	68fb      	ldr	r3, [r7, #12]
    }
 8005c32:	4618      	mov	r0, r3
 8005c34:	3710      	adds	r7, #16
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}

08005c3a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b082      	sub	sp, #8
 8005c3e:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8005c40:	2020      	movs	r0, #32
 8005c42:	f002 fe11 	bl	8008868 <pvPortMalloc>
 8005c46:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00a      	beq.n	8005c64 <xEventGroupCreate+0x2a>
        {
            pxEventBits->uxEventBits = 0;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3304      	adds	r3, #4
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f000 f808 	bl	8005c6e <vListInitialise>
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                /* Both static and dynamic allocation can be used, so note this
                 * event group was allocated statically in case the event group is
                 * later deleted. */
                pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	771a      	strb	r2, [r3, #28]
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 8005c64:	687b      	ldr	r3, [r7, #4]
    }
 8005c66:	4618      	mov	r0, r3
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b083      	sub	sp, #12
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f103 0208 	add.w	r2, r3, #8
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c86:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f103 0208 	add.w	r2, r3, #8
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f103 0208 	add.w	r2, r3, #8
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b083      	sub	sp, #12
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cde:	d103      	bne.n	8005ce8 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	60fb      	str	r3, [r7, #12]
 8005ce6:	e00c      	b.n	8005d02 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	3308      	adds	r3, #8
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	e002      	b.n	8005cf6 <vListInsert+0x2e>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	60fb      	str	r3, [r7, #12]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d2f6      	bcs.n	8005cf0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	683a      	ldr	r2, [r7, #0]
 8005d10:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	601a      	str	r2, [r3, #0]
}
 8005d2e:	bf00      	nop
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr

08005d3a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b085      	sub	sp, #20
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	6892      	ldr	r2, [r2, #8]
 8005d50:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	6852      	ldr	r2, [r2, #4]
 8005d5a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d103      	bne.n	8005d6e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	689a      	ldr	r2, [r3, #8]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	1e5a      	subs	r2, r3, #1
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b084      	sub	sp, #16
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
 8005d96:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d103      	bne.n	8005dae <xQueueGenericReset+0x20>
 8005da6:	f002 fcff 	bl	80087a8 <ulSetInterruptMask>
 8005daa:	bf00      	nop
 8005dac:	e7fd      	b.n	8005daa <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d057      	beq.n	8005e64 <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d053      	beq.n	8005e64 <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d000      	beq.n	8005dd0 <xQueueGenericReset+0x42>
 8005dce:	2101      	movs	r1, #1
 8005dd0:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d146      	bne.n	8005e64 <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8005dd6:	f002 fb1b 	bl	8008410 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de2:	68b9      	ldr	r1, [r7, #8]
 8005de4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005de6:	fb01 f303 	mul.w	r3, r1, r3
 8005dea:	441a      	add	r2, r3
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	2200      	movs	r2, #0
 8005df4:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e06:	3b01      	subs	r3, #1
 8005e08:	68b9      	ldr	r1, [r7, #8]
 8005e0a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e0c:	fb01 f303 	mul.w	r3, r1, r3
 8005e10:	441a      	add	r2, r3
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	22ff      	movs	r2, #255	@ 0xff
 8005e1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	22ff      	movs	r2, #255	@ 0xff
 8005e22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10e      	bne.n	8005e4a <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d014      	beq.n	8005e5e <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	3310      	adds	r3, #16
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f001 fb83 	bl	8007544 <xTaskRemoveFromEventList>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00c      	beq.n	8005e5e <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005e44:	f002 fad2 	bl	80083ec <vPortYield>
 8005e48:	e009      	b.n	8005e5e <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	3310      	adds	r3, #16
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7ff ff0d 	bl	8005c6e <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	3324      	adds	r3, #36	@ 0x24
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7ff ff08 	bl	8005c6e <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8005e5e:	f002 fae9 	bl	8008434 <vPortExitCritical>
 8005e62:	e001      	b.n	8005e68 <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8005e64:	2300      	movs	r3, #0
 8005e66:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d103      	bne.n	8005e76 <xQueueGenericReset+0xe8>
 8005e6e:	f002 fc9b 	bl	80087a8 <ulSetInterruptMask>
 8005e72:	bf00      	nop
 8005e74:	e7fd      	b.n	8005e72 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8005e76:	68fb      	ldr	r3, [r7, #12]
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b088      	sub	sp, #32
 8005e84:	af02      	add	r7, sp, #8
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
 8005e8c:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d103      	bne.n	8005ea0 <xQueueGenericCreateStatic+0x20>
 8005e98:	f002 fc86 	bl	80087a8 <ulSetInterruptMask>
 8005e9c:	bf00      	nop
 8005e9e:	e7fd      	b.n	8005e9c <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d029      	beq.n	8005efa <xQueueGenericCreateStatic+0x7a>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d026      	beq.n	8005efa <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d002      	beq.n	8005eb8 <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d020      	beq.n	8005efa <xQueueGenericCreateStatic+0x7a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d102      	bne.n	8005ec4 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d11a      	bne.n	8005efa <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005ec4:	2350      	movs	r3, #80	@ 0x50
 8005ec6:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	2b50      	cmp	r3, #80	@ 0x50
 8005ecc:	d003      	beq.n	8005ed6 <xQueueGenericCreateStatic+0x56>
 8005ece:	f002 fc6b 	bl	80087a8 <ulSetInterruptMask>
 8005ed2:	bf00      	nop
 8005ed4:	e7fd      	b.n	8005ed2 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8005ed6:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ee4:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	4613      	mov	r3, r2
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	68b9      	ldr	r1, [r7, #8]
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 f858 	bl	8005fa8 <prvInitialiseNewQueue>
 8005ef8:	e006      	b.n	8005f08 <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d103      	bne.n	8005f08 <xQueueGenericCreateStatic+0x88>
 8005f00:	f002 fc52 	bl	80087a8 <ulSetInterruptMask>
 8005f04:	bf00      	nop
 8005f06:	e7fd      	b.n	8005f04 <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005f08:	697b      	ldr	r3, [r7, #20]
    }
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b08a      	sub	sp, #40	@ 0x28
 8005f16:	af02      	add	r7, sp, #8
 8005f18:	60f8      	str	r0, [r7, #12]
 8005f1a:	60b9      	str	r1, [r7, #8]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8005f20:	2300      	movs	r3, #0
 8005f22:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d032      	beq.n	8005f90 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005f2a:	2100      	movs	r1, #0
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	fba3 2302 	umull	r2, r3, r3, r2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d000      	beq.n	8005f3a <xQueueGenericCreate+0x28>
 8005f38:	2101      	movs	r1, #1
 8005f3a:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d127      	bne.n	8005f90 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005f48:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8005f4c:	d820      	bhi.n	8005f90 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	68ba      	ldr	r2, [r7, #8]
 8005f52:	fb02 f303 	mul.w	r3, r2, r3
 8005f56:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	3350      	adds	r3, #80	@ 0x50
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f002 fc83 	bl	8008868 <pvPortMalloc>
 8005f62:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d019      	beq.n	8005f9e <xQueueGenericCreate+0x8c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	3350      	adds	r3, #80	@ 0x50
 8005f72:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f7c:	79fa      	ldrb	r2, [r7, #7]
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	4613      	mov	r3, r2
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	68b9      	ldr	r1, [r7, #8]
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 f80d 	bl	8005fa8 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005f8e:	e006      	b.n	8005f9e <xQueueGenericCreate+0x8c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d103      	bne.n	8005f9e <xQueueGenericCreate+0x8c>
 8005f96:	f002 fc07 	bl	80087a8 <ulSetInterruptMask>
 8005f9a:	bf00      	nop
 8005f9c:	e7fd      	b.n	8005f9a <xQueueGenericCreate+0x88>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005f9e:	69fb      	ldr	r3, [r7, #28]
    }
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3720      	adds	r7, #32
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d103      	bne.n	8005fc4 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	69ba      	ldr	r2, [r7, #24]
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	e002      	b.n	8005fca <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fd6:	2101      	movs	r1, #1
 8005fd8:	69b8      	ldr	r0, [r7, #24]
 8005fda:	f7ff fed8 	bl	8005d8e <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	78fa      	ldrb	r2, [r7, #3]
 8005fe2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005fe6:	bf00      	nop
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}

08005fee <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8005fee:	b580      	push	{r7, lr}
 8005ff0:	b082      	sub	sp, #8
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00e      	beq.n	800601a <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800600e:	2300      	movs	r3, #0
 8006010:	2200      	movs	r2, #0
 8006012:	2100      	movs	r1, #0
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 f893 	bl	8006140 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 800601a:	bf00      	nop
 800601c:	3708      	adds	r7, #8
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8006022:	b580      	push	{r7, lr}
 8006024:	b086      	sub	sp, #24
 8006026:	af00      	add	r7, sp, #0
 8006028:	4603      	mov	r3, r0
 800602a:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800602c:	2301      	movs	r3, #1
 800602e:	617b      	str	r3, [r7, #20]
 8006030:	2300      	movs	r3, #0
 8006032:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006034:	79fb      	ldrb	r3, [r7, #7]
 8006036:	461a      	mov	r2, r3
 8006038:	6939      	ldr	r1, [r7, #16]
 800603a:	6978      	ldr	r0, [r7, #20]
 800603c:	f7ff ff69 	bl	8005f12 <xQueueGenericCreate>
 8006040:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f7ff ffd3 	bl	8005fee <prvInitialiseMutex>

        return xNewQueue;
 8006048:	68fb      	ldr	r3, [r7, #12]
    }
 800604a:	4618      	mov	r0, r3
 800604c:	3718      	adds	r7, #24
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <xQueueCreateMutexStatic>:

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType,
                                           StaticQueue_t * pxStaticQueue )
    {
 8006052:	b580      	push	{r7, lr}
 8006054:	b088      	sub	sp, #32
 8006056:	af02      	add	r7, sp, #8
 8006058:	4603      	mov	r3, r0
 800605a:	6039      	str	r1, [r7, #0]
 800605c:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800605e:	2301      	movs	r3, #1
 8006060:	617b      	str	r3, [r7, #20]
 8006062:	2300      	movs	r3, #0
 8006064:	613b      	str	r3, [r7, #16]

        /* Prevent compiler warnings about unused parameters if
         * configUSE_TRACE_FACILITY does not equal 1. */
        ( void ) ucQueueType;

        xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006066:	79fb      	ldrb	r3, [r7, #7]
 8006068:	9300      	str	r3, [sp, #0]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2200      	movs	r2, #0
 800606e:	6939      	ldr	r1, [r7, #16]
 8006070:	6978      	ldr	r0, [r7, #20]
 8006072:	f7ff ff05 	bl	8005e80 <xQueueGenericCreateStatic>
 8006076:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f7ff ffb8 	bl	8005fee <prvInitialiseMutex>

        return xNewQueue;
 800607e:	68fb      	ldr	r3, [r7, #12]
    }
 8006080:	4618      	mov	r0, r3
 8006082:	3718      	adds	r7, #24
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
    {
 8006088:	b590      	push	{r4, r7, lr}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	60bb      	str	r3, [r7, #8]

        configASSERT( pxMutex );
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d103      	bne.n	80060a2 <xQueueGiveMutexRecursive+0x1a>
 800609a:	f002 fb85 	bl	80087a8 <ulSetInterruptMask>
 800609e:	bf00      	nop
 80060a0:	e7fd      	b.n	800609e <xQueueGiveMutexRecursive+0x16>
         * change outside of this task.  If this task does not hold the mutex then
         * pxMutexHolder can never coincidentally equal the tasks handle, and as
         * this is the only condition we are interested in it does not matter if
         * pxMutexHolder is accessed simultaneously by another task.  Therefore no
         * mutual exclusion is required to test the pxMutexHolder variable. */
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	689c      	ldr	r4, [r3, #8]
 80060a6:	f001 fc57 	bl	8007958 <xTaskGetCurrentTaskHandle>
 80060aa:	4603      	mov	r3, r0
 80060ac:	429c      	cmp	r4, r3
 80060ae:	d111      	bne.n	80060d4 <xQueueGiveMutexRecursive+0x4c>
            /* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
             * the task handle, therefore no underflow check is required.  Also,
             * uxRecursiveCallCount is only modified by the mutex holder, and as
             * there can only be one, no mutual exclusion is required to modify the
             * uxRecursiveCallCount member. */
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	1e5a      	subs	r2, r3, #1
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	60da      	str	r2, [r3, #12]

            /* Has the recursive call count unwound to 0? */
            if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d105      	bne.n	80060ce <xQueueGiveMutexRecursive+0x46>
            {
                /* Return the mutex.  This will automatically unblock any other
                 * task that might be waiting to access the mutex. */
                ( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80060c2:	2300      	movs	r3, #0
 80060c4:	2200      	movs	r2, #0
 80060c6:	2100      	movs	r1, #0
 80060c8:	68b8      	ldr	r0, [r7, #8]
 80060ca:	f000 f839 	bl	8006140 <xQueueGenericSend>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            xReturn = pdPASS;
 80060ce:	2301      	movs	r3, #1
 80060d0:	60fb      	str	r3, [r7, #12]
 80060d2:	e001      	b.n	80060d8 <xQueueGiveMutexRecursive+0x50>
        }
        else
        {
            /* The mutex cannot be given because the calling task is not the
             * holder. */
            xReturn = pdFAIL;
 80060d4:	2300      	movs	r3, #0
 80060d6:	60fb      	str	r3, [r7, #12]

            traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
        }

        return xReturn;
 80060d8:	68fb      	ldr	r3, [r7, #12]
    }
 80060da:	4618      	mov	r0, r3
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd90      	pop	{r4, r7, pc}

080060e2 <xQueueTakeMutexRecursive>:

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

    BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex,
                                         TickType_t xTicksToWait )
    {
 80060e2:	b590      	push	{r4, r7, lr}
 80060e4:	b085      	sub	sp, #20
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	60bb      	str	r3, [r7, #8]

        configASSERT( pxMutex );
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d103      	bne.n	80060fe <xQueueTakeMutexRecursive+0x1c>
 80060f6:	f002 fb57 	bl	80087a8 <ulSetInterruptMask>
 80060fa:	bf00      	nop
 80060fc:	e7fd      	b.n	80060fa <xQueueTakeMutexRecursive+0x18>
        /* Comments regarding mutual exclusion as per those within
         * xQueueGiveMutexRecursive(). */

        traceTAKE_MUTEX_RECURSIVE( pxMutex );

        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	689c      	ldr	r4, [r3, #8]
 8006102:	f001 fc29 	bl	8007958 <xTaskGetCurrentTaskHandle>
 8006106:	4603      	mov	r3, r0
 8006108:	429c      	cmp	r4, r3
 800610a:	d107      	bne.n	800611c <xQueueTakeMutexRecursive+0x3a>
        {
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	1c5a      	adds	r2, r3, #1
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	60da      	str	r2, [r3, #12]
            xReturn = pdPASS;
 8006116:	2301      	movs	r3, #1
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	e00c      	b.n	8006136 <xQueueTakeMutexRecursive+0x54>
        }
        else
        {
            xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800611c:	6839      	ldr	r1, [r7, #0]
 800611e:	68b8      	ldr	r0, [r7, #8]
 8006120:	f000 fa1d 	bl	800655e <xQueueSemaphoreTake>
 8006124:	60f8      	str	r0, [r7, #12]

            /* pdPASS will only be returned if the mutex was successfully
             * obtained.  The calling task may have entered the Blocked state
             * before reaching here. */
            if( xReturn != pdFAIL )
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d004      	beq.n	8006136 <xQueueTakeMutexRecursive+0x54>
            {
                ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	1c5a      	adds	r2, r3, #1
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	60da      	str	r2, [r3, #12]
            {
                traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
            }
        }

        return xReturn;
 8006136:	68fb      	ldr	r3, [r7, #12]
    }
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	bd90      	pop	{r4, r7, pc}

08006140 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b08a      	sub	sp, #40	@ 0x28
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	607a      	str	r2, [r7, #4]
 800614c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800614e:	2300      	movs	r3, #0
 8006150:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d103      	bne.n	8006164 <xQueueGenericSend+0x24>
 800615c:	f002 fb24 	bl	80087a8 <ulSetInterruptMask>
 8006160:	bf00      	nop
 8006162:	e7fd      	b.n	8006160 <xQueueGenericSend+0x20>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d103      	bne.n	8006172 <xQueueGenericSend+0x32>
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <xQueueGenericSend+0x36>
 8006172:	2301      	movs	r3, #1
 8006174:	e000      	b.n	8006178 <xQueueGenericSend+0x38>
 8006176:	2300      	movs	r3, #0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d103      	bne.n	8006184 <xQueueGenericSend+0x44>
 800617c:	f002 fb14 	bl	80087a8 <ulSetInterruptMask>
 8006180:	bf00      	nop
 8006182:	e7fd      	b.n	8006180 <xQueueGenericSend+0x40>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d103      	bne.n	8006192 <xQueueGenericSend+0x52>
 800618a:	6a3b      	ldr	r3, [r7, #32]
 800618c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800618e:	2b01      	cmp	r3, #1
 8006190:	d101      	bne.n	8006196 <xQueueGenericSend+0x56>
 8006192:	2301      	movs	r3, #1
 8006194:	e000      	b.n	8006198 <xQueueGenericSend+0x58>
 8006196:	2300      	movs	r3, #0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d103      	bne.n	80061a4 <xQueueGenericSend+0x64>
 800619c:	f002 fb04 	bl	80087a8 <ulSetInterruptMask>
 80061a0:	bf00      	nop
 80061a2:	e7fd      	b.n	80061a0 <xQueueGenericSend+0x60>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061a4:	f001 fbe8 	bl	8007978 <xTaskGetSchedulerState>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d102      	bne.n	80061b4 <xQueueGenericSend+0x74>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d101      	bne.n	80061b8 <xQueueGenericSend+0x78>
 80061b4:	2301      	movs	r3, #1
 80061b6:	e000      	b.n	80061ba <xQueueGenericSend+0x7a>
 80061b8:	2300      	movs	r3, #0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d103      	bne.n	80061c6 <xQueueGenericSend+0x86>
 80061be:	f002 faf3 	bl	80087a8 <ulSetInterruptMask>
 80061c2:	bf00      	nop
 80061c4:	e7fd      	b.n	80061c2 <xQueueGenericSend+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80061c6:	f002 f923 	bl	8008410 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061ce:	6a3b      	ldr	r3, [r7, #32]
 80061d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d302      	bcc.n	80061dc <xQueueGenericSend+0x9c>
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d11d      	bne.n	8006218 <xQueueGenericSend+0xd8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	68b9      	ldr	r1, [r7, #8]
 80061e0:	6a38      	ldr	r0, [r7, #32]
 80061e2:	f000 fb20 	bl	8006826 <prvCopyDataToQueue>
 80061e6:	61f8      	str	r0, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061e8:	6a3b      	ldr	r3, [r7, #32]
 80061ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <xQueueGenericSend+0xc6>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061f0:	6a3b      	ldr	r3, [r7, #32]
 80061f2:	3324      	adds	r3, #36	@ 0x24
 80061f4:	4618      	mov	r0, r3
 80061f6:	f001 f9a5 	bl	8007544 <xTaskRemoveFromEventList>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d007      	beq.n	8006210 <xQueueGenericSend+0xd0>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8006200:	f002 f8f4 	bl	80083ec <vPortYield>
 8006204:	e004      	b.n	8006210 <xQueueGenericSend+0xd0>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <xQueueGenericSend+0xd0>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800620c:	f002 f8ee 	bl	80083ec <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8006210:	f002 f910 	bl	8008434 <vPortExitCritical>
                return pdPASS;
 8006214:	2301      	movs	r3, #1
 8006216:	e05c      	b.n	80062d2 <xQueueGenericSend+0x192>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d103      	bne.n	8006226 <xQueueGenericSend+0xe6>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800621e:	f002 f909 	bl	8008434 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8006222:	2300      	movs	r3, #0
 8006224:	e055      	b.n	80062d2 <xQueueGenericSend+0x192>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006228:	2b00      	cmp	r3, #0
 800622a:	d106      	bne.n	800623a <xQueueGenericSend+0xfa>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800622c:	f107 0314 	add.w	r3, r7, #20
 8006230:	4618      	mov	r0, r3
 8006232:	f001 fa55 	bl	80076e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006236:	2301      	movs	r3, #1
 8006238:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800623a:	f002 f8fb 	bl	8008434 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800623e:	f000 fea9 	bl	8006f94 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006242:	f002 f8e5 	bl	8008410 <vPortEnterCritical>
 8006246:	6a3b      	ldr	r3, [r7, #32]
 8006248:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800624c:	b25b      	sxtb	r3, r3
 800624e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006252:	d103      	bne.n	800625c <xQueueGenericSend+0x11c>
 8006254:	6a3b      	ldr	r3, [r7, #32]
 8006256:	2200      	movs	r2, #0
 8006258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800625c:	6a3b      	ldr	r3, [r7, #32]
 800625e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006262:	b25b      	sxtb	r3, r3
 8006264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006268:	d103      	bne.n	8006272 <xQueueGenericSend+0x132>
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006272:	f002 f8df 	bl	8008434 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006276:	1d3a      	adds	r2, r7, #4
 8006278:	f107 0314 	add.w	r3, r7, #20
 800627c:	4611      	mov	r1, r2
 800627e:	4618      	mov	r0, r3
 8006280:	f001 fa44 	bl	800770c <xTaskCheckForTimeOut>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d11d      	bne.n	80062c6 <xQueueGenericSend+0x186>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800628a:	6a38      	ldr	r0, [r7, #32]
 800628c:	f000 fbc3 	bl	8006a16 <prvIsQueueFull>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d011      	beq.n	80062ba <xQueueGenericSend+0x17a>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006296:	6a3b      	ldr	r3, [r7, #32]
 8006298:	3310      	adds	r3, #16
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	4611      	mov	r1, r2
 800629e:	4618      	mov	r0, r3
 80062a0:	f001 f8f4 	bl	800748c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80062a4:	6a38      	ldr	r0, [r7, #32]
 80062a6:	f000 fb4e 	bl	8006946 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80062aa:	f000 fe81 	bl	8006fb0 <xTaskResumeAll>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d188      	bne.n	80061c6 <xQueueGenericSend+0x86>
                {
                    portYIELD_WITHIN_API();
 80062b4:	f002 f89a 	bl	80083ec <vPortYield>
 80062b8:	e785      	b.n	80061c6 <xQueueGenericSend+0x86>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80062ba:	6a38      	ldr	r0, [r7, #32]
 80062bc:	f000 fb43 	bl	8006946 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80062c0:	f000 fe76 	bl	8006fb0 <xTaskResumeAll>
 80062c4:	e77f      	b.n	80061c6 <xQueueGenericSend+0x86>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80062c6:	6a38      	ldr	r0, [r7, #32]
 80062c8:	f000 fb3d 	bl	8006946 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80062cc:	f000 fe70 	bl	8006fb0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80062d0:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3728      	adds	r7, #40	@ 0x28
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b08a      	sub	sp, #40	@ 0x28
 80062de:	af00      	add	r7, sp, #0
 80062e0:	60f8      	str	r0, [r7, #12]
 80062e2:	60b9      	str	r1, [r7, #8]
 80062e4:	607a      	str	r2, [r7, #4]
 80062e6:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 80062ec:	6a3b      	ldr	r3, [r7, #32]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d103      	bne.n	80062fa <xQueueGenericSendFromISR+0x20>
 80062f2:	f002 fa59 	bl	80087a8 <ulSetInterruptMask>
 80062f6:	bf00      	nop
 80062f8:	e7fd      	b.n	80062f6 <xQueueGenericSendFromISR+0x1c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d103      	bne.n	8006308 <xQueueGenericSendFromISR+0x2e>
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <xQueueGenericSendFromISR+0x32>
 8006308:	2301      	movs	r3, #1
 800630a:	e000      	b.n	800630e <xQueueGenericSendFromISR+0x34>
 800630c:	2300      	movs	r3, #0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d103      	bne.n	800631a <xQueueGenericSendFromISR+0x40>
 8006312:	f002 fa49 	bl	80087a8 <ulSetInterruptMask>
 8006316:	bf00      	nop
 8006318:	e7fd      	b.n	8006316 <xQueueGenericSendFromISR+0x3c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	2b02      	cmp	r3, #2
 800631e:	d103      	bne.n	8006328 <xQueueGenericSendFromISR+0x4e>
 8006320:	6a3b      	ldr	r3, [r7, #32]
 8006322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006324:	2b01      	cmp	r3, #1
 8006326:	d101      	bne.n	800632c <xQueueGenericSendFromISR+0x52>
 8006328:	2301      	movs	r3, #1
 800632a:	e000      	b.n	800632e <xQueueGenericSendFromISR+0x54>
 800632c:	2300      	movs	r3, #0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d103      	bne.n	800633a <xQueueGenericSendFromISR+0x60>
 8006332:	f002 fa39 	bl	80087a8 <ulSetInterruptMask>
 8006336:	bf00      	nop
 8006338:	e7fd      	b.n	8006336 <xQueueGenericSendFromISR+0x5c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800633a:	f002 f9cb 	bl	80086d4 <vPortValidateInterruptPriority>
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800633e:	f002 fa33 	bl	80087a8 <ulSetInterruptMask>
 8006342:	61f8      	str	r0, [r7, #28]
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006344:	6a3b      	ldr	r3, [r7, #32]
 8006346:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006348:	6a3b      	ldr	r3, [r7, #32]
 800634a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800634c:	429a      	cmp	r2, r3
 800634e:	d302      	bcc.n	8006356 <xQueueGenericSendFromISR+0x7c>
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	2b02      	cmp	r3, #2
 8006354:	d13d      	bne.n	80063d2 <xQueueGenericSendFromISR+0xf8>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8006356:	6a3b      	ldr	r3, [r7, #32]
 8006358:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800635c:	76fb      	strb	r3, [r7, #27]
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800635e:	6a3b      	ldr	r3, [r7, #32]
 8006360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006362:	617b      	str	r3, [r7, #20]
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	68b9      	ldr	r1, [r7, #8]
 8006368:	6a38      	ldr	r0, [r7, #32]
 800636a:	f000 fa5c 	bl	8006826 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800636e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006372:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006376:	d112      	bne.n	800639e <xQueueGenericSendFromISR+0xc4>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006378:	6a3b      	ldr	r3, [r7, #32]
 800637a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637c:	2b00      	cmp	r3, #0
 800637e:	d025      	beq.n	80063cc <xQueueGenericSendFromISR+0xf2>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006380:	6a3b      	ldr	r3, [r7, #32]
 8006382:	3324      	adds	r3, #36	@ 0x24
 8006384:	4618      	mov	r0, r3
 8006386:	f001 f8dd 	bl	8007544 <xTaskRemoveFromEventList>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d01d      	beq.n	80063cc <xQueueGenericSendFromISR+0xf2>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d01a      	beq.n	80063cc <xQueueGenericSendFromISR+0xf2>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2201      	movs	r2, #1
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	e016      	b.n	80063cc <xQueueGenericSendFromISR+0xf2>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 800639e:	f000 ff05 	bl	80071ac <uxTaskGetNumberOfTasks>
 80063a2:	6138      	str	r0, [r7, #16]
 80063a4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d90e      	bls.n	80063cc <xQueueGenericSendFromISR+0xf2>
 80063ae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80063b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80063b4:	d103      	bne.n	80063be <xQueueGenericSendFromISR+0xe4>
 80063b6:	f002 f9f7 	bl	80087a8 <ulSetInterruptMask>
 80063ba:	bf00      	nop
 80063bc:	e7fd      	b.n	80063ba <xQueueGenericSendFromISR+0xe0>
 80063be:	7efb      	ldrb	r3, [r7, #27]
 80063c0:	3301      	adds	r3, #1
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	b25a      	sxtb	r2, r3
 80063c6:	6a3b      	ldr	r3, [r7, #32]
 80063c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80063cc:	2301      	movs	r3, #1
 80063ce:	627b      	str	r3, [r7, #36]	@ 0x24
        {
 80063d0:	e001      	b.n	80063d6 <xQueueGenericSendFromISR+0xfc>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80063d2:	2300      	movs	r3, #0
 80063d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80063d6:	69f8      	ldr	r0, [r7, #28]
 80063d8:	f002 f9f3 	bl	80087c2 <vClearInterruptMask>

    return xReturn;
 80063dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3728      	adds	r7, #40	@ 0x28
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b08a      	sub	sp, #40	@ 0x28
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	60f8      	str	r0, [r7, #12]
 80063ee:	60b9      	str	r1, [r7, #8]
 80063f0:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80063f2:	2300      	movs	r3, #0
 80063f4:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80063fa:	6a3b      	ldr	r3, [r7, #32]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d103      	bne.n	8006408 <xQueueReceive+0x22>
 8006400:	f002 f9d2 	bl	80087a8 <ulSetInterruptMask>
 8006404:	bf00      	nop
 8006406:	e7fd      	b.n	8006404 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d103      	bne.n	8006416 <xQueueReceive+0x30>
 800640e:	6a3b      	ldr	r3, [r7, #32]
 8006410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006412:	2b00      	cmp	r3, #0
 8006414:	d101      	bne.n	800641a <xQueueReceive+0x34>
 8006416:	2301      	movs	r3, #1
 8006418:	e000      	b.n	800641c <xQueueReceive+0x36>
 800641a:	2300      	movs	r3, #0
 800641c:	2b00      	cmp	r3, #0
 800641e:	d103      	bne.n	8006428 <xQueueReceive+0x42>
 8006420:	f002 f9c2 	bl	80087a8 <ulSetInterruptMask>
 8006424:	bf00      	nop
 8006426:	e7fd      	b.n	8006424 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006428:	f001 faa6 	bl	8007978 <xTaskGetSchedulerState>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d102      	bne.n	8006438 <xQueueReceive+0x52>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <xQueueReceive+0x56>
 8006438:	2301      	movs	r3, #1
 800643a:	e000      	b.n	800643e <xQueueReceive+0x58>
 800643c:	2300      	movs	r3, #0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d103      	bne.n	800644a <xQueueReceive+0x64>
 8006442:	f002 f9b1 	bl	80087a8 <ulSetInterruptMask>
 8006446:	bf00      	nop
 8006448:	e7fd      	b.n	8006446 <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800644a:	f001 ffe1 	bl	8008410 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800644e:	6a3b      	ldr	r3, [r7, #32]
 8006450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006452:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d019      	beq.n	800648e <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800645a:	68b9      	ldr	r1, [r7, #8]
 800645c:	6a38      	ldr	r0, [r7, #32]
 800645e:	f000 fa4c 	bl	80068fa <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	1e5a      	subs	r2, r3, #1
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800646a:	6a3b      	ldr	r3, [r7, #32]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d009      	beq.n	8006486 <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006472:	6a3b      	ldr	r3, [r7, #32]
 8006474:	3310      	adds	r3, #16
 8006476:	4618      	mov	r0, r3
 8006478:	f001 f864 	bl	8007544 <xTaskRemoveFromEventList>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d001      	beq.n	8006486 <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8006482:	f001 ffb3 	bl	80083ec <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8006486:	f001 ffd5 	bl	8008434 <vPortExitCritical>
                return pdPASS;
 800648a:	2301      	movs	r3, #1
 800648c:	e063      	b.n	8006556 <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d103      	bne.n	800649c <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006494:	f001 ffce 	bl	8008434 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8006498:	2300      	movs	r3, #0
 800649a:	e05c      	b.n	8006556 <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 800649c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d106      	bne.n	80064b0 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80064a2:	f107 0314 	add.w	r3, r7, #20
 80064a6:	4618      	mov	r0, r3
 80064a8:	f001 f91a 	bl	80076e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80064ac:	2301      	movs	r3, #1
 80064ae:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80064b0:	f001 ffc0 	bl	8008434 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80064b4:	f000 fd6e 	bl	8006f94 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80064b8:	f001 ffaa 	bl	8008410 <vPortEnterCritical>
 80064bc:	6a3b      	ldr	r3, [r7, #32]
 80064be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064c2:	b25b      	sxtb	r3, r3
 80064c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064c8:	d103      	bne.n	80064d2 <xQueueReceive+0xec>
 80064ca:	6a3b      	ldr	r3, [r7, #32]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064d2:	6a3b      	ldr	r3, [r7, #32]
 80064d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064d8:	b25b      	sxtb	r3, r3
 80064da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064de:	d103      	bne.n	80064e8 <xQueueReceive+0x102>
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064e8:	f001 ffa4 	bl	8008434 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064ec:	1d3a      	adds	r2, r7, #4
 80064ee:	f107 0314 	add.w	r3, r7, #20
 80064f2:	4611      	mov	r1, r2
 80064f4:	4618      	mov	r0, r3
 80064f6:	f001 f909 	bl	800770c <xTaskCheckForTimeOut>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d11d      	bne.n	800653c <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006500:	6a38      	ldr	r0, [r7, #32]
 8006502:	f000 fa72 	bl	80069ea <prvIsQueueEmpty>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d011      	beq.n	8006530 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	3324      	adds	r3, #36	@ 0x24
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	4611      	mov	r1, r2
 8006514:	4618      	mov	r0, r3
 8006516:	f000 ffb9 	bl	800748c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800651a:	6a38      	ldr	r0, [r7, #32]
 800651c:	f000 fa13 	bl	8006946 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006520:	f000 fd46 	bl	8006fb0 <xTaskResumeAll>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d18f      	bne.n	800644a <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 800652a:	f001 ff5f 	bl	80083ec <vPortYield>
 800652e:	e78c      	b.n	800644a <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8006530:	6a38      	ldr	r0, [r7, #32]
 8006532:	f000 fa08 	bl	8006946 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006536:	f000 fd3b 	bl	8006fb0 <xTaskResumeAll>
 800653a:	e786      	b.n	800644a <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800653c:	6a38      	ldr	r0, [r7, #32]
 800653e:	f000 fa02 	bl	8006946 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006542:	f000 fd35 	bl	8006fb0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006546:	6a38      	ldr	r0, [r7, #32]
 8006548:	f000 fa4f 	bl	80069ea <prvIsQueueEmpty>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	f43f af7b 	beq.w	800644a <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8006554:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8006556:	4618      	mov	r0, r3
 8006558:	3728      	adds	r7, #40	@ 0x28
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 800655e:	b580      	push	{r7, lr}
 8006560:	b08a      	sub	sp, #40	@ 0x28
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
 8006566:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8006568:	2300      	movs	r3, #0
 800656a:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	61fb      	str	r3, [r7, #28]

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8006570:	2300      	movs	r3, #0
 8006572:	623b      	str	r3, [r7, #32]
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d103      	bne.n	8006582 <xQueueSemaphoreTake+0x24>
 800657a:	f002 f915 	bl	80087a8 <ulSetInterruptMask>
 800657e:	bf00      	nop
 8006580:	e7fd      	b.n	800657e <xQueueSemaphoreTake+0x20>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006586:	2b00      	cmp	r3, #0
 8006588:	d003      	beq.n	8006592 <xQueueSemaphoreTake+0x34>
 800658a:	f002 f90d 	bl	80087a8 <ulSetInterruptMask>
 800658e:	bf00      	nop
 8006590:	e7fd      	b.n	800658e <xQueueSemaphoreTake+0x30>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006592:	f001 f9f1 	bl	8007978 <xTaskGetSchedulerState>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d102      	bne.n	80065a2 <xQueueSemaphoreTake+0x44>
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d101      	bne.n	80065a6 <xQueueSemaphoreTake+0x48>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e000      	b.n	80065a8 <xQueueSemaphoreTake+0x4a>
 80065a6:	2300      	movs	r3, #0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d103      	bne.n	80065b4 <xQueueSemaphoreTake+0x56>
 80065ac:	f002 f8fc 	bl	80087a8 <ulSetInterruptMask>
 80065b0:	bf00      	nop
 80065b2:	e7fd      	b.n	80065b0 <xQueueSemaphoreTake+0x52>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80065b4:	f001 ff2c 	bl	8008410 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065bc:	61bb      	str	r3, [r7, #24]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d01e      	beq.n	8006602 <xQueueSemaphoreTake+0xa4>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	1e5a      	subs	r2, r3, #1
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d104      	bne.n	80065de <xQueueSemaphoreTake+0x80>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80065d4:	f001 fba2 	bl	8007d1c <pvTaskIncrementMutexHeldCount>
 80065d8:	4602      	mov	r2, r0
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d009      	beq.n	80065fa <xQueueSemaphoreTake+0x9c>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	3310      	adds	r3, #16
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 ffaa 	bl	8007544 <xTaskRemoveFromEventList>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d001      	beq.n	80065fa <xQueueSemaphoreTake+0x9c>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80065f6:	f001 fef9 	bl	80083ec <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80065fa:	f001 ff1b 	bl	8008434 <vPortExitCritical>
                return pdPASS;
 80065fe:	2301      	movs	r3, #1
 8006600:	e083      	b.n	800670a <xQueueSemaphoreTake+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d103      	bne.n	8006610 <xQueueSemaphoreTake+0xb2>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8006608:	f001 ff14 	bl	8008434 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800660c:	2300      	movs	r3, #0
 800660e:	e07c      	b.n	800670a <xQueueSemaphoreTake+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006612:	2b00      	cmp	r3, #0
 8006614:	d106      	bne.n	8006624 <xQueueSemaphoreTake+0xc6>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006616:	f107 030c 	add.w	r3, r7, #12
 800661a:	4618      	mov	r0, r3
 800661c:	f001 f860 	bl	80076e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006620:	2301      	movs	r3, #1
 8006622:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006624:	f001 ff06 	bl	8008434 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006628:	f000 fcb4 	bl	8006f94 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800662c:	f001 fef0 	bl	8008410 <vPortEnterCritical>
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006636:	b25b      	sxtb	r3, r3
 8006638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800663c:	d103      	bne.n	8006646 <xQueueSemaphoreTake+0xe8>
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800664c:	b25b      	sxtb	r3, r3
 800664e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006652:	d103      	bne.n	800665c <xQueueSemaphoreTake+0xfe>
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	2200      	movs	r2, #0
 8006658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800665c:	f001 feea 	bl	8008434 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006660:	463a      	mov	r2, r7
 8006662:	f107 030c 	add.w	r3, r7, #12
 8006666:	4611      	mov	r1, r2
 8006668:	4618      	mov	r0, r3
 800666a:	f001 f84f 	bl	800770c <xTaskCheckForTimeOut>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d12c      	bne.n	80066ce <xQueueSemaphoreTake+0x170>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006674:	69f8      	ldr	r0, [r7, #28]
 8006676:	f000 f9b8 	bl	80069ea <prvIsQueueEmpty>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d020      	beq.n	80066c2 <xQueueSemaphoreTake+0x164>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d109      	bne.n	800669c <xQueueSemaphoreTake+0x13e>
                    {
                        taskENTER_CRITICAL();
 8006688:	f001 fec2 	bl	8008410 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	4618      	mov	r0, r3
 8006692:	f001 f98f 	bl	80079b4 <xTaskPriorityInherit>
 8006696:	6238      	str	r0, [r7, #32]
                        }
                        taskEXIT_CRITICAL();
 8006698:	f001 fecc 	bl	8008434 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	3324      	adds	r3, #36	@ 0x24
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	4611      	mov	r1, r2
 80066a4:	4618      	mov	r0, r3
 80066a6:	f000 fef1 	bl	800748c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80066aa:	69f8      	ldr	r0, [r7, #28]
 80066ac:	f000 f94b 	bl	8006946 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80066b0:	f000 fc7e 	bl	8006fb0 <xTaskResumeAll>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f47f af7c 	bne.w	80065b4 <xQueueSemaphoreTake+0x56>
                {
                    portYIELD_WITHIN_API();
 80066bc:	f001 fe96 	bl	80083ec <vPortYield>
 80066c0:	e778      	b.n	80065b4 <xQueueSemaphoreTake+0x56>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80066c2:	69f8      	ldr	r0, [r7, #28]
 80066c4:	f000 f93f 	bl	8006946 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80066c8:	f000 fc72 	bl	8006fb0 <xTaskResumeAll>
 80066cc:	e772      	b.n	80065b4 <xQueueSemaphoreTake+0x56>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80066ce:	69f8      	ldr	r0, [r7, #28]
 80066d0:	f000 f939 	bl	8006946 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80066d4:	f000 fc6c 	bl	8006fb0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80066d8:	69f8      	ldr	r0, [r7, #28]
 80066da:	f000 f986 	bl	80069ea <prvIsQueueEmpty>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f43f af67 	beq.w	80065b4 <xQueueSemaphoreTake+0x56>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 80066e6:	6a3b      	ldr	r3, [r7, #32]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00d      	beq.n	8006708 <xQueueSemaphoreTake+0x1aa>
                    {
                        taskENTER_CRITICAL();
 80066ec:	f001 fe90 	bl	8008410 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80066f0:	69f8      	ldr	r0, [r7, #28]
 80066f2:	f000 f880 	bl	80067f6 <prvGetDisinheritPriorityAfterTimeout>
 80066f6:	6178      	str	r0, [r7, #20]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	6979      	ldr	r1, [r7, #20]
 80066fe:	4618      	mov	r0, r3
 8006700:	f001 fa70 	bl	8007be4 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8006704:	f001 fe96 	bl	8008434 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8006708:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800670a:	4618      	mov	r0, r3
 800670c:	3728      	adds	r7, #40	@ 0x28
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b08a      	sub	sp, #40	@ 0x28
 8006716:	af00      	add	r7, sp, #0
 8006718:	60f8      	str	r0, [r7, #12]
 800671a:	60b9      	str	r1, [r7, #8]
 800671c:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8006722:	6a3b      	ldr	r3, [r7, #32]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d103      	bne.n	8006730 <xQueueReceiveFromISR+0x1e>
 8006728:	f002 f83e 	bl	80087a8 <ulSetInterruptMask>
 800672c:	bf00      	nop
 800672e:	e7fd      	b.n	800672c <xQueueReceiveFromISR+0x1a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d103      	bne.n	800673e <xQueueReceiveFromISR+0x2c>
 8006736:	6a3b      	ldr	r3, [r7, #32]
 8006738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673a:	2b00      	cmp	r3, #0
 800673c:	d101      	bne.n	8006742 <xQueueReceiveFromISR+0x30>
 800673e:	2301      	movs	r3, #1
 8006740:	e000      	b.n	8006744 <xQueueReceiveFromISR+0x32>
 8006742:	2300      	movs	r3, #0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d103      	bne.n	8006750 <xQueueReceiveFromISR+0x3e>
 8006748:	f002 f82e 	bl	80087a8 <ulSetInterruptMask>
 800674c:	bf00      	nop
 800674e:	e7fd      	b.n	800674c <xQueueReceiveFromISR+0x3a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006750:	f001 ffc0 	bl	80086d4 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006754:	f002 f828 	bl	80087a8 <ulSetInterruptMask>
 8006758:	61f8      	str	r0, [r7, #28]
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800675a:	6a3b      	ldr	r3, [r7, #32]
 800675c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800675e:	61bb      	str	r3, [r7, #24]

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d03d      	beq.n	80067e2 <xQueueReceiveFromISR+0xd0>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8006766:	6a3b      	ldr	r3, [r7, #32]
 8006768:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800676c:	75fb      	strb	r3, [r7, #23]

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 800676e:	68b9      	ldr	r1, [r7, #8]
 8006770:	6a38      	ldr	r0, [r7, #32]
 8006772:	f000 f8c2 	bl	80068fa <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	1e5a      	subs	r2, r3, #1
 800677a:	6a3b      	ldr	r3, [r7, #32]
 800677c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 800677e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006782:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006786:	d112      	bne.n	80067ae <xQueueReceiveFromISR+0x9c>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d025      	beq.n	80067dc <xQueueReceiveFromISR+0xca>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	3310      	adds	r3, #16
 8006794:	4618      	mov	r0, r3
 8006796:	f000 fed5 	bl	8007544 <xTaskRemoveFromEventList>
 800679a:	4603      	mov	r3, r0
 800679c:	2b00      	cmp	r3, #0
 800679e:	d01d      	beq.n	80067dc <xQueueReceiveFromISR+0xca>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d01a      	beq.n	80067dc <xQueueReceiveFromISR+0xca>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	e016      	b.n	80067dc <xQueueReceiveFromISR+0xca>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 80067ae:	f000 fcfd 	bl	80071ac <uxTaskGetNumberOfTasks>
 80067b2:	6138      	str	r0, [r7, #16]
 80067b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d90e      	bls.n	80067dc <xQueueReceiveFromISR+0xca>
 80067be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80067c4:	d103      	bne.n	80067ce <xQueueReceiveFromISR+0xbc>
 80067c6:	f001 ffef 	bl	80087a8 <ulSetInterruptMask>
 80067ca:	bf00      	nop
 80067cc:	e7fd      	b.n	80067ca <xQueueReceiveFromISR+0xb8>
 80067ce:	7dfb      	ldrb	r3, [r7, #23]
 80067d0:	3301      	adds	r3, #1
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	b25a      	sxtb	r2, r3
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 80067dc:	2301      	movs	r3, #1
 80067de:	627b      	str	r3, [r7, #36]	@ 0x24
 80067e0:	e001      	b.n	80067e6 <xQueueReceiveFromISR+0xd4>
        }
        else
        {
            xReturn = pdFAIL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	627b      	str	r3, [r7, #36]	@ 0x24
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80067e6:	69f8      	ldr	r0, [r7, #28]
 80067e8:	f001 ffeb 	bl	80087c2 <vClearInterruptMask>

    return xReturn;
 80067ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3728      	adds	r7, #40	@ 0x28
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 80067f6:	b480      	push	{r7}
 80067f8:	b085      	sub	sp, #20
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006802:	2b00      	cmp	r3, #0
 8006804:	d006      	beq.n	8006814 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006810:	60fb      	str	r3, [r7, #12]
 8006812:	e001      	b.n	8006818 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006814:	2300      	movs	r3, #0
 8006816:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8006818:	68fb      	ldr	r3, [r7, #12]
    }
 800681a:	4618      	mov	r0, r3
 800681c:	3714      	adds	r7, #20
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr

08006826 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b086      	sub	sp, #24
 800682a:	af00      	add	r7, sp, #0
 800682c:	60f8      	str	r0, [r7, #12]
 800682e:	60b9      	str	r1, [r7, #8]
 8006830:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8006832:	2300      	movs	r3, #0
 8006834:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800683a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006840:	2b00      	cmp	r3, #0
 8006842:	d10d      	bne.n	8006860 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d14d      	bne.n	80068e8 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	4618      	mov	r0, r3
 8006852:	f001 f93f 	bl	8007ad4 <xTaskPriorityDisinherit>
 8006856:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	609a      	str	r2, [r3, #8]
 800685e:	e043      	b.n	80068e8 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d119      	bne.n	800689a <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6858      	ldr	r0, [r3, #4]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800686e:	461a      	mov	r2, r3
 8006870:	68b9      	ldr	r1, [r7, #8]
 8006872:	f002 f887 	bl	8008984 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687e:	441a      	add	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	429a      	cmp	r2, r3
 800688e:	d32b      	bcc.n	80068e8 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	605a      	str	r2, [r3, #4]
 8006898:	e026      	b.n	80068e8 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	68d8      	ldr	r0, [r3, #12]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a2:	461a      	mov	r2, r3
 80068a4:	68b9      	ldr	r1, [r7, #8]
 80068a6:	f002 f86d 	bl	8008984 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	68da      	ldr	r2, [r3, #12]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b2:	425b      	negs	r3, r3
 80068b4:	441a      	add	r2, r3
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	68da      	ldr	r2, [r3, #12]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d207      	bcs.n	80068d6 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	689a      	ldr	r2, [r3, #8]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ce:	425b      	negs	r3, r3
 80068d0:	441a      	add	r2, r3
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d105      	bne.n	80068e8 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d002      	beq.n	80068e8 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	1c5a      	adds	r2, r3, #1
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80068f0:	697b      	ldr	r3, [r7, #20]
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3718      	adds	r7, #24
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b082      	sub	sp, #8
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
 8006902:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006908:	2b00      	cmp	r3, #0
 800690a:	d018      	beq.n	800693e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	68da      	ldr	r2, [r3, #12]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006914:	441a      	add	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	68da      	ldr	r2, [r3, #12]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	429a      	cmp	r2, r3
 8006924:	d303      	bcc.n	800692e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68d9      	ldr	r1, [r3, #12]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006936:	461a      	mov	r2, r3
 8006938:	6838      	ldr	r0, [r7, #0]
 800693a:	f002 f823 	bl	8008984 <memcpy>
    }
}
 800693e:	bf00      	nop
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b084      	sub	sp, #16
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800694e:	f001 fd5f 	bl	8008410 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006958:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800695a:	e011      	b.n	8006980 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006960:	2b00      	cmp	r3, #0
 8006962:	d012      	beq.n	800698a <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3324      	adds	r3, #36	@ 0x24
 8006968:	4618      	mov	r0, r3
 800696a:	f000 fdeb 	bl	8007544 <xTaskRemoveFromEventList>
 800696e:	4603      	mov	r3, r0
 8006970:	2b00      	cmp	r3, #0
 8006972:	d001      	beq.n	8006978 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8006974:	f000 ff22 	bl	80077bc <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8006978:	7bfb      	ldrb	r3, [r7, #15]
 800697a:	3b01      	subs	r3, #1
 800697c:	b2db      	uxtb	r3, r3
 800697e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006980:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006984:	2b00      	cmp	r3, #0
 8006986:	dce9      	bgt.n	800695c <prvUnlockQueue+0x16>
 8006988:	e000      	b.n	800698c <prvUnlockQueue+0x46>
                    break;
 800698a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	22ff      	movs	r2, #255	@ 0xff
 8006990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8006994:	f001 fd4e 	bl	8008434 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006998:	f001 fd3a 	bl	8008410 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069a2:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80069a4:	e011      	b.n	80069ca <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d012      	beq.n	80069d4 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	3310      	adds	r3, #16
 80069b2:	4618      	mov	r0, r3
 80069b4:	f000 fdc6 	bl	8007544 <xTaskRemoveFromEventList>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d001      	beq.n	80069c2 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80069be:	f000 fefd 	bl	80077bc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80069c2:	7bbb      	ldrb	r3, [r7, #14]
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80069ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	dce9      	bgt.n	80069a6 <prvUnlockQueue+0x60>
 80069d2:	e000      	b.n	80069d6 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80069d4:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	22ff      	movs	r2, #255	@ 0xff
 80069da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80069de:	f001 fd29 	bl	8008434 <vPortExitCritical>
}
 80069e2:	bf00      	nop
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b084      	sub	sp, #16
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80069f2:	f001 fd0d 	bl	8008410 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d102      	bne.n	8006a04 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80069fe:	2301      	movs	r3, #1
 8006a00:	60fb      	str	r3, [r7, #12]
 8006a02:	e001      	b.n	8006a08 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006a04:	2300      	movs	r3, #0
 8006a06:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006a08:	f001 fd14 	bl	8008434 <vPortExitCritical>

    return xReturn;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3710      	adds	r7, #16
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}

08006a16 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8006a16:	b580      	push	{r7, lr}
 8006a18:	b084      	sub	sp, #16
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006a1e:	f001 fcf7 	bl	8008410 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d102      	bne.n	8006a34 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	60fb      	str	r3, [r7, #12]
 8006a32:	e001      	b.n	8006a38 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006a34:	2300      	movs	r3, #0
 8006a36:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006a38:	f001 fcfc 	bl	8008434 <vPortExitCritical>

    return xReturn;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
	...

08006a48 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8006a52:	2300      	movs	r3, #0
 8006a54:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d103      	bne.n	8006a64 <vQueueAddToRegistry+0x1c>
 8006a5c:	f001 fea4 	bl	80087a8 <ulSetInterruptMask>
 8006a60:	bf00      	nop
 8006a62:	e7fd      	b.n	8006a60 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d024      	beq.n	8006ab4 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	60fb      	str	r3, [r7, #12]
 8006a6e:	e01e      	b.n	8006aae <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8006a70:	4a17      	ldr	r2, [pc, #92]	@ (8006ad0 <vQueueAddToRegistry+0x88>)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	00db      	lsls	r3, r3, #3
 8006a76:	4413      	add	r3, r2
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d105      	bne.n	8006a8c <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	00db      	lsls	r3, r3, #3
 8006a84:	4a12      	ldr	r2, [pc, #72]	@ (8006ad0 <vQueueAddToRegistry+0x88>)
 8006a86:	4413      	add	r3, r2
 8006a88:	60bb      	str	r3, [r7, #8]
                    break;
 8006a8a:	e013      	b.n	8006ab4 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10a      	bne.n	8006aa8 <vQueueAddToRegistry+0x60>
 8006a92:	4a0f      	ldr	r2, [pc, #60]	@ (8006ad0 <vQueueAddToRegistry+0x88>)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d104      	bne.n	8006aa8 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	00db      	lsls	r3, r3, #3
 8006aa2:	4a0b      	ldr	r2, [pc, #44]	@ (8006ad0 <vQueueAddToRegistry+0x88>)
 8006aa4:	4413      	add	r3, r2
 8006aa6:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	60fb      	str	r3, [r7, #12]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2b07      	cmp	r3, #7
 8006ab2:	d9dd      	bls.n	8006a70 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d005      	beq.n	8006ac6 <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	683a      	ldr	r2, [r7, #0]
 8006abe:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8006ac6:	bf00      	nop
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	20000654 	.word	0x20000654

08006ad4 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006ae4:	f001 fc94 	bl	8008410 <vPortEnterCritical>
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006aee:	b25b      	sxtb	r3, r3
 8006af0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006af4:	d103      	bne.n	8006afe <vQueueWaitForMessageRestricted+0x2a>
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b04:	b25b      	sxtb	r3, r3
 8006b06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b0a:	d103      	bne.n	8006b14 <vQueueWaitForMessageRestricted+0x40>
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b14:	f001 fc8e 	bl	8008434 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d106      	bne.n	8006b2e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	3324      	adds	r3, #36	@ 0x24
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	68b9      	ldr	r1, [r7, #8]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f000 fccd 	bl	80074c8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006b2e:	6978      	ldr	r0, [r7, #20]
 8006b30:	f7ff ff09 	bl	8006946 <prvUnlockQueue>
    }
 8006b34:	bf00      	nop
 8006b36:	3718      	adds	r7, #24
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b08c      	sub	sp, #48	@ 0x30
 8006b40:	af04      	add	r7, sp, #16
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	607a      	str	r2, [r7, #4]
 8006b48:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8006b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d103      	bne.n	8006b58 <xTaskCreateStatic+0x1c>
 8006b50:	f001 fe2a 	bl	80087a8 <ulSetInterruptMask>
 8006b54:	bf00      	nop
 8006b56:	e7fd      	b.n	8006b54 <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 8006b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d103      	bne.n	8006b66 <xTaskCreateStatic+0x2a>
 8006b5e:	f001 fe23 	bl	80087a8 <ulSetInterruptMask>
 8006b62:	bf00      	nop
 8006b64:	e7fd      	b.n	8006b62 <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8006b66:	235c      	movs	r3, #92	@ 0x5c
 8006b68:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	2b5c      	cmp	r3, #92	@ 0x5c
 8006b6e:	d003      	beq.n	8006b78 <xTaskCreateStatic+0x3c>
 8006b70:	f001 fe1a 	bl	80087a8 <ulSetInterruptMask>
 8006b74:	bf00      	nop
 8006b76:	e7fd      	b.n	8006b74 <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006b78:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d023      	beq.n	8006bc8 <xTaskCreateStatic+0x8c>
 8006b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d020      	beq.n	8006bc8 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b88:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006b8a:	225c      	movs	r2, #92	@ 0x5c
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	69f8      	ldr	r0, [r7, #28]
 8006b90:	f001 fecb 	bl	800892a <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b98:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	2202      	movs	r2, #2
 8006b9e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	9303      	str	r3, [sp, #12]
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	9302      	str	r3, [sp, #8]
 8006baa:	f107 0318 	add.w	r3, r7, #24
 8006bae:	9301      	str	r3, [sp, #4]
 8006bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb2:	9300      	str	r3, [sp, #0]
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	68b9      	ldr	r1, [r7, #8]
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 f855 	bl	8006c6a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006bc0:	69f8      	ldr	r0, [r7, #28]
 8006bc2:	f000 f8d5 	bl	8006d70 <prvAddNewTaskToReadyList>
 8006bc6:	e001      	b.n	8006bcc <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006bcc:	69bb      	ldr	r3, [r7, #24]
    }
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3720      	adds	r7, #32
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b08c      	sub	sp, #48	@ 0x30
 8006bda:	af04      	add	r7, sp, #16
 8006bdc:	60f8      	str	r0, [r7, #12]
 8006bde:	60b9      	str	r1, [r7, #8]
 8006be0:	603b      	str	r3, [r7, #0]
 8006be2:	4613      	mov	r3, r2
 8006be4:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006be6:	88fb      	ldrh	r3, [r7, #6]
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	4618      	mov	r0, r3
 8006bec:	f001 fe3c 	bl	8008868 <pvPortMalloc>
 8006bf0:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d013      	beq.n	8006c20 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006bf8:	205c      	movs	r0, #92	@ 0x5c
 8006bfa:	f001 fe35 	bl	8008868 <pvPortMalloc>
 8006bfe:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d008      	beq.n	8006c18 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006c06:	225c      	movs	r2, #92	@ 0x5c
 8006c08:	2100      	movs	r1, #0
 8006c0a:	69f8      	ldr	r0, [r7, #28]
 8006c0c:	f001 fe8d 	bl	800892a <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c16:	e005      	b.n	8006c24 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8006c18:	6978      	ldr	r0, [r7, #20]
 8006c1a:	f001 fe77 	bl	800890c <vPortFree>
 8006c1e:	e001      	b.n	8006c24 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8006c20:	2300      	movs	r3, #0
 8006c22:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d017      	beq.n	8006c5a <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c32:	88fa      	ldrh	r2, [r7, #6]
 8006c34:	2300      	movs	r3, #0
 8006c36:	9303      	str	r3, [sp, #12]
 8006c38:	69fb      	ldr	r3, [r7, #28]
 8006c3a:	9302      	str	r3, [sp, #8]
 8006c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3e:	9301      	str	r3, [sp, #4]
 8006c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	68b9      	ldr	r1, [r7, #8]
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 f80e 	bl	8006c6a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006c4e:	69f8      	ldr	r0, [r7, #28]
 8006c50:	f000 f88e 	bl	8006d70 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8006c54:	2301      	movs	r3, #1
 8006c56:	61bb      	str	r3, [r7, #24]
 8006c58:	e002      	b.n	8006c60 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c5e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006c60:	69bb      	ldr	r3, [r7, #24]
    }
 8006c62:	4618      	mov	r0, r3
 8006c64:	3720      	adds	r7, #32
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b086      	sub	sp, #24
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	60f8      	str	r0, [r7, #12]
 8006c72:	60b9      	str	r1, [r7, #8]
 8006c74:	607a      	str	r2, [r7, #4]
 8006c76:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	461a      	mov	r2, r3
 8006c82:	21a5      	movs	r1, #165	@ 0xa5
 8006c84:	f001 fe51 	bl	800892a <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006c92:	3b01      	subs	r3, #1
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4413      	add	r3, r2
 8006c98:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	f023 0307 	bic.w	r3, r3, #7
 8006ca0:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	f003 0307 	and.w	r3, r3, #7
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <prvInitialiseNewTask+0x4a>
 8006cac:	f001 fd7c 	bl	80087a8 <ulSetInterruptMask>
 8006cb0:	bf00      	nop
 8006cb2:	e7fd      	b.n	8006cb0 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d01e      	beq.n	8006cf8 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cba:	2300      	movs	r3, #0
 8006cbc:	617b      	str	r3, [r7, #20]
 8006cbe:	e012      	b.n	8006ce6 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	7819      	ldrb	r1, [r3, #0]
 8006cc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	4413      	add	r3, r2
 8006cce:	3334      	adds	r3, #52	@ 0x34
 8006cd0:	460a      	mov	r2, r1
 8006cd2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006cd4:	68ba      	ldr	r2, [r7, #8]
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	4413      	add	r3, r2
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d006      	beq.n	8006cee <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	617b      	str	r3, [r7, #20]
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2b0f      	cmp	r3, #15
 8006cea:	d9e9      	bls.n	8006cc0 <prvInitialiseNewTask+0x56>
 8006cec:	e000      	b.n	8006cf0 <prvInitialiseNewTask+0x86>
            {
                break;
 8006cee:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006cf8:	6a3b      	ldr	r3, [r7, #32]
 8006cfa:	2b37      	cmp	r3, #55	@ 0x37
 8006cfc:	d903      	bls.n	8006d06 <prvInitialiseNewTask+0x9c>
 8006cfe:	f001 fd53 	bl	80087a8 <ulSetInterruptMask>
 8006d02:	bf00      	nop
 8006d04:	e7fd      	b.n	8006d02 <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006d06:	6a3b      	ldr	r3, [r7, #32]
 8006d08:	2b37      	cmp	r3, #55	@ 0x37
 8006d0a:	d901      	bls.n	8006d10 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006d0c:	2337      	movs	r3, #55	@ 0x37
 8006d0e:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d12:	6a3a      	ldr	r2, [r7, #32]
 8006d14:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8006d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d18:	6a3a      	ldr	r2, [r7, #32]
 8006d1a:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1e:	3304      	adds	r3, #4
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7fe ffc4 	bl	8005cae <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d28:	3318      	adds	r3, #24
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fe ffbf 	bl	8005cae <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d34:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d36:	6a3b      	ldr	r3, [r7, #32]
 8006d38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d44:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8006d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d48:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	6938      	ldr	r0, [r7, #16]
 8006d50:	f001 fbbc 	bl	80084cc <pxPortInitialiseStack>
 8006d54:	4602      	mov	r2, r0
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d002      	beq.n	8006d66 <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d64:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006d66:	bf00      	nop
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
	...

08006d70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006d78:	f001 fb4a 	bl	8008410 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006d7c:	4b3e      	ldr	r3, [pc, #248]	@ (8006e78 <prvAddNewTaskToReadyList+0x108>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	3301      	adds	r3, #1
 8006d82:	4a3d      	ldr	r2, [pc, #244]	@ (8006e78 <prvAddNewTaskToReadyList+0x108>)
 8006d84:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8006d86:	4b3d      	ldr	r3, [pc, #244]	@ (8006e7c <prvAddNewTaskToReadyList+0x10c>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d109      	bne.n	8006da2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8006d8e:	4a3b      	ldr	r2, [pc, #236]	@ (8006e7c <prvAddNewTaskToReadyList+0x10c>)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d94:	4b38      	ldr	r3, [pc, #224]	@ (8006e78 <prvAddNewTaskToReadyList+0x108>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d110      	bne.n	8006dbe <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8006d9c:	f000 fd2a 	bl	80077f4 <prvInitialiseTaskLists>
 8006da0:	e00d      	b.n	8006dbe <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8006da2:	4b37      	ldr	r3, [pc, #220]	@ (8006e80 <prvAddNewTaskToReadyList+0x110>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d109      	bne.n	8006dbe <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006daa:	4b34      	ldr	r3, [pc, #208]	@ (8006e7c <prvAddNewTaskToReadyList+0x10c>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d802      	bhi.n	8006dbe <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006db8:	4a30      	ldr	r2, [pc, #192]	@ (8006e7c <prvAddNewTaskToReadyList+0x10c>)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8006dbe:	4b31      	ldr	r3, [pc, #196]	@ (8006e84 <prvAddNewTaskToReadyList+0x114>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	4a2f      	ldr	r2, [pc, #188]	@ (8006e84 <prvAddNewTaskToReadyList+0x114>)
 8006dc6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006dc8:	4b2e      	ldr	r3, [pc, #184]	@ (8006e84 <prvAddNewTaskToReadyList+0x114>)
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd4:	4b2c      	ldr	r3, [pc, #176]	@ (8006e88 <prvAddNewTaskToReadyList+0x118>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d903      	bls.n	8006de4 <prvAddNewTaskToReadyList+0x74>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de0:	4a29      	ldr	r2, [pc, #164]	@ (8006e88 <prvAddNewTaskToReadyList+0x118>)
 8006de2:	6013      	str	r3, [r2, #0]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de8:	4928      	ldr	r1, [pc, #160]	@ (8006e8c <prvAddNewTaskToReadyList+0x11c>)
 8006dea:	4613      	mov	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4413      	add	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	440b      	add	r3, r1
 8006df4:	3304      	adds	r3, #4
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	609a      	str	r2, [r3, #8]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	689a      	ldr	r2, [r3, #8]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	60da      	str	r2, [r3, #12]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	3204      	adds	r2, #4
 8006e10:	605a      	str	r2, [r3, #4]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	1d1a      	adds	r2, r3, #4
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	609a      	str	r2, [r3, #8]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e1e:	4613      	mov	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4413      	add	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	4a19      	ldr	r2, [pc, #100]	@ (8006e8c <prvAddNewTaskToReadyList+0x11c>)
 8006e28:	441a      	add	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	615a      	str	r2, [r3, #20]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e32:	4916      	ldr	r1, [pc, #88]	@ (8006e8c <prvAddNewTaskToReadyList+0x11c>)
 8006e34:	4613      	mov	r3, r2
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	4413      	add	r3, r2
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	440b      	add	r3, r1
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	1c59      	adds	r1, r3, #1
 8006e42:	4812      	ldr	r0, [pc, #72]	@ (8006e8c <prvAddNewTaskToReadyList+0x11c>)
 8006e44:	4613      	mov	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	4403      	add	r3, r0
 8006e4e:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8006e50:	f001 faf0 	bl	8008434 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8006e54:	4b0a      	ldr	r3, [pc, #40]	@ (8006e80 <prvAddNewTaskToReadyList+0x110>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d008      	beq.n	8006e6e <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006e5c:	4b07      	ldr	r3, [pc, #28]	@ (8006e7c <prvAddNewTaskToReadyList+0x10c>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d201      	bcs.n	8006e6e <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8006e6a:	f001 fabf 	bl	80083ec <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006e6e:	bf00      	nop
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000b68 	.word	0x20000b68
 8006e7c:	20000694 	.word	0x20000694
 8006e80:	20000b74 	.word	0x20000b74
 8006e84:	20000b84 	.word	0x20000b84
 8006e88:	20000b70 	.word	0x20000b70
 8006e8c:	20000698 	.word	0x20000698

08006e90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d010      	beq.n	8006ec4 <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 8006ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed8 <vTaskDelay+0x48>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d003      	beq.n	8006eb2 <vTaskDelay+0x22>
 8006eaa:	f001 fc7d 	bl	80087a8 <ulSetInterruptMask>
 8006eae:	bf00      	nop
 8006eb0:	e7fd      	b.n	8006eae <vTaskDelay+0x1e>
            vTaskSuspendAll();
 8006eb2:	f000 f86f 	bl	8006f94 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006eb6:	2100      	movs	r1, #0
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 ff43 	bl	8007d44 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8006ebe:	f000 f877 	bl	8006fb0 <xTaskResumeAll>
 8006ec2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d101      	bne.n	8006ece <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8006eca:	f001 fa8f 	bl	80083ec <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006ece:	bf00      	nop
 8006ed0:	3710      	adds	r7, #16
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20000b90 	.word	0x20000b90

08006edc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b088      	sub	sp, #32
 8006ee0:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006eea:	463a      	mov	r2, r7
 8006eec:	1d39      	adds	r1, r7, #4
 8006eee:	f107 0308 	add.w	r3, r7, #8
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7fe fe44 	bl	8005b80 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8006ef8:	6839      	ldr	r1, [r7, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68ba      	ldr	r2, [r7, #8]
 8006efe:	9202      	str	r2, [sp, #8]
 8006f00:	9301      	str	r3, [sp, #4]
 8006f02:	2300      	movs	r3, #0
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	2300      	movs	r3, #0
 8006f08:	460a      	mov	r2, r1
 8006f0a:	491b      	ldr	r1, [pc, #108]	@ (8006f78 <vTaskStartScheduler+0x9c>)
 8006f0c:	481b      	ldr	r0, [pc, #108]	@ (8006f7c <vTaskStartScheduler+0xa0>)
 8006f0e:	f7ff fe15 	bl	8006b3c <xTaskCreateStatic>
 8006f12:	4603      	mov	r3, r0
 8006f14:	4a1a      	ldr	r2, [pc, #104]	@ (8006f80 <vTaskStartScheduler+0xa4>)
 8006f16:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8006f18:	4b19      	ldr	r3, [pc, #100]	@ (8006f80 <vTaskStartScheduler+0xa4>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d002      	beq.n	8006f26 <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8006f20:	2301      	movs	r3, #1
 8006f22:	60fb      	str	r3, [r7, #12]
 8006f24:	e001      	b.n	8006f2a <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 8006f26:	2300      	movs	r3, #0
 8006f28:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d102      	bne.n	8006f36 <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8006f30:	f000 ff76 	bl	8007e20 <xTimerCreateTimerTask>
 8006f34:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d10e      	bne.n	8006f5a <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8006f3c:	f001 fc34 	bl	80087a8 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006f40:	4b10      	ldr	r3, [pc, #64]	@ (8006f84 <vTaskStartScheduler+0xa8>)
 8006f42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f46:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006f48:	4b0f      	ldr	r3, [pc, #60]	@ (8006f88 <vTaskStartScheduler+0xac>)
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f8c <vTaskStartScheduler+0xb0>)
 8006f50:	2200      	movs	r2, #0
 8006f52:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8006f54:	f001 fb44 	bl	80085e0 <xPortStartScheduler>
 8006f58:	e007      	b.n	8006f6a <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f60:	d103      	bne.n	8006f6a <vTaskStartScheduler+0x8e>
 8006f62:	f001 fc21 	bl	80087a8 <ulSetInterruptMask>
 8006f66:	bf00      	nop
 8006f68:	e7fd      	b.n	8006f66 <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006f6a:	4b09      	ldr	r3, [pc, #36]	@ (8006f90 <vTaskStartScheduler+0xb4>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
}
 8006f6e:	bf00      	nop
 8006f70:	3710      	adds	r7, #16
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	bf00      	nop
 8006f78:	08008a00 	.word	0x08008a00
 8006f7c:	080077d5 	.word	0x080077d5
 8006f80:	20000b8c 	.word	0x20000b8c
 8006f84:	20000b88 	.word	0x20000b88
 8006f88:	20000b74 	.word	0x20000b74
 8006f8c:	20000b6c 	.word	0x20000b6c
 8006f90:	08008ac0 	.word	0x08008ac0

08006f94 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f94:	b480      	push	{r7}
 8006f96:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8006f98:	4b04      	ldr	r3, [pc, #16]	@ (8006fac <vTaskSuspendAll+0x18>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	4a03      	ldr	r2, [pc, #12]	@ (8006fac <vTaskSuspendAll+0x18>)
 8006fa0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8006fa2:	bf00      	nop
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	20000b90 	.word	0x20000b90

08006fb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b086      	sub	sp, #24
 8006fb4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 8006fbe:	4b6b      	ldr	r3, [pc, #428]	@ (800716c <xTaskResumeAll+0x1bc>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d103      	bne.n	8006fce <xTaskResumeAll+0x1e>
 8006fc6:	f001 fbef 	bl	80087a8 <ulSetInterruptMask>
 8006fca:	bf00      	nop
 8006fcc:	e7fd      	b.n	8006fca <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8006fce:	f001 fa1f 	bl	8008410 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8006fd2:	4b66      	ldr	r3, [pc, #408]	@ (800716c <xTaskResumeAll+0x1bc>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	4a64      	ldr	r2, [pc, #400]	@ (800716c <xTaskResumeAll+0x1bc>)
 8006fda:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006fdc:	4b63      	ldr	r3, [pc, #396]	@ (800716c <xTaskResumeAll+0x1bc>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f040 80bb 	bne.w	800715c <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006fe6:	4b62      	ldr	r3, [pc, #392]	@ (8007170 <xTaskResumeAll+0x1c0>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	f000 80b6 	beq.w	800715c <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ff0:	e08b      	b.n	800710a <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ff2:	4b60      	ldr	r3, [pc, #384]	@ (8007174 <xTaskResumeAll+0x1c4>)
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffe:	60bb      	str	r3, [r7, #8]
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	6a12      	ldr	r2, [r2, #32]
 8007008:	609a      	str	r2, [r3, #8]
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	69d2      	ldr	r2, [r2, #28]
 8007012:	605a      	str	r2, [r3, #4]
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	685a      	ldr	r2, [r3, #4]
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	3318      	adds	r3, #24
 800701c:	429a      	cmp	r2, r3
 800701e:	d103      	bne.n	8007028 <xTaskResumeAll+0x78>
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	6a1a      	ldr	r2, [r3, #32]
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	605a      	str	r2, [r3, #4]
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	2200      	movs	r2, #0
 800702c:	629a      	str	r2, [r3, #40]	@ 0x28
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	1e5a      	subs	r2, r3, #1
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	607b      	str	r3, [r7, #4]
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	697a      	ldr	r2, [r7, #20]
 8007044:	68d2      	ldr	r2, [r2, #12]
 8007046:	609a      	str	r2, [r3, #8]
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	6892      	ldr	r2, [r2, #8]
 8007050:	605a      	str	r2, [r3, #4]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685a      	ldr	r2, [r3, #4]
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	3304      	adds	r3, #4
 800705a:	429a      	cmp	r2, r3
 800705c:	d103      	bne.n	8007066 <xTaskResumeAll+0xb6>
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	68da      	ldr	r2, [r3, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	605a      	str	r2, [r3, #4]
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2200      	movs	r2, #0
 800706a:	615a      	str	r2, [r3, #20]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	1e5a      	subs	r2, r3, #1
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800707a:	4b3f      	ldr	r3, [pc, #252]	@ (8007178 <xTaskResumeAll+0x1c8>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	429a      	cmp	r2, r3
 8007080:	d903      	bls.n	800708a <xTaskResumeAll+0xda>
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007086:	4a3c      	ldr	r2, [pc, #240]	@ (8007178 <xTaskResumeAll+0x1c8>)
 8007088:	6013      	str	r3, [r2, #0]
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708e:	493b      	ldr	r1, [pc, #236]	@ (800717c <xTaskResumeAll+0x1cc>)
 8007090:	4613      	mov	r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	4413      	add	r3, r2
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	440b      	add	r3, r1
 800709a:	3304      	adds	r3, #4
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	603b      	str	r3, [r7, #0]
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	609a      	str	r2, [r3, #8]
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	689a      	ldr	r2, [r3, #8]
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	60da      	str	r2, [r3, #12]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	3204      	adds	r2, #4
 80070b6:	605a      	str	r2, [r3, #4]
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	1d1a      	adds	r2, r3, #4
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	609a      	str	r2, [r3, #8]
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070c4:	4613      	mov	r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	4413      	add	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4a2b      	ldr	r2, [pc, #172]	@ (800717c <xTaskResumeAll+0x1cc>)
 80070ce:	441a      	add	r2, r3
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	615a      	str	r2, [r3, #20]
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d8:	4928      	ldr	r1, [pc, #160]	@ (800717c <xTaskResumeAll+0x1cc>)
 80070da:	4613      	mov	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	440b      	add	r3, r1
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	1c59      	adds	r1, r3, #1
 80070e8:	4824      	ldr	r0, [pc, #144]	@ (800717c <xTaskResumeAll+0x1cc>)
 80070ea:	4613      	mov	r3, r2
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	4413      	add	r3, r2
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4403      	add	r3, r0
 80070f4:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070fa:	4b21      	ldr	r3, [pc, #132]	@ (8007180 <xTaskResumeAll+0x1d0>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007100:	429a      	cmp	r2, r3
 8007102:	d902      	bls.n	800710a <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 8007104:	4b1f      	ldr	r3, [pc, #124]	@ (8007184 <xTaskResumeAll+0x1d4>)
 8007106:	2201      	movs	r2, #1
 8007108:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800710a:	4b1a      	ldr	r3, [pc, #104]	@ (8007174 <xTaskResumeAll+0x1c4>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	f47f af6f 	bne.w	8006ff2 <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d001      	beq.n	800711e <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800711a:	f000 fc01 	bl	8007920 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800711e:	4b1a      	ldr	r3, [pc, #104]	@ (8007188 <xTaskResumeAll+0x1d8>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d010      	beq.n	800714c <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800712a:	f000 f84b 	bl	80071c4 <xTaskIncrementTick>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d002      	beq.n	800713a <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 8007134:	4b13      	ldr	r3, [pc, #76]	@ (8007184 <xTaskResumeAll+0x1d4>)
 8007136:	2201      	movs	r2, #1
 8007138:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	3b01      	subs	r3, #1
 800713e:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1f1      	bne.n	800712a <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 8007146:	4b10      	ldr	r3, [pc, #64]	@ (8007188 <xTaskResumeAll+0x1d8>)
 8007148:	2200      	movs	r2, #0
 800714a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800714c:	4b0d      	ldr	r3, [pc, #52]	@ (8007184 <xTaskResumeAll+0x1d4>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d003      	beq.n	800715c <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8007154:	2301      	movs	r3, #1
 8007156:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8007158:	f001 f948 	bl	80083ec <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800715c:	f001 f96a 	bl	8008434 <vPortExitCritical>

    return xAlreadyYielded;
 8007160:	693b      	ldr	r3, [r7, #16]
}
 8007162:	4618      	mov	r0, r3
 8007164:	3718      	adds	r7, #24
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	20000b90 	.word	0x20000b90
 8007170:	20000b68 	.word	0x20000b68
 8007174:	20000b28 	.word	0x20000b28
 8007178:	20000b70 	.word	0x20000b70
 800717c:	20000698 	.word	0x20000698
 8007180:	20000694 	.word	0x20000694
 8007184:	20000b7c 	.word	0x20000b7c
 8007188:	20000b78 	.word	0x20000b78

0800718c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8007192:	4b05      	ldr	r3, [pc, #20]	@ (80071a8 <xTaskGetTickCount+0x1c>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8007198:	687b      	ldr	r3, [r7, #4]
}
 800719a:	4618      	mov	r0, r3
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	20000b6c 	.word	0x20000b6c

080071ac <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80071ac:	b480      	push	{r7}
 80071ae:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 80071b0:	4b03      	ldr	r3, [pc, #12]	@ (80071c0 <uxTaskGetNumberOfTasks+0x14>)
 80071b2:	681b      	ldr	r3, [r3, #0]
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	20000b68 	.word	0x20000b68

080071c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b088      	sub	sp, #32
 80071c8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80071ca:	2300      	movs	r3, #0
 80071cc:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80071ce:	4b7a      	ldr	r3, [pc, #488]	@ (80073b8 <xTaskIncrementTick+0x1f4>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f040 80e6 	bne.w	80073a4 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071d8:	4b78      	ldr	r3, [pc, #480]	@ (80073bc <xTaskIncrementTick+0x1f8>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	3301      	adds	r3, #1
 80071de:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80071e0:	4a76      	ldr	r2, [pc, #472]	@ (80073bc <xTaskIncrementTick+0x1f8>)
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d119      	bne.n	8007220 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 80071ec:	4b74      	ldr	r3, [pc, #464]	@ (80073c0 <xTaskIncrementTick+0x1fc>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <xTaskIncrementTick+0x3a>
 80071f6:	f001 fad7 	bl	80087a8 <ulSetInterruptMask>
 80071fa:	bf00      	nop
 80071fc:	e7fd      	b.n	80071fa <xTaskIncrementTick+0x36>
 80071fe:	4b70      	ldr	r3, [pc, #448]	@ (80073c0 <xTaskIncrementTick+0x1fc>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	617b      	str	r3, [r7, #20]
 8007204:	4b6f      	ldr	r3, [pc, #444]	@ (80073c4 <xTaskIncrementTick+0x200>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a6d      	ldr	r2, [pc, #436]	@ (80073c0 <xTaskIncrementTick+0x1fc>)
 800720a:	6013      	str	r3, [r2, #0]
 800720c:	4a6d      	ldr	r2, [pc, #436]	@ (80073c4 <xTaskIncrementTick+0x200>)
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	6013      	str	r3, [r2, #0]
 8007212:	4b6d      	ldr	r3, [pc, #436]	@ (80073c8 <xTaskIncrementTick+0x204>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3301      	adds	r3, #1
 8007218:	4a6b      	ldr	r2, [pc, #428]	@ (80073c8 <xTaskIncrementTick+0x204>)
 800721a:	6013      	str	r3, [r2, #0]
 800721c:	f000 fb80 	bl	8007920 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007220:	4b6a      	ldr	r3, [pc, #424]	@ (80073cc <xTaskIncrementTick+0x208>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	429a      	cmp	r2, r3
 8007228:	f0c0 80a7 	bcc.w	800737a <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800722c:	4b64      	ldr	r3, [pc, #400]	@ (80073c0 <xTaskIncrementTick+0x1fc>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d104      	bne.n	8007240 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007236:	4b65      	ldr	r3, [pc, #404]	@ (80073cc <xTaskIncrementTick+0x208>)
 8007238:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800723c:	601a      	str	r2, [r3, #0]
                    break;
 800723e:	e09c      	b.n	800737a <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007240:	4b5f      	ldr	r3, [pc, #380]	@ (80073c0 <xTaskIncrementTick+0x1fc>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8007250:	69ba      	ldr	r2, [r7, #24]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	429a      	cmp	r2, r3
 8007256:	d203      	bcs.n	8007260 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8007258:	4a5c      	ldr	r2, [pc, #368]	@ (80073cc <xTaskIncrementTick+0x208>)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800725e:	e08c      	b.n	800737a <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	695b      	ldr	r3, [r3, #20]
 8007264:	60bb      	str	r3, [r7, #8]
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	68d2      	ldr	r2, [r2, #12]
 800726e:	609a      	str	r2, [r3, #8]
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	6892      	ldr	r2, [r2, #8]
 8007278:	605a      	str	r2, [r3, #4]
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	3304      	adds	r3, #4
 8007282:	429a      	cmp	r2, r3
 8007284:	d103      	bne.n	800728e <xTaskIncrementTick+0xca>
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	68da      	ldr	r2, [r3, #12]
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	605a      	str	r2, [r3, #4]
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	2200      	movs	r2, #0
 8007292:	615a      	str	r2, [r3, #20]
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	1e5a      	subs	r2, r3, #1
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d01e      	beq.n	80072e4 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072aa:	607b      	str	r3, [r7, #4]
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	69db      	ldr	r3, [r3, #28]
 80072b0:	693a      	ldr	r2, [r7, #16]
 80072b2:	6a12      	ldr	r2, [r2, #32]
 80072b4:	609a      	str	r2, [r3, #8]
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	6a1b      	ldr	r3, [r3, #32]
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	69d2      	ldr	r2, [r2, #28]
 80072be:	605a      	str	r2, [r3, #4]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	685a      	ldr	r2, [r3, #4]
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	3318      	adds	r3, #24
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d103      	bne.n	80072d4 <xTaskIncrementTick+0x110>
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	6a1a      	ldr	r2, [r3, #32]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	605a      	str	r2, [r3, #4]
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	2200      	movs	r2, #0
 80072d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	1e5a      	subs	r2, r3, #1
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072e8:	4b39      	ldr	r3, [pc, #228]	@ (80073d0 <xTaskIncrementTick+0x20c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d903      	bls.n	80072f8 <xTaskIncrementTick+0x134>
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f4:	4a36      	ldr	r2, [pc, #216]	@ (80073d0 <xTaskIncrementTick+0x20c>)
 80072f6:	6013      	str	r3, [r2, #0]
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072fc:	4935      	ldr	r1, [pc, #212]	@ (80073d4 <xTaskIncrementTick+0x210>)
 80072fe:	4613      	mov	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	4413      	add	r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	440b      	add	r3, r1
 8007308:	3304      	adds	r3, #4
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	603b      	str	r3, [r7, #0]
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	609a      	str	r2, [r3, #8]
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	689a      	ldr	r2, [r3, #8]
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	60da      	str	r2, [r3, #12]
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	3204      	adds	r2, #4
 8007324:	605a      	str	r2, [r3, #4]
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	1d1a      	adds	r2, r3, #4
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	609a      	str	r2, [r3, #8]
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007332:	4613      	mov	r3, r2
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	4413      	add	r3, r2
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4a26      	ldr	r2, [pc, #152]	@ (80073d4 <xTaskIncrementTick+0x210>)
 800733c:	441a      	add	r2, r3
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	615a      	str	r2, [r3, #20]
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007346:	4923      	ldr	r1, [pc, #140]	@ (80073d4 <xTaskIncrementTick+0x210>)
 8007348:	4613      	mov	r3, r2
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4413      	add	r3, r2
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	440b      	add	r3, r1
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	1c59      	adds	r1, r3, #1
 8007356:	481f      	ldr	r0, [pc, #124]	@ (80073d4 <xTaskIncrementTick+0x210>)
 8007358:	4613      	mov	r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	4413      	add	r3, r2
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	4403      	add	r3, r0
 8007362:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007368:	4b1b      	ldr	r3, [pc, #108]	@ (80073d8 <xTaskIncrementTick+0x214>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800736e:	429a      	cmp	r2, r3
 8007370:	f67f af5c 	bls.w	800722c <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 8007374:	2301      	movs	r3, #1
 8007376:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007378:	e758      	b.n	800722c <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800737a:	4b17      	ldr	r3, [pc, #92]	@ (80073d8 <xTaskIncrementTick+0x214>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007380:	4914      	ldr	r1, [pc, #80]	@ (80073d4 <xTaskIncrementTick+0x210>)
 8007382:	4613      	mov	r3, r2
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	4413      	add	r3, r2
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	440b      	add	r3, r1
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d901      	bls.n	8007396 <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 8007392:	2301      	movs	r3, #1
 8007394:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8007396:	4b11      	ldr	r3, [pc, #68]	@ (80073dc <xTaskIncrementTick+0x218>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d007      	beq.n	80073ae <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 800739e:	2301      	movs	r3, #1
 80073a0:	61fb      	str	r3, [r7, #28]
 80073a2:	e004      	b.n	80073ae <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80073a4:	4b0e      	ldr	r3, [pc, #56]	@ (80073e0 <xTaskIncrementTick+0x21c>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	3301      	adds	r3, #1
 80073aa:	4a0d      	ldr	r2, [pc, #52]	@ (80073e0 <xTaskIncrementTick+0x21c>)
 80073ac:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80073ae:	69fb      	ldr	r3, [r7, #28]
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3720      	adds	r7, #32
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	20000b90 	.word	0x20000b90
 80073bc:	20000b6c 	.word	0x20000b6c
 80073c0:	20000b20 	.word	0x20000b20
 80073c4:	20000b24 	.word	0x20000b24
 80073c8:	20000b80 	.word	0x20000b80
 80073cc:	20000b88 	.word	0x20000b88
 80073d0:	20000b70 	.word	0x20000b70
 80073d4:	20000698 	.word	0x20000698
 80073d8:	20000694 	.word	0x20000694
 80073dc:	20000b7c 	.word	0x20000b7c
 80073e0:	20000b78 	.word	0x20000b78

080073e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b082      	sub	sp, #8
 80073e8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80073ea:	4b23      	ldr	r3, [pc, #140]	@ (8007478 <vTaskSwitchContext+0x94>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d003      	beq.n	80073fa <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80073f2:	4b22      	ldr	r3, [pc, #136]	@ (800747c <vTaskSwitchContext+0x98>)
 80073f4:	2201      	movs	r2, #1
 80073f6:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80073f8:	e039      	b.n	800746e <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 80073fa:	4b20      	ldr	r3, [pc, #128]	@ (800747c <vTaskSwitchContext+0x98>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007400:	4b1f      	ldr	r3, [pc, #124]	@ (8007480 <vTaskSwitchContext+0x9c>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	607b      	str	r3, [r7, #4]
 8007406:	e009      	b.n	800741c <vTaskSwitchContext+0x38>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d103      	bne.n	8007416 <vTaskSwitchContext+0x32>
 800740e:	f001 f9cb 	bl	80087a8 <ulSetInterruptMask>
 8007412:	bf00      	nop
 8007414:	e7fd      	b.n	8007412 <vTaskSwitchContext+0x2e>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	3b01      	subs	r3, #1
 800741a:	607b      	str	r3, [r7, #4]
 800741c:	4919      	ldr	r1, [pc, #100]	@ (8007484 <vTaskSwitchContext+0xa0>)
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	4613      	mov	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	440b      	add	r3, r1
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d0eb      	beq.n	8007408 <vTaskSwitchContext+0x24>
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	4613      	mov	r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	4a12      	ldr	r2, [pc, #72]	@ (8007484 <vTaskSwitchContext+0xa0>)
 800743c:	4413      	add	r3, r2
 800743e:	603b      	str	r3, [r7, #0]
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	685a      	ldr	r2, [r3, #4]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	605a      	str	r2, [r3, #4]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	3308      	adds	r3, #8
 8007452:	429a      	cmp	r2, r3
 8007454:	d103      	bne.n	800745e <vTaskSwitchContext+0x7a>
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	68da      	ldr	r2, [r3, #12]
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	605a      	str	r2, [r3, #4]
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	4a08      	ldr	r2, [pc, #32]	@ (8007488 <vTaskSwitchContext+0xa4>)
 8007466:	6013      	str	r3, [r2, #0]
 8007468:	4a05      	ldr	r2, [pc, #20]	@ (8007480 <vTaskSwitchContext+0x9c>)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6013      	str	r3, [r2, #0]
}
 800746e:	bf00      	nop
 8007470:	3708      	adds	r7, #8
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000b90 	.word	0x20000b90
 800747c:	20000b7c 	.word	0x20000b7c
 8007480:	20000b70 	.word	0x20000b70
 8007484:	20000698 	.word	0x20000698
 8007488:	20000694 	.word	0x20000694

0800748c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d103      	bne.n	80074a4 <vTaskPlaceOnEventList+0x18>
 800749c:	f001 f984 	bl	80087a8 <ulSetInterruptMask>
 80074a0:	bf00      	nop
 80074a2:	e7fd      	b.n	80074a0 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80074a4:	4b07      	ldr	r3, [pc, #28]	@ (80074c4 <vTaskPlaceOnEventList+0x38>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	3318      	adds	r3, #24
 80074aa:	4619      	mov	r1, r3
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f7fe fc0b 	bl	8005cc8 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80074b2:	2101      	movs	r1, #1
 80074b4:	6838      	ldr	r0, [r7, #0]
 80074b6:	f000 fc45 	bl	8007d44 <prvAddCurrentTaskToDelayedList>
}
 80074ba:	bf00      	nop
 80074bc:	3708      	adds	r7, #8
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	20000694 	.word	0x20000694

080074c8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d103      	bne.n	80074e2 <vTaskPlaceOnEventListRestricted+0x1a>
 80074da:	f001 f965 	bl	80087a8 <ulSetInterruptMask>
 80074de:	bf00      	nop
 80074e0:	e7fd      	b.n	80074de <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	617b      	str	r3, [r7, #20]
 80074e8:	4b15      	ldr	r3, [pc, #84]	@ (8007540 <vTaskPlaceOnEventListRestricted+0x78>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	697a      	ldr	r2, [r7, #20]
 80074ee:	61da      	str	r2, [r3, #28]
 80074f0:	4b13      	ldr	r3, [pc, #76]	@ (8007540 <vTaskPlaceOnEventListRestricted+0x78>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	697a      	ldr	r2, [r7, #20]
 80074f6:	6892      	ldr	r2, [r2, #8]
 80074f8:	621a      	str	r2, [r3, #32]
 80074fa:	4b11      	ldr	r3, [pc, #68]	@ (8007540 <vTaskPlaceOnEventListRestricted+0x78>)
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	3218      	adds	r2, #24
 8007504:	605a      	str	r2, [r3, #4]
 8007506:	4b0e      	ldr	r3, [pc, #56]	@ (8007540 <vTaskPlaceOnEventListRestricted+0x78>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f103 0218 	add.w	r2, r3, #24
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	609a      	str	r2, [r3, #8]
 8007512:	4b0b      	ldr	r3, [pc, #44]	@ (8007540 <vTaskPlaceOnEventListRestricted+0x78>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68fa      	ldr	r2, [r7, #12]
 8007518:	629a      	str	r2, [r3, #40]	@ 0x28
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 800752a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800752e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007530:	6879      	ldr	r1, [r7, #4]
 8007532:	68b8      	ldr	r0, [r7, #8]
 8007534:	f000 fc06 	bl	8007d44 <prvAddCurrentTaskToDelayedList>
    }
 8007538:	bf00      	nop
 800753a:	3718      	adds	r7, #24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	20000694 	.word	0x20000694

08007544 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b088      	sub	sp, #32
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d103      	bne.n	8007562 <xTaskRemoveFromEventList+0x1e>
 800755a:	f001 f925 	bl	80087a8 <ulSetInterruptMask>
 800755e:	bf00      	nop
 8007560:	e7fd      	b.n	800755e <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007566:	617b      	str	r3, [r7, #20]
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	69db      	ldr	r3, [r3, #28]
 800756c:	69ba      	ldr	r2, [r7, #24]
 800756e:	6a12      	ldr	r2, [r2, #32]
 8007570:	609a      	str	r2, [r3, #8]
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	69ba      	ldr	r2, [r7, #24]
 8007578:	69d2      	ldr	r2, [r2, #28]
 800757a:	605a      	str	r2, [r3, #4]
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	685a      	ldr	r2, [r3, #4]
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	3318      	adds	r3, #24
 8007584:	429a      	cmp	r2, r3
 8007586:	d103      	bne.n	8007590 <xTaskRemoveFromEventList+0x4c>
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	6a1a      	ldr	r2, [r3, #32]
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	605a      	str	r2, [r3, #4]
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	2200      	movs	r2, #0
 8007594:	629a      	str	r2, [r3, #40]	@ 0x28
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	1e5a      	subs	r2, r3, #1
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80075a0:	4b49      	ldr	r3, [pc, #292]	@ (80076c8 <xTaskRemoveFromEventList+0x184>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d15f      	bne.n	8007668 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	695b      	ldr	r3, [r3, #20]
 80075ac:	60fb      	str	r3, [r7, #12]
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	69ba      	ldr	r2, [r7, #24]
 80075b4:	68d2      	ldr	r2, [r2, #12]
 80075b6:	609a      	str	r2, [r3, #8]
 80075b8:	69bb      	ldr	r3, [r7, #24]
 80075ba:	68db      	ldr	r3, [r3, #12]
 80075bc:	69ba      	ldr	r2, [r7, #24]
 80075be:	6892      	ldr	r2, [r2, #8]
 80075c0:	605a      	str	r2, [r3, #4]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	685a      	ldr	r2, [r3, #4]
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	3304      	adds	r3, #4
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d103      	bne.n	80075d6 <xTaskRemoveFromEventList+0x92>
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	68da      	ldr	r2, [r3, #12]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	605a      	str	r2, [r3, #4]
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	2200      	movs	r2, #0
 80075da:	615a      	str	r2, [r3, #20]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	1e5a      	subs	r2, r3, #1
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ea:	4b38      	ldr	r3, [pc, #224]	@ (80076cc <xTaskRemoveFromEventList+0x188>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d903      	bls.n	80075fa <xTaskRemoveFromEventList+0xb6>
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f6:	4a35      	ldr	r2, [pc, #212]	@ (80076cc <xTaskRemoveFromEventList+0x188>)
 80075f8:	6013      	str	r3, [r2, #0]
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075fe:	4934      	ldr	r1, [pc, #208]	@ (80076d0 <xTaskRemoveFromEventList+0x18c>)
 8007600:	4613      	mov	r3, r2
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	4413      	add	r3, r2
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	440b      	add	r3, r1
 800760a:	3304      	adds	r3, #4
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	60bb      	str	r3, [r7, #8]
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	68ba      	ldr	r2, [r7, #8]
 8007614:	609a      	str	r2, [r3, #8]
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	689a      	ldr	r2, [r3, #8]
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	60da      	str	r2, [r3, #12]
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	69ba      	ldr	r2, [r7, #24]
 8007624:	3204      	adds	r2, #4
 8007626:	605a      	str	r2, [r3, #4]
 8007628:	69bb      	ldr	r3, [r7, #24]
 800762a:	1d1a      	adds	r2, r3, #4
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	609a      	str	r2, [r3, #8]
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007634:	4613      	mov	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	4413      	add	r3, r2
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	4a24      	ldr	r2, [pc, #144]	@ (80076d0 <xTaskRemoveFromEventList+0x18c>)
 800763e:	441a      	add	r2, r3
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	615a      	str	r2, [r3, #20]
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007648:	4921      	ldr	r1, [pc, #132]	@ (80076d0 <xTaskRemoveFromEventList+0x18c>)
 800764a:	4613      	mov	r3, r2
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	4413      	add	r3, r2
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	440b      	add	r3, r1
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	1c59      	adds	r1, r3, #1
 8007658:	481d      	ldr	r0, [pc, #116]	@ (80076d0 <xTaskRemoveFromEventList+0x18c>)
 800765a:	4613      	mov	r3, r2
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	4413      	add	r3, r2
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	4403      	add	r3, r0
 8007664:	6019      	str	r1, [r3, #0]
 8007666:	e01b      	b.n	80076a0 <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007668:	4b1a      	ldr	r3, [pc, #104]	@ (80076d4 <xTaskRemoveFromEventList+0x190>)
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	613b      	str	r3, [r7, #16]
 800766e:	69bb      	ldr	r3, [r7, #24]
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	61da      	str	r2, [r3, #28]
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	621a      	str	r2, [r3, #32]
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	69ba      	ldr	r2, [r7, #24]
 8007682:	3218      	adds	r2, #24
 8007684:	605a      	str	r2, [r3, #4]
 8007686:	69bb      	ldr	r3, [r7, #24]
 8007688:	f103 0218 	add.w	r2, r3, #24
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	609a      	str	r2, [r3, #8]
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	4a10      	ldr	r2, [pc, #64]	@ (80076d4 <xTaskRemoveFromEventList+0x190>)
 8007694:	629a      	str	r2, [r3, #40]	@ 0x28
 8007696:	4b0f      	ldr	r3, [pc, #60]	@ (80076d4 <xTaskRemoveFromEventList+0x190>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3301      	adds	r3, #1
 800769c:	4a0d      	ldr	r2, [pc, #52]	@ (80076d4 <xTaskRemoveFromEventList+0x190>)
 800769e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076a4:	4b0c      	ldr	r3, [pc, #48]	@ (80076d8 <xTaskRemoveFromEventList+0x194>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d905      	bls.n	80076ba <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80076ae:	2301      	movs	r3, #1
 80076b0:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80076b2:	4b0a      	ldr	r3, [pc, #40]	@ (80076dc <xTaskRemoveFromEventList+0x198>)
 80076b4:	2201      	movs	r2, #1
 80076b6:	601a      	str	r2, [r3, #0]
 80076b8:	e001      	b.n	80076be <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 80076be:	69fb      	ldr	r3, [r7, #28]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3720      	adds	r7, #32
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	20000b90 	.word	0x20000b90
 80076cc:	20000b70 	.word	0x20000b70
 80076d0:	20000698 	.word	0x20000698
 80076d4:	20000b28 	.word	0x20000b28
 80076d8:	20000694 	.word	0x20000694
 80076dc:	20000b7c 	.word	0x20000b7c

080076e0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80076e0:	b480      	push	{r7}
 80076e2:	b083      	sub	sp, #12
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80076e8:	4b06      	ldr	r3, [pc, #24]	@ (8007704 <vTaskInternalSetTimeOutState+0x24>)
 80076ea:	681a      	ldr	r2, [r3, #0]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80076f0:	4b05      	ldr	r3, [pc, #20]	@ (8007708 <vTaskInternalSetTimeOutState+0x28>)
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	605a      	str	r2, [r3, #4]
}
 80076f8:	bf00      	nop
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr
 8007704:	20000b80 	.word	0x20000b80
 8007708:	20000b6c 	.word	0x20000b6c

0800770c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b086      	sub	sp, #24
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d103      	bne.n	8007724 <xTaskCheckForTimeOut+0x18>
 800771c:	f001 f844 	bl	80087a8 <ulSetInterruptMask>
 8007720:	bf00      	nop
 8007722:	e7fd      	b.n	8007720 <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d103      	bne.n	8007732 <xTaskCheckForTimeOut+0x26>
 800772a:	f001 f83d 	bl	80087a8 <ulSetInterruptMask>
 800772e:	bf00      	nop
 8007730:	e7fd      	b.n	800772e <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 8007732:	f000 fe6d 	bl	8008410 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8007736:	4b1f      	ldr	r3, [pc, #124]	@ (80077b4 <xTaskCheckForTimeOut+0xa8>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	693a      	ldr	r2, [r7, #16]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800774e:	d102      	bne.n	8007756 <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8007750:	2300      	movs	r3, #0
 8007752:	617b      	str	r3, [r7, #20]
 8007754:	e026      	b.n	80077a4 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	4b17      	ldr	r3, [pc, #92]	@ (80077b8 <xTaskCheckForTimeOut+0xac>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	429a      	cmp	r2, r3
 8007760:	d00a      	beq.n	8007778 <xTaskCheckForTimeOut+0x6c>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	693a      	ldr	r2, [r7, #16]
 8007768:	429a      	cmp	r2, r3
 800776a:	d305      	bcc.n	8007778 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800776c:	2301      	movs	r3, #1
 800776e:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	2200      	movs	r2, #0
 8007774:	601a      	str	r2, [r3, #0]
 8007776:	e015      	b.n	80077a4 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	429a      	cmp	r2, r3
 8007780:	d20b      	bcs.n	800779a <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	1ad2      	subs	r2, r2, r3
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff ffa6 	bl	80076e0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007794:	2300      	movs	r3, #0
 8007796:	617b      	str	r3, [r7, #20]
 8007798:	e004      	b.n	80077a4 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	2200      	movs	r2, #0
 800779e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80077a0:	2301      	movs	r3, #1
 80077a2:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 80077a4:	f000 fe46 	bl	8008434 <vPortExitCritical>

    return xReturn;
 80077a8:	697b      	ldr	r3, [r7, #20]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	20000b6c 	.word	0x20000b6c
 80077b8:	20000b80 	.word	0x20000b80

080077bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80077bc:	b480      	push	{r7}
 80077be:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80077c0:	4b03      	ldr	r3, [pc, #12]	@ (80077d0 <vTaskMissedYield+0x14>)
 80077c2:	2201      	movs	r2, #1
 80077c4:	601a      	str	r2, [r3, #0]
}
 80077c6:	bf00      	nop
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr
 80077d0:	20000b7c 	.word	0x20000b7c

080077d4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80077dc:	f000 f84a 	bl	8007874 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80077e0:	4b03      	ldr	r3, [pc, #12]	@ (80077f0 <prvIdleTask+0x1c>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d9f9      	bls.n	80077dc <prvIdleTask+0x8>
            {
                taskYIELD();
 80077e8:	f000 fe00 	bl	80083ec <vPortYield>
        prvCheckTasksWaitingTermination();
 80077ec:	e7f6      	b.n	80077dc <prvIdleTask+0x8>
 80077ee:	bf00      	nop
 80077f0:	20000698 	.word	0x20000698

080077f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b082      	sub	sp, #8
 80077f8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077fa:	2300      	movs	r3, #0
 80077fc:	607b      	str	r3, [r7, #4]
 80077fe:	e00c      	b.n	800781a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	4613      	mov	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	4413      	add	r3, r2
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	4a12      	ldr	r2, [pc, #72]	@ (8007854 <prvInitialiseTaskLists+0x60>)
 800780c:	4413      	add	r3, r2
 800780e:	4618      	mov	r0, r3
 8007810:	f7fe fa2d 	bl	8005c6e <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	3301      	adds	r3, #1
 8007818:	607b      	str	r3, [r7, #4]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2b37      	cmp	r3, #55	@ 0x37
 800781e:	d9ef      	bls.n	8007800 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007820:	480d      	ldr	r0, [pc, #52]	@ (8007858 <prvInitialiseTaskLists+0x64>)
 8007822:	f7fe fa24 	bl	8005c6e <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007826:	480d      	ldr	r0, [pc, #52]	@ (800785c <prvInitialiseTaskLists+0x68>)
 8007828:	f7fe fa21 	bl	8005c6e <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800782c:	480c      	ldr	r0, [pc, #48]	@ (8007860 <prvInitialiseTaskLists+0x6c>)
 800782e:	f7fe fa1e 	bl	8005c6e <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007832:	480c      	ldr	r0, [pc, #48]	@ (8007864 <prvInitialiseTaskLists+0x70>)
 8007834:	f7fe fa1b 	bl	8005c6e <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8007838:	480b      	ldr	r0, [pc, #44]	@ (8007868 <prvInitialiseTaskLists+0x74>)
 800783a:	f7fe fa18 	bl	8005c6e <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800783e:	4b0b      	ldr	r3, [pc, #44]	@ (800786c <prvInitialiseTaskLists+0x78>)
 8007840:	4a05      	ldr	r2, [pc, #20]	@ (8007858 <prvInitialiseTaskLists+0x64>)
 8007842:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007844:	4b0a      	ldr	r3, [pc, #40]	@ (8007870 <prvInitialiseTaskLists+0x7c>)
 8007846:	4a05      	ldr	r2, [pc, #20]	@ (800785c <prvInitialiseTaskLists+0x68>)
 8007848:	601a      	str	r2, [r3, #0]
}
 800784a:	bf00      	nop
 800784c:	3708      	adds	r7, #8
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	20000698 	.word	0x20000698
 8007858:	20000af8 	.word	0x20000af8
 800785c:	20000b0c 	.word	0x20000b0c
 8007860:	20000b28 	.word	0x20000b28
 8007864:	20000b3c 	.word	0x20000b3c
 8007868:	20000b54 	.word	0x20000b54
 800786c:	20000b20 	.word	0x20000b20
 8007870:	20000b24 	.word	0x20000b24

08007874 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800787a:	e019      	b.n	80078b0 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800787c:	f000 fdc8 	bl	8008410 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007880:	4b10      	ldr	r3, [pc, #64]	@ (80078c4 <prvCheckTasksWaitingTermination+0x50>)
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	3304      	adds	r3, #4
 800788c:	4618      	mov	r0, r3
 800788e:	f7fe fa54 	bl	8005d3a <uxListRemove>
                --uxCurrentNumberOfTasks;
 8007892:	4b0d      	ldr	r3, [pc, #52]	@ (80078c8 <prvCheckTasksWaitingTermination+0x54>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	3b01      	subs	r3, #1
 8007898:	4a0b      	ldr	r2, [pc, #44]	@ (80078c8 <prvCheckTasksWaitingTermination+0x54>)
 800789a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800789c:	4b0b      	ldr	r3, [pc, #44]	@ (80078cc <prvCheckTasksWaitingTermination+0x58>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	3b01      	subs	r3, #1
 80078a2:	4a0a      	ldr	r2, [pc, #40]	@ (80078cc <prvCheckTasksWaitingTermination+0x58>)
 80078a4:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 80078a6:	f000 fdc5 	bl	8008434 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 f810 	bl	80078d0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80078b0:	4b06      	ldr	r3, [pc, #24]	@ (80078cc <prvCheckTasksWaitingTermination+0x58>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1e1      	bne.n	800787c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80078b8:	bf00      	nop
 80078ba:	bf00      	nop
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	20000b3c 	.word	0x20000b3c
 80078c8:	20000b68 	.word	0x20000b68
 80078cc:	20000b50 	.word	0x20000b50

080078d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d108      	bne.n	80078f4 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e6:	4618      	mov	r0, r3
 80078e8:	f001 f810 	bl	800890c <vPortFree>
                vPortFree( pxTCB );
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f001 f80d 	bl	800890c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80078f2:	e011      	b.n	8007918 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d103      	bne.n	8007906 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f001 f804 	bl	800890c <vPortFree>
    }
 8007904:	e008      	b.n	8007918 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800790c:	2b02      	cmp	r3, #2
 800790e:	d003      	beq.n	8007918 <prvDeleteTCB+0x48>
 8007910:	f000 ff4a 	bl	80087a8 <ulSetInterruptMask>
 8007914:	bf00      	nop
 8007916:	e7fd      	b.n	8007914 <prvDeleteTCB+0x44>
    }
 8007918:	bf00      	nop
 800791a:	3708      	adds	r7, #8
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007920:	b480      	push	{r7}
 8007922:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007924:	4b0a      	ldr	r3, [pc, #40]	@ (8007950 <prvResetNextTaskUnblockTime+0x30>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d104      	bne.n	8007938 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800792e:	4b09      	ldr	r3, [pc, #36]	@ (8007954 <prvResetNextTaskUnblockTime+0x34>)
 8007930:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007934:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007936:	e005      	b.n	8007944 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007938:	4b05      	ldr	r3, [pc, #20]	@ (8007950 <prvResetNextTaskUnblockTime+0x30>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a04      	ldr	r2, [pc, #16]	@ (8007954 <prvResetNextTaskUnblockTime+0x34>)
 8007942:	6013      	str	r3, [r2, #0]
}
 8007944:	bf00      	nop
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	20000b20 	.word	0x20000b20
 8007954:	20000b88 	.word	0x20000b88

08007958 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

    TaskHandle_t xTaskGetCurrentTaskHandle( void )
    {
 8007958:	b480      	push	{r7}
 800795a:	b083      	sub	sp, #12
 800795c:	af00      	add	r7, sp, #0
        TaskHandle_t xReturn;

        /* A critical section is not required as this is not called from
         * an interrupt and the current TCB will always be the same for any
         * individual execution thread. */
        xReturn = pxCurrentTCB;
 800795e:	4b05      	ldr	r3, [pc, #20]	@ (8007974 <xTaskGetCurrentTaskHandle+0x1c>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	607b      	str	r3, [r7, #4]

        return xReturn;
 8007964:	687b      	ldr	r3, [r7, #4]
    }
 8007966:	4618      	mov	r0, r3
 8007968:	370c      	adds	r7, #12
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	20000694 	.word	0x20000694

08007978 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800797e:	4b0b      	ldr	r3, [pc, #44]	@ (80079ac <xTaskGetSchedulerState+0x34>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d102      	bne.n	800798c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007986:	2301      	movs	r3, #1
 8007988:	607b      	str	r3, [r7, #4]
 800798a:	e008      	b.n	800799e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800798c:	4b08      	ldr	r3, [pc, #32]	@ (80079b0 <xTaskGetSchedulerState+0x38>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d102      	bne.n	800799a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007994:	2302      	movs	r3, #2
 8007996:	607b      	str	r3, [r7, #4]
 8007998:	e001      	b.n	800799e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800799a:	2300      	movs	r3, #0
 800799c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800799e:	687b      	ldr	r3, [r7, #4]
    }
 80079a0:	4618      	mov	r0, r3
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr
 80079ac:	20000b74 	.word	0x20000b74
 80079b0:	20000b90 	.word	0x20000b90

080079b4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b086      	sub	sp, #24
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80079c0:	2300      	movs	r3, #0
 80079c2:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d079      	beq.n	8007abe <xTaskPriorityInherit+0x10a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ce:	4b3e      	ldr	r3, [pc, #248]	@ (8007ac8 <xTaskPriorityInherit+0x114>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d269      	bcs.n	8007aac <xTaskPriorityInherit+0xf8>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	699b      	ldr	r3, [r3, #24]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	db06      	blt.n	80079ee <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079e0:	4b39      	ldr	r3, [pc, #228]	@ (8007ac8 <xTaskPriorityInherit+0x114>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	6959      	ldr	r1, [r3, #20]
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079f6:	4613      	mov	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	4a33      	ldr	r2, [pc, #204]	@ (8007acc <xTaskPriorityInherit+0x118>)
 8007a00:	4413      	add	r3, r2
 8007a02:	4299      	cmp	r1, r3
 8007a04:	d14a      	bne.n	8007a9c <xTaskPriorityInherit+0xe8>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	3304      	adds	r3, #4
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7fe f995 	bl	8005d3a <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a10:	4b2d      	ldr	r3, [pc, #180]	@ (8007ac8 <xTaskPriorityInherit+0x114>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8007ad0 <xTaskPriorityInherit+0x11c>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d903      	bls.n	8007a2e <xTaskPriorityInherit+0x7a>
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a2a:	4a29      	ldr	r2, [pc, #164]	@ (8007ad0 <xTaskPriorityInherit+0x11c>)
 8007a2c:	6013      	str	r3, [r2, #0]
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a32:	4926      	ldr	r1, [pc, #152]	@ (8007acc <xTaskPriorityInherit+0x118>)
 8007a34:	4613      	mov	r3, r2
 8007a36:	009b      	lsls	r3, r3, #2
 8007a38:	4413      	add	r3, r2
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	440b      	add	r3, r1
 8007a3e:	3304      	adds	r3, #4
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	60fb      	str	r3, [r7, #12]
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	609a      	str	r2, [r3, #8]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	689a      	ldr	r2, [r3, #8]
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	60da      	str	r2, [r3, #12]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	693a      	ldr	r2, [r7, #16]
 8007a58:	3204      	adds	r2, #4
 8007a5a:	605a      	str	r2, [r3, #4]
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	1d1a      	adds	r2, r3, #4
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	609a      	str	r2, [r3, #8]
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a68:	4613      	mov	r3, r2
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	4413      	add	r3, r2
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	4a16      	ldr	r2, [pc, #88]	@ (8007acc <xTaskPriorityInherit+0x118>)
 8007a72:	441a      	add	r2, r3
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	615a      	str	r2, [r3, #20]
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a7c:	4913      	ldr	r1, [pc, #76]	@ (8007acc <xTaskPriorityInherit+0x118>)
 8007a7e:	4613      	mov	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	440b      	add	r3, r1
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	1c59      	adds	r1, r3, #1
 8007a8c:	480f      	ldr	r0, [pc, #60]	@ (8007acc <xTaskPriorityInherit+0x118>)
 8007a8e:	4613      	mov	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4413      	add	r3, r2
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	4403      	add	r3, r0
 8007a98:	6019      	str	r1, [r3, #0]
 8007a9a:	e004      	b.n	8007aa6 <xTaskPriorityInherit+0xf2>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac8 <xTaskPriorityInherit+0x114>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	617b      	str	r3, [r7, #20]
 8007aaa:	e008      	b.n	8007abe <xTaskPriorityInherit+0x10a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ab0:	4b05      	ldr	r3, [pc, #20]	@ (8007ac8 <xTaskPriorityInherit+0x114>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d201      	bcs.n	8007abe <xTaskPriorityInherit+0x10a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8007aba:	2301      	movs	r3, #1
 8007abc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8007abe:	697b      	ldr	r3, [r7, #20]
    }
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3718      	adds	r7, #24
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	20000694 	.word	0x20000694
 8007acc:	20000698 	.word	0x20000698
 8007ad0:	20000b70 	.word	0x20000b70

08007ad4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b086      	sub	sp, #24
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d070      	beq.n	8007bcc <xTaskPriorityDisinherit+0xf8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8007aea:	4b3b      	ldr	r3, [pc, #236]	@ (8007bd8 <xTaskPriorityDisinherit+0x104>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	693a      	ldr	r2, [r7, #16]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d003      	beq.n	8007afc <xTaskPriorityDisinherit+0x28>
 8007af4:	f000 fe58 	bl	80087a8 <ulSetInterruptMask>
 8007af8:	bf00      	nop
 8007afa:	e7fd      	b.n	8007af8 <xTaskPriorityDisinherit+0x24>
            configASSERT( pxTCB->uxMutexesHeld );
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d103      	bne.n	8007b0c <xTaskPriorityDisinherit+0x38>
 8007b04:	f000 fe50 	bl	80087a8 <ulSetInterruptMask>
 8007b08:	bf00      	nop
 8007b0a:	e7fd      	b.n	8007b08 <xTaskPriorityDisinherit+0x34>
            ( pxTCB->uxMutexesHeld )--;
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b10:	1e5a      	subs	r2, r3, #1
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d054      	beq.n	8007bcc <xTaskPriorityDisinherit+0xf8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d150      	bne.n	8007bcc <xTaskPriorityDisinherit+0xf8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7fe f903 	bl	8005d3a <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b40:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b4c:	4b23      	ldr	r3, [pc, #140]	@ (8007bdc <xTaskPriorityDisinherit+0x108>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d903      	bls.n	8007b5c <xTaskPriorityDisinherit+0x88>
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b58:	4a20      	ldr	r2, [pc, #128]	@ (8007bdc <xTaskPriorityDisinherit+0x108>)
 8007b5a:	6013      	str	r3, [r2, #0]
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b60:	491f      	ldr	r1, [pc, #124]	@ (8007be0 <xTaskPriorityDisinherit+0x10c>)
 8007b62:	4613      	mov	r3, r2
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4413      	add	r3, r2
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	440b      	add	r3, r1
 8007b6c:	3304      	adds	r3, #4
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	60fb      	str	r3, [r7, #12]
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	609a      	str	r2, [r3, #8]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	689a      	ldr	r2, [r3, #8]
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	60da      	str	r2, [r3, #12]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	3204      	adds	r2, #4
 8007b88:	605a      	str	r2, [r3, #4]
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	1d1a      	adds	r2, r3, #4
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	609a      	str	r2, [r3, #8]
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b96:	4613      	mov	r3, r2
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	4413      	add	r3, r2
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4a10      	ldr	r2, [pc, #64]	@ (8007be0 <xTaskPriorityDisinherit+0x10c>)
 8007ba0:	441a      	add	r2, r3
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	615a      	str	r2, [r3, #20]
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007baa:	490d      	ldr	r1, [pc, #52]	@ (8007be0 <xTaskPriorityDisinherit+0x10c>)
 8007bac:	4613      	mov	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	4413      	add	r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	440b      	add	r3, r1
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	1c59      	adds	r1, r3, #1
 8007bba:	4809      	ldr	r0, [pc, #36]	@ (8007be0 <xTaskPriorityDisinherit+0x10c>)
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	4413      	add	r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4403      	add	r3, r0
 8007bc6:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8007bcc:	697b      	ldr	r3, [r7, #20]
    }
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3718      	adds	r7, #24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20000694 	.word	0x20000694
 8007bdc:	20000b70 	.word	0x20000b70
 8007be0:	20000698 	.word	0x20000698

08007be4 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b088      	sub	sp, #32
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 8085 	beq.w	8007d08 <vTaskPriorityDisinheritAfterTimeout+0x124>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d103      	bne.n	8007c0e <vTaskPriorityDisinheritAfterTimeout+0x2a>
 8007c06:	f000 fdcf 	bl	80087a8 <ulSetInterruptMask>
 8007c0a:	bf00      	nop
 8007c0c:	e7fd      	b.n	8007c0a <vTaskPriorityDisinheritAfterTimeout+0x26>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d902      	bls.n	8007c1e <vTaskPriorityDisinheritAfterTimeout+0x3a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	61fb      	str	r3, [r7, #28]
 8007c1c:	e002      	b.n	8007c24 <vTaskPriorityDisinheritAfterTimeout+0x40>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c22:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c28:	69fa      	ldr	r2, [r7, #28]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d06c      	beq.n	8007d08 <vTaskPriorityDisinheritAfterTimeout+0x124>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007c2e:	69bb      	ldr	r3, [r7, #24]
 8007c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d167      	bne.n	8007d08 <vTaskPriorityDisinheritAfterTimeout+0x124>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8007c38:	4b35      	ldr	r3, [pc, #212]	@ (8007d10 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	69ba      	ldr	r2, [r7, #24]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d103      	bne.n	8007c4a <vTaskPriorityDisinheritAfterTimeout+0x66>
 8007c42:	f000 fdb1 	bl	80087a8 <ulSetInterruptMask>
 8007c46:	bf00      	nop
 8007c48:	e7fd      	b.n	8007c46 <vTaskPriorityDisinheritAfterTimeout+0x62>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4e:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	69fa      	ldr	r2, [r7, #28]
 8007c54:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	699b      	ldr	r3, [r3, #24]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	db04      	blt.n	8007c68 <vTaskPriorityDisinheritAfterTimeout+0x84>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c5e:	69fb      	ldr	r3, [r7, #28]
 8007c60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	6959      	ldr	r1, [r3, #20]
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	4413      	add	r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	4a27      	ldr	r2, [pc, #156]	@ (8007d14 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8007c78:	4413      	add	r3, r2
 8007c7a:	4299      	cmp	r1, r3
 8007c7c:	d144      	bne.n	8007d08 <vTaskPriorityDisinheritAfterTimeout+0x124>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	3304      	adds	r3, #4
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7fe f859 	bl	8005d3a <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c8c:	4b22      	ldr	r3, [pc, #136]	@ (8007d18 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d903      	bls.n	8007c9c <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c98:	4a1f      	ldr	r2, [pc, #124]	@ (8007d18 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8007c9a:	6013      	str	r3, [r2, #0]
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca0:	491c      	ldr	r1, [pc, #112]	@ (8007d14 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4413      	add	r3, r2
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	440b      	add	r3, r1
 8007cac:	3304      	adds	r3, #4
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	60fb      	str	r3, [r7, #12]
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	609a      	str	r2, [r3, #8]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	689a      	ldr	r2, [r3, #8]
 8007cbc:	69bb      	ldr	r3, [r7, #24]
 8007cbe:	60da      	str	r2, [r3, #12]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	69ba      	ldr	r2, [r7, #24]
 8007cc6:	3204      	adds	r2, #4
 8007cc8:	605a      	str	r2, [r3, #4]
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	1d1a      	adds	r2, r3, #4
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	609a      	str	r2, [r3, #8]
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cd6:	4613      	mov	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	4413      	add	r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	4a0d      	ldr	r2, [pc, #52]	@ (8007d14 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8007ce0:	441a      	add	r2, r3
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	615a      	str	r2, [r3, #20]
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cea:	490a      	ldr	r1, [pc, #40]	@ (8007d14 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8007cec:	4613      	mov	r3, r2
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	440b      	add	r3, r1
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	1c59      	adds	r1, r3, #1
 8007cfa:	4806      	ldr	r0, [pc, #24]	@ (8007d14 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	4403      	add	r3, r0
 8007d06:	6019      	str	r1, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8007d08:	bf00      	nop
 8007d0a:	3720      	adds	r7, #32
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	20000694 	.word	0x20000694
 8007d14:	20000698 	.word	0x20000698
 8007d18:	20000b70 	.word	0x20000b70

08007d1c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8007d1c:	b480      	push	{r7}
 8007d1e:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8007d20:	4b07      	ldr	r3, [pc, #28]	@ (8007d40 <pvTaskIncrementMutexHeldCount+0x24>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d004      	beq.n	8007d32 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8007d28:	4b05      	ldr	r3, [pc, #20]	@ (8007d40 <pvTaskIncrementMutexHeldCount+0x24>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007d2e:	3201      	adds	r2, #1
 8007d30:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        return pxCurrentTCB;
 8007d32:	4b03      	ldr	r3, [pc, #12]	@ (8007d40 <pvTaskIncrementMutexHeldCount+0x24>)
 8007d34:	681b      	ldr	r3, [r3, #0]
    }
 8007d36:	4618      	mov	r0, r3
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	20000694 	.word	0x20000694

08007d44 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b086      	sub	sp, #24
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007d4e:	4b2e      	ldr	r3, [pc, #184]	@ (8007e08 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d54:	4b2d      	ldr	r3, [pc, #180]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3304      	adds	r3, #4
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7fd ffed 	bl	8005d3a <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d66:	d124      	bne.n	8007db2 <prvAddCurrentTaskToDelayedList+0x6e>
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d021      	beq.n	8007db2 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d6e:	4b28      	ldr	r3, [pc, #160]	@ (8007e10 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	613b      	str	r3, [r7, #16]
 8007d74:	4b25      	ldr	r3, [pc, #148]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	609a      	str	r2, [r3, #8]
 8007d7c:	4b23      	ldr	r3, [pc, #140]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	6892      	ldr	r2, [r2, #8]
 8007d84:	60da      	str	r2, [r3, #12]
 8007d86:	4b21      	ldr	r3, [pc, #132]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	693b      	ldr	r3, [r7, #16]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	3204      	adds	r2, #4
 8007d90:	605a      	str	r2, [r3, #4]
 8007d92:	4b1e      	ldr	r3, [pc, #120]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	1d1a      	adds	r2, r3, #4
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	609a      	str	r2, [r3, #8]
 8007d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a1b      	ldr	r2, [pc, #108]	@ (8007e10 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007da2:	615a      	str	r2, [r3, #20]
 8007da4:	4b1a      	ldr	r3, [pc, #104]	@ (8007e10 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	3301      	adds	r3, #1
 8007daa:	4a19      	ldr	r2, [pc, #100]	@ (8007e10 <prvAddCurrentTaskToDelayedList+0xcc>)
 8007dac:	6013      	str	r3, [r2, #0]
 8007dae:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8007db0:	e026      	b.n	8007e00 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4413      	add	r3, r2
 8007db8:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007dba:	4b14      	ldr	r3, [pc, #80]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d209      	bcs.n	8007dde <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dca:	4b12      	ldr	r3, [pc, #72]	@ (8007e14 <prvAddCurrentTaskToDelayedList+0xd0>)
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	4b0f      	ldr	r3, [pc, #60]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3304      	adds	r3, #4
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	4610      	mov	r0, r2
 8007dd8:	f7fd ff76 	bl	8005cc8 <vListInsert>
}
 8007ddc:	e010      	b.n	8007e00 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dde:	4b0e      	ldr	r3, [pc, #56]	@ (8007e18 <prvAddCurrentTaskToDelayedList+0xd4>)
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	4b0a      	ldr	r3, [pc, #40]	@ (8007e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	3304      	adds	r3, #4
 8007de8:	4619      	mov	r1, r3
 8007dea:	4610      	mov	r0, r2
 8007dec:	f7fd ff6c 	bl	8005cc8 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8007df0:	4b0a      	ldr	r3, [pc, #40]	@ (8007e1c <prvAddCurrentTaskToDelayedList+0xd8>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d202      	bcs.n	8007e00 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8007dfa:	4a08      	ldr	r2, [pc, #32]	@ (8007e1c <prvAddCurrentTaskToDelayedList+0xd8>)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6013      	str	r3, [r2, #0]
}
 8007e00:	bf00      	nop
 8007e02:	3718      	adds	r7, #24
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}
 8007e08:	20000b6c 	.word	0x20000b6c
 8007e0c:	20000694 	.word	0x20000694
 8007e10:	20000b54 	.word	0x20000b54
 8007e14:	20000b24 	.word	0x20000b24
 8007e18:	20000b20 	.word	0x20000b20
 8007e1c:	20000b88 	.word	0x20000b88

08007e20 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b088      	sub	sp, #32
 8007e24:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8007e26:	2300      	movs	r3, #0
 8007e28:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8007e2a:	f000 fa5f 	bl	80082ec <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007e2e:	4b18      	ldr	r3, [pc, #96]	@ (8007e90 <xTimerCreateTimerTask+0x70>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d020      	beq.n	8007e78 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8007e36:	2300      	movs	r3, #0
 8007e38:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007e3e:	463a      	mov	r2, r7
 8007e40:	1d39      	adds	r1, r7, #4
 8007e42:	f107 0308 	add.w	r3, r7, #8
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7fd feb4 	bl	8005bb4 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	68ba      	ldr	r2, [r7, #8]
 8007e52:	9202      	str	r2, [sp, #8]
 8007e54:	9301      	str	r3, [sp, #4]
 8007e56:	2302      	movs	r3, #2
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	460a      	mov	r2, r1
 8007e5e:	490d      	ldr	r1, [pc, #52]	@ (8007e94 <xTimerCreateTimerTask+0x74>)
 8007e60:	480d      	ldr	r0, [pc, #52]	@ (8007e98 <xTimerCreateTimerTask+0x78>)
 8007e62:	f7fe fe6b 	bl	8006b3c <xTaskCreateStatic>
 8007e66:	4603      	mov	r3, r0
 8007e68:	4a0c      	ldr	r2, [pc, #48]	@ (8007e9c <xTimerCreateTimerTask+0x7c>)
 8007e6a:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8007e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e9c <xTimerCreateTimerTask+0x7c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d001      	beq.n	8007e78 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8007e74:	2301      	movs	r3, #1
 8007e76:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d103      	bne.n	8007e86 <xTimerCreateTimerTask+0x66>
 8007e7e:	f000 fc93 	bl	80087a8 <ulSetInterruptMask>
 8007e82:	bf00      	nop
 8007e84:	e7fd      	b.n	8007e82 <xTimerCreateTimerTask+0x62>
        return xReturn;
 8007e86:	68fb      	ldr	r3, [r7, #12]
    }
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3710      	adds	r7, #16
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	20000bc4 	.word	0x20000bc4
 8007e94:	08008a08 	.word	0x08008a08
 8007e98:	08007f45 	.word	0x08007f45
 8007e9c:	20000bc8 	.word	0x20000bc8

08007ea0 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b084      	sub	sp, #16
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007eac:	e008      	b.n	8007ec0 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	6a1b      	ldr	r3, [r3, #32]
 8007ebc:	68f8      	ldr	r0, [r7, #12]
 8007ebe:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	699a      	ldr	r2, [r3, #24]
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	18d1      	adds	r1, r2, r3
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f000 f8d7 	bl	8008080 <prvInsertTimerInActiveList>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d1ea      	bne.n	8007eae <prvReloadTimer+0xe>
        }
    }
 8007ed8:	bf00      	nop
 8007eda:	bf00      	nop
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
	...

08007ee4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eee:	4b14      	ldr	r3, [pc, #80]	@ (8007f40 <prvProcessExpiredTimer+0x5c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	3304      	adds	r3, #4
 8007efc:	4618      	mov	r0, r3
 8007efe:	f7fd ff1c 	bl	8005d3a <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d005      	beq.n	8007f1c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	6879      	ldr	r1, [r7, #4]
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	f7ff ffc3 	bl	8007ea0 <prvReloadTimer>
 8007f1a:	e008      	b.n	8007f2e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f22:	f023 0301 	bic.w	r3, r3, #1
 8007f26:	b2da      	uxtb	r2, r3
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	4798      	blx	r3
    }
 8007f36:	bf00      	nop
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	20000bbc 	.word	0x20000bbc

08007f44 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f4c:	f107 0308 	add.w	r3, r7, #8
 8007f50:	4618      	mov	r0, r3
 8007f52:	f000 f851 	bl	8007ff8 <prvGetNextExpireTime>
 8007f56:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 f805 	bl	8007f6c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007f62:	f000 f8cf 	bl	8008104 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f66:	bf00      	nop
 8007f68:	e7f0      	b.n	8007f4c <prvTimerTask+0x8>
	...

08007f6c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007f76:	f7ff f80d 	bl	8006f94 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f7a:	f107 0308 	add.w	r3, r7, #8
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f000 f85e 	bl	8008040 <prvSampleTimeNow>
 8007f84:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d12a      	bne.n	8007fe2 <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10a      	bne.n	8007fa8 <prvProcessTimerOrBlockTask+0x3c>
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d806      	bhi.n	8007fa8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007f9a:	f7ff f809 	bl	8006fb0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007f9e:	68f9      	ldr	r1, [r7, #12]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7ff ff9f 	bl	8007ee4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8007fa6:	e01e      	b.n	8007fe6 <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d008      	beq.n	8007fc0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007fae:	4b10      	ldr	r3, [pc, #64]	@ (8007ff0 <prvProcessTimerOrBlockTask+0x84>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d101      	bne.n	8007fbc <prvProcessTimerOrBlockTask+0x50>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e000      	b.n	8007fbe <prvProcessTimerOrBlockTask+0x52>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8007ff4 <prvProcessTimerOrBlockTask+0x88>)
 8007fc2:	6818      	ldr	r0, [r3, #0]
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	683a      	ldr	r2, [r7, #0]
 8007fcc:	4619      	mov	r1, r3
 8007fce:	f7fe fd81 	bl	8006ad4 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007fd2:	f7fe ffed 	bl	8006fb0 <xTaskResumeAll>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d104      	bne.n	8007fe6 <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 8007fdc:	f000 fa06 	bl	80083ec <vPortYield>
    }
 8007fe0:	e001      	b.n	8007fe6 <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 8007fe2:	f7fe ffe5 	bl	8006fb0 <xTaskResumeAll>
    }
 8007fe6:	bf00      	nop
 8007fe8:	3710      	adds	r7, #16
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	20000bc0 	.word	0x20000bc0
 8007ff4:	20000bc4 	.word	0x20000bc4

08007ff8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008000:	4b0e      	ldr	r3, [pc, #56]	@ (800803c <prvGetNextExpireTime+0x44>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d101      	bne.n	800800e <prvGetNextExpireTime+0x16>
 800800a:	2201      	movs	r2, #1
 800800c:	e000      	b.n	8008010 <prvGetNextExpireTime+0x18>
 800800e:	2200      	movs	r2, #0
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d105      	bne.n	8008028 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800801c:	4b07      	ldr	r3, [pc, #28]	@ (800803c <prvGetNextExpireTime+0x44>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	60fb      	str	r3, [r7, #12]
 8008026:	e001      	b.n	800802c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8008028:	2300      	movs	r3, #0
 800802a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800802c:	68fb      	ldr	r3, [r7, #12]
    }
 800802e:	4618      	mov	r0, r3
 8008030:	3714      	adds	r7, #20
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr
 800803a:	bf00      	nop
 800803c:	20000bbc 	.word	0x20000bbc

08008040 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8008048:	f7ff f8a0 	bl	800718c <xTaskGetTickCount>
 800804c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800804e:	4b0b      	ldr	r3, [pc, #44]	@ (800807c <prvSampleTimeNow+0x3c>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	429a      	cmp	r2, r3
 8008056:	d205      	bcs.n	8008064 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8008058:	f000 f922 	bl	80082a0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	601a      	str	r2, [r3, #0]
 8008062:	e002      	b.n	800806a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800806a:	4a04      	ldr	r2, [pc, #16]	@ (800807c <prvSampleTimeNow+0x3c>)
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8008070:	68fb      	ldr	r3, [r7, #12]
    }
 8008072:	4618      	mov	r0, r3
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	20000bcc 	.word	0x20000bcc

08008080 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8008080:	b580      	push	{r7, lr}
 8008082:	b086      	sub	sp, #24
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
 800808c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800808e:	2300      	movs	r3, #0
 8008090:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	68ba      	ldr	r2, [r7, #8]
 8008096:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	68fa      	ldr	r2, [r7, #12]
 800809c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d812      	bhi.n	80080cc <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	1ad2      	subs	r2, r2, r3
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	699b      	ldr	r3, [r3, #24]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d302      	bcc.n	80080ba <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80080b4:	2301      	movs	r3, #1
 80080b6:	617b      	str	r3, [r7, #20]
 80080b8:	e01b      	b.n	80080f2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80080ba:	4b10      	ldr	r3, [pc, #64]	@ (80080fc <prvInsertTimerInActiveList+0x7c>)
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	3304      	adds	r3, #4
 80080c2:	4619      	mov	r1, r3
 80080c4:	4610      	mov	r0, r2
 80080c6:	f7fd fdff 	bl	8005cc8 <vListInsert>
 80080ca:	e012      	b.n	80080f2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d206      	bcs.n	80080e2 <prvInsertTimerInActiveList+0x62>
 80080d4:	68ba      	ldr	r2, [r7, #8]
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d302      	bcc.n	80080e2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80080dc:	2301      	movs	r3, #1
 80080de:	617b      	str	r3, [r7, #20]
 80080e0:	e007      	b.n	80080f2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080e2:	4b07      	ldr	r3, [pc, #28]	@ (8008100 <prvInsertTimerInActiveList+0x80>)
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	3304      	adds	r3, #4
 80080ea:	4619      	mov	r1, r3
 80080ec:	4610      	mov	r0, r2
 80080ee:	f7fd fdeb 	bl	8005cc8 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80080f2:	697b      	ldr	r3, [r7, #20]
    }
 80080f4:	4618      	mov	r0, r3
 80080f6:	3718      	adds	r7, #24
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	20000bc0 	.word	0x20000bc0
 8008100:	20000bbc 	.word	0x20000bbc

08008104 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8008104:	b580      	push	{r7, lr}
 8008106:	b088      	sub	sp, #32
 8008108:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800810a:	e0b7      	b.n	800827c <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2b00      	cmp	r3, #0
 8008110:	da11      	bge.n	8008136 <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008112:	1d3b      	adds	r3, r7, #4
 8008114:	3304      	adds	r3, #4
 8008116:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d103      	bne.n	8008126 <prvProcessReceivedCommands+0x22>
 800811e:	f000 fb43 	bl	80087a8 <ulSetInterruptMask>
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69fa      	ldr	r2, [r7, #28]
 800812c:	6850      	ldr	r0, [r2, #4]
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	6892      	ldr	r2, [r2, #8]
 8008132:	4611      	mov	r1, r2
 8008134:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2b00      	cmp	r3, #0
 800813a:	f2c0 809f 	blt.w	800827c <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	695b      	ldr	r3, [r3, #20]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d004      	beq.n	8008154 <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	3304      	adds	r3, #4
 800814e:	4618      	mov	r0, r3
 8008150:	f7fd fdf3 	bl	8005d3a <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008154:	463b      	mov	r3, r7
 8008156:	4618      	mov	r0, r3
 8008158:	f7ff ff72 	bl	8008040 <prvSampleTimeNow>
 800815c:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	3b01      	subs	r3, #1
 8008162:	2b08      	cmp	r3, #8
 8008164:	f200 8087 	bhi.w	8008276 <prvProcessReceivedCommands+0x172>
 8008168:	a201      	add	r2, pc, #4	@ (adr r2, 8008170 <prvProcessReceivedCommands+0x6c>)
 800816a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816e:	bf00      	nop
 8008170:	08008195 	.word	0x08008195
 8008174:	08008195 	.word	0x08008195
 8008178:	080081fd 	.word	0x080081fd
 800817c:	08008211 	.word	0x08008211
 8008180:	0800824d 	.word	0x0800824d
 8008184:	08008195 	.word	0x08008195
 8008188:	08008195 	.word	0x08008195
 800818c:	080081fd 	.word	0x080081fd
 8008190:	08008211 	.word	0x08008211
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800819a:	f043 0301 	orr.w	r3, r3, #1
 800819e:	b2da      	uxtb	r2, r3
 80081a0:	69bb      	ldr	r3, [r7, #24]
 80081a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80081a6:	68ba      	ldr	r2, [r7, #8]
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	699b      	ldr	r3, [r3, #24]
 80081ac:	18d1      	adds	r1, r2, r3
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	697a      	ldr	r2, [r7, #20]
 80081b2:	69b8      	ldr	r0, [r7, #24]
 80081b4:	f7ff ff64 	bl	8008080 <prvInsertTimerInActiveList>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d05d      	beq.n	800827a <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081c4:	f003 0304 	and.w	r3, r3, #4
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d009      	beq.n	80081e0 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80081cc:	68ba      	ldr	r2, [r7, #8]
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	4413      	add	r3, r2
 80081d4:	697a      	ldr	r2, [r7, #20]
 80081d6:	4619      	mov	r1, r3
 80081d8:	69b8      	ldr	r0, [r7, #24]
 80081da:	f7ff fe61 	bl	8007ea0 <prvReloadTimer>
 80081de:	e008      	b.n	80081f2 <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081e6:	f023 0301 	bic.w	r3, r3, #1
 80081ea:	b2da      	uxtb	r2, r3
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	6a1b      	ldr	r3, [r3, #32]
 80081f6:	69b8      	ldr	r0, [r7, #24]
 80081f8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80081fa:	e03e      	b.n	800827a <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008202:	f023 0301 	bic.w	r3, r3, #1
 8008206:	b2da      	uxtb	r2, r3
 8008208:	69bb      	ldr	r3, [r7, #24]
 800820a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800820e:	e035      	b.n	800827c <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008216:	f043 0301 	orr.w	r3, r3, #1
 800821a:	b2da      	uxtb	r2, r3
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008222:	68ba      	ldr	r2, [r7, #8]
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	699b      	ldr	r3, [r3, #24]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d103      	bne.n	8008238 <prvProcessReceivedCommands+0x134>
 8008230:	f000 faba 	bl	80087a8 <ulSetInterruptMask>
 8008234:	bf00      	nop
 8008236:	e7fd      	b.n	8008234 <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	699a      	ldr	r2, [r3, #24]
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	18d1      	adds	r1, r2, r3
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	697a      	ldr	r2, [r7, #20]
 8008244:	69b8      	ldr	r0, [r7, #24]
 8008246:	f7ff ff1b 	bl	8008080 <prvInsertTimerInActiveList>
                        break;
 800824a:	e017      	b.n	800827c <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800824c:	69bb      	ldr	r3, [r7, #24]
 800824e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008252:	f003 0302 	and.w	r3, r3, #2
 8008256:	2b00      	cmp	r3, #0
 8008258:	d103      	bne.n	8008262 <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 800825a:	69b8      	ldr	r0, [r7, #24]
 800825c:	f000 fb56 	bl	800890c <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8008260:	e00c      	b.n	800827c <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8008262:	69bb      	ldr	r3, [r7, #24]
 8008264:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008268:	f023 0301 	bic.w	r3, r3, #1
 800826c:	b2da      	uxtb	r2, r3
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008274:	e002      	b.n	800827c <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 8008276:	bf00      	nop
 8008278:	e000      	b.n	800827c <prvProcessReceivedCommands+0x178>
                        break;
 800827a:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800827c:	4b07      	ldr	r3, [pc, #28]	@ (800829c <prvProcessReceivedCommands+0x198>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	1d39      	adds	r1, r7, #4
 8008282:	2200      	movs	r2, #0
 8008284:	4618      	mov	r0, r3
 8008286:	f7fe f8ae 	bl	80063e6 <xQueueReceive>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	f47f af3d 	bne.w	800810c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8008292:	bf00      	nop
 8008294:	bf00      	nop
 8008296:	3720      	adds	r7, #32
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}
 800829c:	20000bc4 	.word	0x20000bc4

080082a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b082      	sub	sp, #8
 80082a4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082a6:	e009      	b.n	80082bc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082a8:	4b0e      	ldr	r3, [pc, #56]	@ (80082e4 <prvSwitchTimerLists+0x44>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	68db      	ldr	r3, [r3, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80082b2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80082b6:	6838      	ldr	r0, [r7, #0]
 80082b8:	f7ff fe14 	bl	8007ee4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082bc:	4b09      	ldr	r3, [pc, #36]	@ (80082e4 <prvSwitchTimerLists+0x44>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1f0      	bne.n	80082a8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80082c6:	4b07      	ldr	r3, [pc, #28]	@ (80082e4 <prvSwitchTimerLists+0x44>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80082cc:	4b06      	ldr	r3, [pc, #24]	@ (80082e8 <prvSwitchTimerLists+0x48>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a04      	ldr	r2, [pc, #16]	@ (80082e4 <prvSwitchTimerLists+0x44>)
 80082d2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80082d4:	4a04      	ldr	r2, [pc, #16]	@ (80082e8 <prvSwitchTimerLists+0x48>)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6013      	str	r3, [r2, #0]
    }
 80082da:	bf00      	nop
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	20000bbc 	.word	0x20000bbc
 80082e8:	20000bc0 	.word	0x20000bc0

080082ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80082f2:	f000 f88d 	bl	8008410 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80082f6:	4b15      	ldr	r3, [pc, #84]	@ (800834c <prvCheckForValidListAndQueue+0x60>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d120      	bne.n	8008340 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80082fe:	4814      	ldr	r0, [pc, #80]	@ (8008350 <prvCheckForValidListAndQueue+0x64>)
 8008300:	f7fd fcb5 	bl	8005c6e <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8008304:	4813      	ldr	r0, [pc, #76]	@ (8008354 <prvCheckForValidListAndQueue+0x68>)
 8008306:	f7fd fcb2 	bl	8005c6e <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800830a:	4b13      	ldr	r3, [pc, #76]	@ (8008358 <prvCheckForValidListAndQueue+0x6c>)
 800830c:	4a10      	ldr	r2, [pc, #64]	@ (8008350 <prvCheckForValidListAndQueue+0x64>)
 800830e:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008310:	4b12      	ldr	r3, [pc, #72]	@ (800835c <prvCheckForValidListAndQueue+0x70>)
 8008312:	4a10      	ldr	r2, [pc, #64]	@ (8008354 <prvCheckForValidListAndQueue+0x68>)
 8008314:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008316:	2300      	movs	r3, #0
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	4b11      	ldr	r3, [pc, #68]	@ (8008360 <prvCheckForValidListAndQueue+0x74>)
 800831c:	4a11      	ldr	r2, [pc, #68]	@ (8008364 <prvCheckForValidListAndQueue+0x78>)
 800831e:	2110      	movs	r1, #16
 8008320:	200a      	movs	r0, #10
 8008322:	f7fd fdad 	bl	8005e80 <xQueueGenericCreateStatic>
 8008326:	4603      	mov	r3, r0
 8008328:	4a08      	ldr	r2, [pc, #32]	@ (800834c <prvCheckForValidListAndQueue+0x60>)
 800832a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800832c:	4b07      	ldr	r3, [pc, #28]	@ (800834c <prvCheckForValidListAndQueue+0x60>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d005      	beq.n	8008340 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008334:	4b05      	ldr	r3, [pc, #20]	@ (800834c <prvCheckForValidListAndQueue+0x60>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	490b      	ldr	r1, [pc, #44]	@ (8008368 <prvCheckForValidListAndQueue+0x7c>)
 800833a:	4618      	mov	r0, r3
 800833c:	f7fe fb84 	bl	8006a48 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8008340:	f000 f878 	bl	8008434 <vPortExitCritical>
    }
 8008344:	bf00      	nop
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	20000bc4 	.word	0x20000bc4
 8008350:	20000b94 	.word	0x20000b94
 8008354:	20000ba8 	.word	0x20000ba8
 8008358:	20000bbc 	.word	0x20000bbc
 800835c:	20000bc0 	.word	0x20000bc0
 8008360:	20000c70 	.word	0x20000c70
 8008364:	20000bd0 	.word	0x20000bd0
 8008368:	08008a10 	.word	0x08008a10

0800836c <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 800836c:	b480      	push	{r7}
 800836e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008370:	4b0b      	ldr	r3, [pc, #44]	@ (80083a0 <vPortSetupTimerInterrupt+0x34>)
 8008372:	2200      	movs	r2, #0
 8008374:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008376:	4b0b      	ldr	r3, [pc, #44]	@ (80083a4 <vPortSetupTimerInterrupt+0x38>)
 8008378:	2200      	movs	r2, #0
 800837a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800837c:	4b0a      	ldr	r3, [pc, #40]	@ (80083a8 <vPortSetupTimerInterrupt+0x3c>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a0a      	ldr	r2, [pc, #40]	@ (80083ac <vPortSetupTimerInterrupt+0x40>)
 8008382:	fba2 2303 	umull	r2, r3, r2, r3
 8008386:	099b      	lsrs	r3, r3, #6
 8008388:	4a09      	ldr	r2, [pc, #36]	@ (80083b0 <vPortSetupTimerInterrupt+0x44>)
 800838a:	3b01      	subs	r3, #1
 800838c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800838e:	4b04      	ldr	r3, [pc, #16]	@ (80083a0 <vPortSetupTimerInterrupt+0x34>)
 8008390:	2207      	movs	r2, #7
 8008392:	601a      	str	r2, [r3, #0]
}
 8008394:	bf00      	nop
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	e000e010 	.word	0xe000e010
 80083a4:	e000e018 	.word	0xe000e018
 80083a8:	20000000 	.word	0x20000000
 80083ac:	10624dd3 	.word	0x10624dd3
 80083b0:	e000e014 	.word	0xe000e014

080083b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80083ba:	2300      	movs	r3, #0
 80083bc:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 80083be:	4b0a      	ldr	r3, [pc, #40]	@ (80083e8 <prvTaskExitError+0x34>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083c6:	d003      	beq.n	80083d0 <prvTaskExitError+0x1c>
 80083c8:	f000 f9ee 	bl	80087a8 <ulSetInterruptMask>
 80083cc:	bf00      	nop
 80083ce:	e7fd      	b.n	80083cc <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 80083d0:	f000 f9ea 	bl	80087a8 <ulSetInterruptMask>

    while( ulDummy == 0 )
 80083d4:	bf00      	nop
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d0fc      	beq.n	80083d6 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 80083dc:	bf00      	nop
 80083de:	bf00      	nop
 80083e0:	3708      	adds	r7, #8
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	2000000c 	.word	0x2000000c

080083ec <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 80083ec:	b480      	push	{r7}
 80083ee:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80083f0:	4b06      	ldr	r3, [pc, #24]	@ (800840c <vPortYield+0x20>)
 80083f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083f6:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80083f8:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80083fc:	f3bf 8f6f 	isb	sy
}
 8008400:	bf00      	nop
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	e000ed04 	.word	0xe000ed04

08008410 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8008410:	b580      	push	{r7, lr}
 8008412:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8008414:	f000 f9c8 	bl	80087a8 <ulSetInterruptMask>
    ulCriticalNesting++;
 8008418:	4b05      	ldr	r3, [pc, #20]	@ (8008430 <vPortEnterCritical+0x20>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	3301      	adds	r3, #1
 800841e:	4a04      	ldr	r2, [pc, #16]	@ (8008430 <vPortEnterCritical+0x20>)
 8008420:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8008422:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8008426:	f3bf 8f6f 	isb	sy
}
 800842a:	bf00      	nop
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	2000000c 	.word	0x2000000c

08008434 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8008434:	b580      	push	{r7, lr}
 8008436:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 8008438:	4b0a      	ldr	r3, [pc, #40]	@ (8008464 <vPortExitCritical+0x30>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d103      	bne.n	8008448 <vPortExitCritical+0x14>
 8008440:	f000 f9b2 	bl	80087a8 <ulSetInterruptMask>
 8008444:	bf00      	nop
 8008446:	e7fd      	b.n	8008444 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 8008448:	4b06      	ldr	r3, [pc, #24]	@ (8008464 <vPortExitCritical+0x30>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	3b01      	subs	r3, #1
 800844e:	4a05      	ldr	r2, [pc, #20]	@ (8008464 <vPortExitCritical+0x30>)
 8008450:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 8008452:	4b04      	ldr	r3, [pc, #16]	@ (8008464 <vPortExitCritical+0x30>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d102      	bne.n	8008460 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 800845a:	2000      	movs	r0, #0
 800845c:	f000 f9b1 	bl	80087c2 <vClearInterruptMask>
    }
}
 8008460:	bf00      	nop
 8008462:	bd80      	pop	{r7, pc}
 8008464:	2000000c 	.word	0x2000000c

08008468 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800846e:	f000 f99b 	bl	80087a8 <ulSetInterruptMask>
 8008472:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008474:	f7fe fea6 	bl	80071c4 <xTaskIncrementTick>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d003      	beq.n	8008486 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800847e:	4b05      	ldr	r3, [pc, #20]	@ (8008494 <xPortSysTickHandler+0x2c>)
 8008480:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008484:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f99b 	bl	80087c2 <vClearInterruptMask>
}
 800848c:	bf00      	nop
 800848e:	3708      	adds	r7, #8
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	e000ed04 	.word	0xe000ed04

08008498 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	699b      	ldr	r3, [r3, #24]
 80084a4:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	3b02      	subs	r3, #2
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 80084ae:	7afb      	ldrb	r3, [r7, #11]
 80084b0:	2b66      	cmp	r3, #102	@ 0x66
 80084b2:	d102      	bne.n	80084ba <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 80084b4:	f000 f944 	bl	8008740 <vRestoreContextOfFirstTask>
            break;
 80084b8:	e003      	b.n	80084c2 <vPortSVCHandler_C+0x2a>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 80084ba:	f000 f975 	bl	80087a8 <ulSetInterruptMask>
 80084be:	bf00      	nop
 80084c0:	e7fd      	b.n	80084be <vPortSVCHandler_C+0x26>
    }
}
 80084c2:	bf00      	nop
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
	...

080084cc <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 80084cc:	b480      	push	{r7}
 80084ce:	b085      	sub	sp, #20
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	607a      	str	r2, [r7, #4]
 80084d8:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	3b04      	subs	r3, #4
 80084de:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80084e6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	3b04      	subs	r3, #4
 80084ec:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	3b04      	subs	r3, #4
 80084f8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 80084fa:	4a38      	ldr	r2, [pc, #224]	@ (80085dc <pxPortInitialiseStack+0x110>)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	3b04      	subs	r3, #4
 8008504:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 800850c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	3b04      	subs	r3, #4
 8008512:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 800851a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	3b04      	subs	r3, #4
 8008520:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8008528:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	3b04      	subs	r3, #4
 800852e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8008536:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	3b04      	subs	r3, #4
 800853c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 800853e:	683a      	ldr	r2, [r7, #0]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	3b04      	subs	r3, #4
 8008548:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8008550:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	3b04      	subs	r3, #4
 8008556:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 800855e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	3b04      	subs	r3, #4
 8008564:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 800856c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	3b04      	subs	r3, #4
 8008572:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 800857a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	3b04      	subs	r3, #4
 8008580:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8008588:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	3b04      	subs	r3, #4
 800858e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8008596:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	3b04      	subs	r3, #4
 800859c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 80085a4:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	3b04      	subs	r3, #4
 80085aa:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 80085b2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	3b04      	subs	r3, #4
 80085b8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 80085c0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	3b04      	subs	r3, #4
 80085c6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 80085ce:	68fb      	ldr	r3, [r7, #12]
    }
 80085d0:	4618      	mov	r0, r3
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr
 80085dc:	080083b5 	.word	0x080083b5

080085e0 <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80085e6:	2300      	movs	r3, #0
 80085e8:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 80085ea:	4b35      	ldr	r3, [pc, #212]	@ (80086c0 <xPortStartScheduler+0xe0>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 80085f0:	4b33      	ldr	r3, [pc, #204]	@ (80086c0 <xPortStartScheduler+0xe0>)
 80085f2:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 80085f6:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 80085f8:	4b31      	ldr	r3, [pc, #196]	@ (80086c0 <xPortStartScheduler+0xe0>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	0e1b      	lsrs	r3, r3, #24
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008602:	79fb      	ldrb	r3, [r7, #7]
 8008604:	b2db      	uxtb	r3, r3
 8008606:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800860a:	b2da      	uxtb	r2, r3
 800860c:	4b2d      	ldr	r3, [pc, #180]	@ (80086c4 <xPortStartScheduler+0xe4>)
 800860e:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8008610:	4b2c      	ldr	r3, [pc, #176]	@ (80086c4 <xPortStartScheduler+0xe4>)
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d103      	bne.n	8008620 <xPortStartScheduler+0x40>
 8008618:	f000 f8c6 	bl	80087a8 <ulSetInterruptMask>
 800861c:	bf00      	nop
 800861e:	e7fd      	b.n	800861c <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8008620:	79fb      	ldrb	r3, [r7, #7]
 8008622:	b2db      	uxtb	r3, r3
 8008624:	43db      	mvns	r3, r3
 8008626:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00b      	beq.n	8008646 <xPortStartScheduler+0x66>
 800862e:	f000 f8bb 	bl	80087a8 <ulSetInterruptMask>
 8008632:	bf00      	nop
 8008634:	e7fd      	b.n	8008632 <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	3301      	adds	r3, #1
 800863a:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800863c:	79fb      	ldrb	r3, [r7, #7]
 800863e:	b2db      	uxtb	r3, r3
 8008640:	005b      	lsls	r3, r3, #1
 8008642:	b2db      	uxtb	r3, r3
 8008644:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008646:	79fb      	ldrb	r3, [r7, #7]
 8008648:	b2db      	uxtb	r3, r3
 800864a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800864e:	2b80      	cmp	r3, #128	@ 0x80
 8008650:	d0f1      	beq.n	8008636 <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	2b08      	cmp	r3, #8
 8008656:	d103      	bne.n	8008660 <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8008658:	4b1b      	ldr	r3, [pc, #108]	@ (80086c8 <xPortStartScheduler+0xe8>)
 800865a:	2200      	movs	r2, #0
 800865c:	601a      	str	r2, [r3, #0]
 800865e:	e004      	b.n	800866a <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	f1c3 0307 	rsb	r3, r3, #7
 8008666:	4a18      	ldr	r2, [pc, #96]	@ (80086c8 <xPortStartScheduler+0xe8>)
 8008668:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800866a:	4b17      	ldr	r3, [pc, #92]	@ (80086c8 <xPortStartScheduler+0xe8>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	021b      	lsls	r3, r3, #8
 8008670:	4a15      	ldr	r2, [pc, #84]	@ (80086c8 <xPortStartScheduler+0xe8>)
 8008672:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008674:	4b14      	ldr	r3, [pc, #80]	@ (80086c8 <xPortStartScheduler+0xe8>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800867c:	4a12      	ldr	r2, [pc, #72]	@ (80086c8 <xPortStartScheduler+0xe8>)
 800867e:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 8008680:	4a0f      	ldr	r2, [pc, #60]	@ (80086c0 <xPortStartScheduler+0xe0>)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008686:	4b11      	ldr	r3, [pc, #68]	@ (80086cc <xPortStartScheduler+0xec>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a10      	ldr	r2, [pc, #64]	@ (80086cc <xPortStartScheduler+0xec>)
 800868c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008690:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008692:	4b0e      	ldr	r3, [pc, #56]	@ (80086cc <xPortStartScheduler+0xec>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a0d      	ldr	r2, [pc, #52]	@ (80086cc <xPortStartScheduler+0xec>)
 8008698:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800869c:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800869e:	f7ff fe65 	bl	800836c <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 80086a2:	4b0b      	ldr	r3, [pc, #44]	@ (80086d0 <xPortStartScheduler+0xf0>)
 80086a4:	2200      	movs	r2, #0
 80086a6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 80086a8:	f000 f86a 	bl	8008780 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 80086ac:	f7fe fe9a 	bl	80073e4 <vTaskSwitchContext>
    prvTaskExitError();
 80086b0:	f7ff fe80 	bl	80083b4 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3710      	adds	r7, #16
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	e000ed1c 	.word	0xe000ed1c
 80086c4:	20000cc0 	.word	0x20000cc0
 80086c8:	20000cc4 	.word	0x20000cc4
 80086cc:	e000ed20 	.word	0xe000ed20
 80086d0:	2000000c 	.word	0x2000000c

080086d4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )

    void vPortValidateInterruptPriority( void )
    {
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80086da:	f3ef 8305 	mrs	r3, IPSR
 80086de:	607b      	str	r3, [r7, #4]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2b0f      	cmp	r3, #15
 80086e4:	d90d      	bls.n	8008702 <vPortValidateInterruptPriority+0x2e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80086e6:	4a0f      	ldr	r2, [pc, #60]	@ (8008724 <vPortValidateInterruptPriority+0x50>)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4413      	add	r3, r2
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	70fb      	strb	r3, [r7, #3]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80086f0:	4b0d      	ldr	r3, [pc, #52]	@ (8008728 <vPortValidateInterruptPriority+0x54>)
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	78fa      	ldrb	r2, [r7, #3]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d203      	bcs.n	8008702 <vPortValidateInterruptPriority+0x2e>
 80086fa:	f000 f855 	bl	80087a8 <ulSetInterruptMask>
 80086fe:	bf00      	nop
 8008700:	e7fd      	b.n	80086fe <vPortValidateInterruptPriority+0x2a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008702:	4b0a      	ldr	r3, [pc, #40]	@ (800872c <vPortValidateInterruptPriority+0x58>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800870a:	4b09      	ldr	r3, [pc, #36]	@ (8008730 <vPortValidateInterruptPriority+0x5c>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	429a      	cmp	r2, r3
 8008710:	d903      	bls.n	800871a <vPortValidateInterruptPriority+0x46>
 8008712:	f000 f849 	bl	80087a8 <ulSetInterruptMask>
 8008716:	bf00      	nop
 8008718:	e7fd      	b.n	8008716 <vPortValidateInterruptPriority+0x42>
    }
 800871a:	bf00      	nop
 800871c:	3708      	adds	r7, #8
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
 8008722:	bf00      	nop
 8008724:	e000e3f0 	.word	0xe000e3f0
 8008728:	20000cc0 	.word	0x20000cc0
 800872c:	e000ed0c 	.word	0xe000ed0c
 8008730:	20000cc4 	.word	0x20000cc4
	...

08008740 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8008740:	4a0b      	ldr	r2, [pc, #44]	@ (8008770 <pxCurrentTCBConst2>)
 8008742:	6811      	ldr	r1, [r2, #0]
 8008744:	6808      	ldr	r0, [r1, #0]
 8008746:	c806      	ldmia	r0!, {r1, r2}
 8008748:	f381 880b 	msr	PSPLIM, r1
 800874c:	2102      	movs	r1, #2
 800874e:	f381 8814 	msr	CONTROL, r1
 8008752:	3020      	adds	r0, #32
 8008754:	f380 8809 	msr	PSP, r0
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f04f 0000 	mov.w	r0, #0
 8008760:	f380 8811 	msr	BASEPRI, r0
 8008764:	4710      	bx	r2
 8008766:	bf00      	nop
 8008768:	f3af 8000 	nop.w
 800876c:	f3af 8000 	nop.w

08008770 <pxCurrentTCBConst2>:
 8008770:	20000694 	.word	0x20000694
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 8008774:	bf00      	nop
 8008776:	bf00      	nop
	...

08008780 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8008780:	4807      	ldr	r0, [pc, #28]	@ (80087a0 <xVTORConst>)
 8008782:	6800      	ldr	r0, [r0, #0]
 8008784:	6800      	ldr	r0, [r0, #0]
 8008786:	f380 8808 	msr	MSP, r0
 800878a:	b662      	cpsie	i
 800878c:	b661      	cpsie	f
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	df66      	svc	102	@ 0x66
 8008798:	bf00      	nop
 800879a:	bf00      	nop
 800879c:	f3af 8000 	nop.w

080087a0 <xVTORConst>:
 80087a0:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 80087a4:	bf00      	nop
 80087a6:	bf00      	nop

080087a8 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80087a8:	f3ef 8011 	mrs	r0, BASEPRI
 80087ac:	f04f 0150 	mov.w	r1, #80	@ 0x50
 80087b0:	f381 8811 	msr	BASEPRI, r1
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80087be:	bf00      	nop
 80087c0:	4618      	mov	r0, r3

080087c2 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80087c2:	f380 8811 	msr	BASEPRI, r0
 80087c6:	f3bf 8f4f 	dsb	sy
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 80087d0:	bf00      	nop
	...

080087e0 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80087e0:	f3ef 8009 	mrs	r0, PSP
 80087e4:	f3ef 820b 	mrs	r2, PSPLIM
 80087e8:	4673      	mov	r3, lr
 80087ea:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80087ee:	4a10      	ldr	r2, [pc, #64]	@ (8008830 <pxCurrentTCBConst>)
 80087f0:	6811      	ldr	r1, [r2, #0]
 80087f2:	6008      	str	r0, [r1, #0]
 80087f4:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80087f8:	f380 8811 	msr	BASEPRI, r0
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	f3bf 8f6f 	isb	sy
 8008804:	f7fe fdee 	bl	80073e4 <vTaskSwitchContext>
 8008808:	f04f 0000 	mov.w	r0, #0
 800880c:	f380 8811 	msr	BASEPRI, r0
 8008810:	4a07      	ldr	r2, [pc, #28]	@ (8008830 <pxCurrentTCBConst>)
 8008812:	6811      	ldr	r1, [r2, #0]
 8008814:	6808      	ldr	r0, [r1, #0]
 8008816:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800881a:	f382 880b 	msr	PSPLIM, r2
 800881e:	f380 8809 	msr	PSP, r0
 8008822:	4718      	bx	r3
 8008824:	f3af 8000 	nop.w
 8008828:	f3af 8000 	nop.w
 800882c:	f3af 8000 	nop.w

08008830 <pxCurrentTCBConst>:
 8008830:	20000694 	.word	0x20000694
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 8008834:	bf00      	nop
 8008836:	bf00      	nop
	...

08008840 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8008840:	f01e 0f04 	tst.w	lr, #4
 8008844:	bf0c      	ite	eq
 8008846:	f3ef 8008 	mrseq	r0, MSP
 800884a:	f3ef 8009 	mrsne	r0, PSP
 800884e:	4904      	ldr	r1, [pc, #16]	@ (8008860 <svchandler_address_const>)
 8008850:	4708      	bx	r1
 8008852:	bf00      	nop
 8008854:	f3af 8000 	nop.w
 8008858:	f3af 8000 	nop.w
 800885c:	f3af 8000 	nop.w

08008860 <svchandler_address_const>:
 8008860:	08008499 	.word	0x08008499
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 8008864:	bf00      	nop
 8008866:	bf00      	nop

08008868 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8008870:	2300      	movs	r3, #0
 8008872:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f003 0307 	and.w	r3, r3, #7
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00e      	beq.n	800889c <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f023 0307 	bic.w	r3, r3, #7
 8008884:	3308      	adds	r3, #8
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	429a      	cmp	r2, r3
 800888a:	d205      	bcs.n	8008898 <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f023 0307 	bic.w	r3, r3, #7
 8008892:	3308      	adds	r3, #8
 8008894:	607b      	str	r3, [r7, #4]
 8008896:	e001      	b.n	800889c <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8008898:	2300      	movs	r3, #0
 800889a:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 800889c:	f7fe fb7a 	bl	8006f94 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 80088a0:	4b17      	ldr	r3, [pc, #92]	@ (8008900 <pvPortMalloc+0x98>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d105      	bne.n	80088b4 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80088a8:	4b16      	ldr	r3, [pc, #88]	@ (8008904 <pvPortMalloc+0x9c>)
 80088aa:	f023 0307 	bic.w	r3, r3, #7
 80088ae:	461a      	mov	r2, r3
 80088b0:	4b13      	ldr	r3, [pc, #76]	@ (8008900 <pvPortMalloc+0x98>)
 80088b2:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d01b      	beq.n	80088f2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80088ba:	4b13      	ldr	r3, [pc, #76]	@ (8008908 <pvPortMalloc+0xa0>)
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80088c2:	f641 72f7 	movw	r2, #8183	@ 0x1ff7
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d813      	bhi.n	80088f2 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 80088ca:	4b0f      	ldr	r3, [pc, #60]	@ (8008908 <pvPortMalloc+0xa0>)
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	441a      	add	r2, r3
 80088d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008908 <pvPortMalloc+0xa0>)
 80088d4:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d90b      	bls.n	80088f2 <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 80088da:	4b09      	ldr	r3, [pc, #36]	@ (8008900 <pvPortMalloc+0x98>)
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	4b0a      	ldr	r3, [pc, #40]	@ (8008908 <pvPortMalloc+0xa0>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4413      	add	r3, r2
 80088e4:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 80088e6:	4b08      	ldr	r3, [pc, #32]	@ (8008908 <pvPortMalloc+0xa0>)
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4413      	add	r3, r2
 80088ee:	4a06      	ldr	r2, [pc, #24]	@ (8008908 <pvPortMalloc+0xa0>)
 80088f0:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80088f2:	f7fe fb5d 	bl	8006fb0 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 80088f6:	68fb      	ldr	r3, [r7, #12]
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3710      	adds	r7, #16
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}
 8008900:	20002ccc 	.word	0x20002ccc
 8008904:	20000ccf 	.word	0x20000ccf
 8008908:	20002cc8 	.word	0x20002cc8

0800890c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b082      	sub	sp, #8
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <vPortFree+0x16>
 800891a:	f7ff ff45 	bl	80087a8 <ulSetInterruptMask>
 800891e:	bf00      	nop
 8008920:	e7fd      	b.n	800891e <vPortFree+0x12>
}
 8008922:	bf00      	nop
 8008924:	3708      	adds	r7, #8
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}

0800892a <memset>:
 800892a:	4402      	add	r2, r0
 800892c:	4603      	mov	r3, r0
 800892e:	4293      	cmp	r3, r2
 8008930:	d100      	bne.n	8008934 <memset+0xa>
 8008932:	4770      	bx	lr
 8008934:	f803 1b01 	strb.w	r1, [r3], #1
 8008938:	e7f9      	b.n	800892e <memset+0x4>
	...

0800893c <__libc_init_array>:
 800893c:	b570      	push	{r4, r5, r6, lr}
 800893e:	4d0d      	ldr	r5, [pc, #52]	@ (8008974 <__libc_init_array+0x38>)
 8008940:	2600      	movs	r6, #0
 8008942:	4c0d      	ldr	r4, [pc, #52]	@ (8008978 <__libc_init_array+0x3c>)
 8008944:	1b64      	subs	r4, r4, r5
 8008946:	10a4      	asrs	r4, r4, #2
 8008948:	42a6      	cmp	r6, r4
 800894a:	d109      	bne.n	8008960 <__libc_init_array+0x24>
 800894c:	4d0b      	ldr	r5, [pc, #44]	@ (800897c <__libc_init_array+0x40>)
 800894e:	2600      	movs	r6, #0
 8008950:	4c0b      	ldr	r4, [pc, #44]	@ (8008980 <__libc_init_array+0x44>)
 8008952:	f000 f825 	bl	80089a0 <_init>
 8008956:	1b64      	subs	r4, r4, r5
 8008958:	10a4      	asrs	r4, r4, #2
 800895a:	42a6      	cmp	r6, r4
 800895c:	d105      	bne.n	800896a <__libc_init_array+0x2e>
 800895e:	bd70      	pop	{r4, r5, r6, pc}
 8008960:	f855 3b04 	ldr.w	r3, [r5], #4
 8008964:	3601      	adds	r6, #1
 8008966:	4798      	blx	r3
 8008968:	e7ee      	b.n	8008948 <__libc_init_array+0xc>
 800896a:	f855 3b04 	ldr.w	r3, [r5], #4
 800896e:	3601      	adds	r6, #1
 8008970:	4798      	blx	r3
 8008972:	e7f2      	b.n	800895a <__libc_init_array+0x1e>
 8008974:	08008ac4 	.word	0x08008ac4
 8008978:	08008ac4 	.word	0x08008ac4
 800897c:	08008ac4 	.word	0x08008ac4
 8008980:	08008ac8 	.word	0x08008ac8

08008984 <memcpy>:
 8008984:	440a      	add	r2, r1
 8008986:	1e43      	subs	r3, r0, #1
 8008988:	4291      	cmp	r1, r2
 800898a:	d100      	bne.n	800898e <memcpy+0xa>
 800898c:	4770      	bx	lr
 800898e:	b510      	push	{r4, lr}
 8008990:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008994:	4291      	cmp	r1, r2
 8008996:	f803 4f01 	strb.w	r4, [r3, #1]!
 800899a:	d1f9      	bne.n	8008990 <memcpy+0xc>
 800899c:	bd10      	pop	{r4, pc}
	...

080089a0 <_init>:
 80089a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a2:	bf00      	nop
 80089a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089a6:	bc08      	pop	{r3}
 80089a8:	469e      	mov	lr, r3
 80089aa:	4770      	bx	lr

080089ac <_fini>:
 80089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ae:	bf00      	nop
 80089b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089b2:	bc08      	pop	{r3}
 80089b4:	469e      	mov	lr, r3
 80089b6:	4770      	bx	lr
