INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testBench'
