INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/and_gate/and_gate.srcs/sources_1/new/and_df.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_df
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/and_gate/and_gate.srcs/sim_1/new/and_df_tbw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_df_tbw
