IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 105.48        
Core2: 23.94        Core3: 105.98        
Core4: 21.72        Core5: 98.82        
Core6: 24.18        Core7: 105.77        
Core8: 22.55        Core9: 54.66        
Core10: 28.46        Core11: 100.71        
Core12: 20.91        Core13: 95.13        
Core14: 25.65        Core15: 88.94        
Core16: 29.27        Core17: 100.25        
Core18: 23.93        Core19: 95.69        
Core20: 22.64        Core21: 104.54        
Core22: 21.70        Core23: 104.77        
Core24: 10.22        Core25: 102.17        
Core26: 21.32        Core27: 100.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 99.78
DDR read Latency(ns)
Socket0: 44513.73
Socket1: 245.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.35        Core1: 101.78        
Core2: 19.30        Core3: 105.78        
Core4: 19.05        Core5: 100.71        
Core6: 20.54        Core7: 103.16        
Core8: 22.76        Core9: 52.79        
Core10: 22.83        Core11: 101.55        
Core12: 29.32        Core13: 98.08        
Core14: 27.77        Core15: 93.35        
Core16: 22.07        Core17: 102.89        
Core18: 27.81        Core19: 98.70        
Core20: 20.47        Core21: 100.76        
Core22: 19.30        Core23: 107.65        
Core24: 22.81        Core25: 104.88        
Core26: 10.40        Core27: 105.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.64
Socket1: 101.24
DDR read Latency(ns)
Socket0: 46786.88
Socket1: 246.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.21        Core1: 102.57        
Core2: 24.70        Core3: 104.78        
Core4: 20.84        Core5: 100.11        
Core6: 23.60        Core7: 96.00        
Core8: 29.45        Core9: 56.50        
Core10: 27.96        Core11: 92.30        
Core12: 27.08        Core13: 88.43        
Core14: 27.14        Core15: 91.89        
Core16: 28.48        Core17: 93.18        
Core18: 29.05        Core19: 89.53        
Core20: 30.77        Core21: 92.49        
Core22: 27.72        Core23: 112.91        
Core24: 24.29        Core25: 94.55        
Core26: 26.64        Core27: 95.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.81
Socket1: 95.45
DDR read Latency(ns)
Socket0: 51927.38
Socket1: 246.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.20        Core1: 99.81        
Core2: 21.26        Core3: 101.27        
Core4: 19.25        Core5: 99.54        
Core6: 19.79        Core7: 94.80        
Core8: 19.95        Core9: 45.81        
Core10: 22.86        Core11: 88.09        
Core12: 21.52        Core13: 84.97        
Core14: 23.65        Core15: 91.90        
Core16: 32.10        Core17: 89.22        
Core18: 28.93        Core19: 84.83        
Core20: 23.96        Core21: 94.94        
Core22: 22.25        Core23: 110.20        
Core24: 23.22        Core25: 96.18        
Core26: 23.43        Core27: 90.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 92.81
DDR read Latency(ns)
Socket0: 44904.79
Socket1: 246.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 99.73        
Core2: 25.71        Core3: 99.62        
Core4: 21.71        Core5: 96.74        
Core6: 10.09        Core7: 85.35        
Core8: 20.18        Core9: 53.42        
Core10: 21.30        Core11: 79.50        
Core12: 20.15        Core13: 76.30        
Core14: 22.11        Core15: 88.59        
Core16: 21.79        Core17: 81.25        
Core18: 28.54        Core19: 74.46        
Core20: 18.40        Core21: 98.53        
Core22: 24.53        Core23: 106.17        
Core24: 22.13        Core25: 95.66        
Core26: 20.40        Core27: 81.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 86.91
DDR read Latency(ns)
Socket0: 44986.23
Socket1: 246.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.73        Core1: 100.83        
Core2: 9.96        Core3: 101.20        
Core4: 20.15        Core5: 97.83        
Core6: 20.88        Core7: 86.92        
Core8: 22.91        Core9: 52.28        
Core10: 21.19        Core11: 86.55        
Core12: 18.92        Core13: 79.96        
Core14: 21.17        Core15: 83.64        
Core16: 30.73        Core17: 83.54        
Core18: 28.07        Core19: 83.24        
Core20: 23.17        Core21: 96.54        
Core22: 28.15        Core23: 91.95        
Core24: 24.79        Core25: 99.39        
Core26: 24.66        Core27: 82.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.06
Socket1: 88.81
DDR read Latency(ns)
Socket0: 44606.76
Socket1: 247.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.89        Core1: 99.70        
Core2: 22.87        Core3: 101.73        
Core4: 21.77        Core5: 88.90        
Core6: 26.01        Core7: 85.93        
Core8: 23.25        Core9: 46.33        
Core10: 18.99        Core11: 82.57        
Core12: 23.20        Core13: 84.10        
Core14: 9.88        Core15: 81.83        
Core16: 21.13        Core17: 92.82        
Core18: 20.18        Core19: 83.63        
Core20: 22.37        Core21: 89.14        
Core22: 20.04        Core23: 79.65        
Core24: 28.95        Core25: 108.29        
Core26: 22.01        Core27: 98.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 89.18
DDR read Latency(ns)
Socket0: 36962.42
Socket1: 244.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.67        Core1: 104.34        
Core2: 29.15        Core3: 105.11        
Core4: 19.27        Core5: 98.86        
Core6: 26.01        Core7: 95.39        
Core8: 20.98        Core9: 46.21        
Core10: 21.68        Core11: 94.61        
Core12: 20.53        Core13: 91.88        
Core14: 9.75        Core15: 95.82        
Core16: 21.24        Core17: 97.10        
Core18: 18.43        Core19: 101.57        
Core20: 24.09        Core21: 91.63        
Core22: 20.91        Core23: 99.44        
Core24: 20.13        Core25: 110.29        
Core26: 20.34        Core27: 95.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 98.01
DDR read Latency(ns)
Socket0: 38613.48
Socket1: 246.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.34        Core1: 103.27        
Core2: 20.79        Core3: 100.24        
Core4: 20.48        Core5: 101.30        
Core6: 25.35        Core7: 96.24        
Core8: 22.49        Core9: 43.86        
Core10: 20.00        Core11: 97.07        
Core12: 24.75        Core13: 91.90        
Core14: 9.78        Core15: 89.71        
Core16: 20.72        Core17: 96.64        
Core18: 19.71        Core19: 100.05        
Core20: 30.15        Core21: 89.51        
Core22: 19.78        Core23: 96.13        
Core24: 21.84        Core25: 114.20        
Core26: 25.97        Core27: 94.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.16
Socket1: 96.64
DDR read Latency(ns)
Socket0: 34199.68
Socket1: 246.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 101.79        
Core2: 24.41        Core3: 103.98        
Core4: 22.21        Core5: 98.83        
Core6: 27.92        Core7: 91.76        
Core8: 20.98        Core9: 47.59        
Core10: 27.99        Core11: 93.05        
Core12: 32.29        Core13: 90.07        
Core14: 32.49        Core15: 89.89        
Core16: 29.58        Core17: 91.17        
Core18: 30.74        Core19: 92.64        
Core20: 30.45        Core21: 88.84        
Core22: 23.34        Core23: 91.96        
Core24: 29.15        Core25: 116.04        
Core26: 29.26        Core27: 95.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.03
Socket1: 94.59
DDR read Latency(ns)
Socket0: 42433.24
Socket1: 247.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 77.98        
Core2: 19.30        Core3: 96.85        
Core4: 28.14        Core5: 93.37        
Core6: 23.70        Core7: 73.64        
Core8: 31.04        Core9: 46.25        
Core10: 29.57        Core11: 73.92        
Core12: 22.65        Core13: 81.79        
Core14: 19.18        Core15: 92.74        
Core16: 27.79        Core17: 93.35        
Core18: 10.17        Core19: 77.24        
Core20: 17.48        Core21: 82.30        
Core22: 21.43        Core23: 95.46        
Core24: 20.22        Core25: 100.34        
Core26: 21.92        Core27: 94.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.57
Socket1: 85.48
DDR read Latency(ns)
Socket0: 41531.90
Socket1: 246.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.38        Core1: 80.21        
Core2: 25.48        Core3: 96.18        
Core4: 20.58        Core5: 98.32        
Core6: 24.13        Core7: 78.03        
Core8: 24.71        Core9: 43.75        
Core10: 23.62        Core11: 74.21        
Core12: 9.68        Core13: 80.21        
Core14: 22.81        Core15: 97.29        
Core16: 30.92        Core17: 85.62        
Core18: 21.31        Core19: 75.36        
Core20: 22.98        Core21: 85.23        
Core22: 21.22        Core23: 101.02        
Core24: 23.44        Core25: 100.68        
Core26: 32.24        Core27: 84.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.18
Socket1: 85.53
DDR read Latency(ns)
Socket0: 36425.54
Socket1: 246.08
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.24        Core1: 96.75        
Core2: 24.00        Core3: 105.11        
Core4: 24.26        Core5: 102.01        
Core6: 22.26        Core7: 86.67        
Core8: 23.11        Core9: 42.53        
Core10: 23.15        Core11: 87.52        
Core12: 22.62        Core13: 83.85        
Core14: 24.20        Core15: 87.34        
Core16: 29.88        Core17: 88.13        
Core18: 29.62        Core19: 83.39        
Core20: 23.41        Core21: 104.97        
Core22: 23.06        Core23: 89.07        
Core24: 33.28        Core25: 97.39        
Core26: 21.35        Core27: 86.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.96
Socket1: 89.71
DDR read Latency(ns)
Socket0: 37304.31
Socket1: 245.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.37        Core1: 97.36        
Core2: 20.46        Core3: 112.47        
Core4: 23.15        Core5: 104.08        
Core6: 22.62        Core7: 89.33        
Core8: 19.67        Core9: 45.32        
Core10: 24.30        Core11: 88.19        
Core12: 22.01        Core13: 82.83        
Core14: 24.28        Core15: 89.49        
Core16: 23.38        Core17: 95.28        
Core18: 23.50        Core19: 97.12        
Core20: 9.70        Core21: 96.82        
Core22: 21.09        Core23: 95.38        
Core24: 22.07        Core25: 98.37        
Core26: 20.78        Core27: 98.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.17
Socket1: 93.87
DDR read Latency(ns)
Socket0: 42402.40
Socket1: 247.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 96.03        
Core2: 20.77        Core3: 106.59        
Core4: 25.75        Core5: 98.30        
Core6: 19.48        Core7: 93.35        
Core8: 28.87        Core9: 42.00        
Core10: 20.41        Core11: 78.49        
Core12: 26.61        Core13: 72.49        
Core14: 22.99        Core15: 99.32        
Core16: 21.95        Core17: 90.60        
Core18: 9.81        Core19: 76.19        
Core20: 21.09        Core21: 112.20        
Core22: 21.03        Core23: 90.09        
Core24: 22.03        Core25: 86.55        
Core26: 23.42        Core27: 80.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 87.59
DDR read Latency(ns)
Socket0: 33916.03
Socket1: 246.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 98.42        
Core2: 18.78        Core3: 107.99        
Core4: 18.49        Core5: 101.42        
Core6: 23.08        Core7: 92.46        
Core8: 31.50        Core9: 42.75        
Core10: 23.12        Core11: 86.30        
Core12: 24.52        Core13: 80.64        
Core14: 21.89        Core15: 98.25        
Core16: 27.23        Core17: 78.55        
Core18: 23.51        Core19: 85.79        
Core20: 23.53        Core21: 111.09        
Core22: 22.61        Core23: 94.94        
Core24: 9.92        Core25: 80.18        
Core26: 19.27        Core27: 84.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 89.23
DDR read Latency(ns)
Socket0: 38467.92
Socket1: 246.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.22        Core1: 97.40        
Core2: 30.66        Core3: 107.04        
Core4: 20.38        Core5: 102.19        
Core6: 20.10        Core7: 95.98        
Core8: 31.44        Core9: 47.30        
Core10: 28.03        Core11: 83.92        
Core12: 27.71        Core13: 80.51        
Core14: 30.90        Core15: 91.96        
Core16: 23.56        Core17: 90.16        
Core18: 30.66        Core19: 85.92        
Core20: 29.56        Core21: 95.74        
Core22: 31.81        Core23: 92.15        
Core24: 34.38        Core25: 88.86        
Core26: 33.80        Core27: 85.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 90.70
DDR read Latency(ns)
Socket0: 48276.60
Socket1: 246.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.77        Core1: 97.81        
Core2: 23.68        Core3: 101.31        
Core4: 23.99        Core5: 103.58        
Core6: 19.96        Core7: 90.92        
Core8: 22.07        Core9: 48.21        
Core10: 23.62        Core11: 93.32        
Core12: 30.49        Core13: 87.30        
Core14: 23.48        Core15: 88.95        
Core16: 27.08        Core17: 96.96        
Core18: 25.99        Core19: 90.83        
Core20: 21.80        Core21: 109.76        
Core22: 21.38        Core23: 90.10        
Core24: 10.08        Core25: 102.37        
Core26: 23.36        Core27: 87.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.48
Socket1: 93.18
DDR read Latency(ns)
Socket0: 40921.05
Socket1: 247.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 99.67        
Core2: 23.89        Core3: 97.92        
Core4: 25.85        Core5: 92.81        
Core6: 9.57        Core7: 100.88        
Core8: 19.10        Core9: 47.74        
Core10: 28.14        Core11: 90.68        
Core12: 19.85        Core13: 87.96        
Core14: 23.07        Core15: 90.84        
Core16: 21.51        Core17: 93.09        
Core18: 29.96        Core19: 101.85        
Core20: 32.35        Core21: 96.26        
Core22: 28.18        Core23: 94.81        
Core24: 32.04        Core25: 100.21        
Core26: 31.98        Core27: 105.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.43
Socket1: 94.78
DDR read Latency(ns)
Socket0: 40199.87
Socket1: 244.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.09        Core1: 101.65        
Core2: 20.24        Core3: 95.91        
Core4: 19.65        Core5: 92.90        
Core6: 29.82        Core7: 95.32        
Core8: 20.03        Core9: 50.37        
Core10: 9.43        Core11: 86.96        
Core12: 21.20        Core13: 88.29        
Core14: 23.25        Core15: 92.67        
Core16: 21.60        Core17: 92.55        
Core18: 21.04        Core19: 90.97        
Core20: 21.63        Core21: 97.89        
Core22: 33.49        Core23: 93.71        
Core24: 23.97        Core25: 104.02        
Core26: 25.52        Core27: 90.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.15
Socket1: 92.64
DDR read Latency(ns)
Socket0: 37558.70
Socket1: 246.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.87        Core1: 99.11        
Core2: 21.83        Core3: 100.94        
Core4: 21.09        Core5: 98.75        
Core6: 28.14        Core7: 88.26        
Core8: 21.45        Core9: 47.80        
Core10: 21.10        Core11: 81.72        
Core12: 21.55        Core13: 81.34        
Core14: 20.91        Core15: 85.55        
Core16: 9.84        Core17: 84.16        
Core18: 21.69        Core19: 87.75        
Core20: 21.22        Core21: 89.70        
Core22: 20.96        Core23: 109.25        
Core24: 21.76        Core25: 110.93        
Core26: 28.53        Core27: 84.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.41
Socket1: 89.49
DDR read Latency(ns)
Socket0: 33885.84
Socket1: 246.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 96.15        
Core2: 20.47        Core3: 96.65        
Core4: 24.87        Core5: 95.07        
Core6: 19.47        Core7: 85.06        
Core8: 25.01        Core9: 47.45        
Core10: 24.81        Core11: 78.97        
Core12: 18.68        Core13: 84.61        
Core14: 20.85        Core15: 83.72        
Core16: 9.58        Core17: 100.25        
Core18: 21.57        Core19: 73.95        
Core20: 21.39        Core21: 77.24        
Core22: 20.01        Core23: 94.25        
Core24: 20.94        Core25: 113.35        
Core26: 23.43        Core27: 79.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.20
Socket1: 85.76
DDR read Latency(ns)
Socket0: 37508.76
Socket1: 247.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.70        Core1: 96.29        
Core2: 26.46        Core3: 98.07        
Core4: 29.41        Core5: 91.95        
Core6: 30.09        Core7: 91.53        
Core8: 27.40        Core9: 40.71        
Core10: 24.62        Core11: 73.26        
Core12: 26.88        Core13: 94.18        
Core14: 23.09        Core15: 81.83        
Core16: 23.41        Core17: 107.64        
Core18: 21.79        Core19: 101.98        
Core20: 30.79        Core21: 76.23        
Core22: 23.35        Core23: 78.40        
Core24: 27.15        Core25: 86.00        
Core26: 24.51        Core27: 101.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 87.48
DDR read Latency(ns)
Socket0: 41173.20
Socket1: 247.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 96.61        
Core2: 31.37        Core3: 103.40        
Core4: 21.00        Core5: 89.53        
Core6: 21.19        Core7: 94.43        
Core8: 18.48        Core9: 47.49        
Core10: 31.66        Core11: 85.58        
Core12: 35.59        Core13: 100.25        
Core14: 31.94        Core15: 87.38        
Core16: 43.44        Core17: 88.41        
Core18: 36.07        Core19: 103.02        
Core20: 33.50        Core21: 89.31        
Core22: 24.42        Core23: 108.87        
Core24: 25.62        Core25: 90.83        
Core26: 30.84        Core27: 101.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.52
Socket1: 92.62
DDR read Latency(ns)
Socket0: 45724.69
Socket1: 245.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.95        Core1: 103.74        
Core2: 29.87        Core3: 95.68        
Core4: 29.27        Core5: 98.09        
Core6: 23.35        Core7: 72.31        
Core8: 32.79        Core9: 44.36        
Core10: 28.37        Core11: 81.28        
Core12: 30.26        Core13: 69.90        
Core14: 31.23        Core15: 102.53        
Core16: 31.02        Core17: 73.50        
Core18: 28.93        Core19: 75.94        
Core20: 37.80        Core21: 92.16        
Core22: 32.79        Core23: 87.26        
Core24: 26.27        Core25: 82.58        
Core26: 29.42        Core27: 70.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.53
Socket1: 81.79
DDR read Latency(ns)
Socket0: 48307.28
Socket1: 244.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 92.06        
Core2: 26.84        Core3: 92.14        
Core4: 22.08        Core5: 90.81        
Core6: 23.67        Core7: 90.68        
Core8: 32.63        Core9: 44.09        
Core10: 20.44        Core11: 69.79        
Core12: 24.20        Core13: 64.50        
Core14: 27.52        Core15: 94.39        
Core16: 21.37        Core17: 63.49        
Core18: 22.71        Core19: 81.47        
Core20: 19.04        Core21: 62.18        
Core22: 10.59        Core23: 106.25        
Core24: 18.99        Core25: 76.51        
Core26: 24.10        Core27: 87.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.09
Socket1: 78.58
DDR read Latency(ns)
Socket0: 41249.73
Socket1: 244.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.17        Core1: 101.45        
Core2: 19.75        Core3: 92.97        
Core4: 20.37        Core5: 94.01        
Core6: 27.33        Core7: 74.26        
Core8: 21.93        Core9: 43.37        
Core10: 23.73        Core11: 81.69        
Core12: 22.83        Core13: 63.83        
Core14: 21.58        Core15: 100.98        
Core16: 23.61        Core17: 67.68        
Core18: 19.81        Core19: 65.00        
Core20: 19.17        Core21: 79.02        
Core22: 11.04        Core23: 104.67        
Core24: 19.46        Core25: 81.94        
Core26: 22.15        Core27: 72.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 79.01
DDR read Latency(ns)
Socket0: 36614.56
Socket1: 245.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.05        Core1: 101.22        
Core2: 23.61        Core3: 96.22        
Core4: 19.59        Core5: 97.42        
Core6: 22.30        Core7: 76.58        
Core8: 19.51        Core9: 44.92        
Core10: 20.43        Core11: 80.96        
Core12: 23.73        Core13: 77.92        
Core14: 26.00        Core15: 103.51        
Core16: 22.96        Core17: 80.68        
Core18: 19.00        Core19: 82.74        
Core20: 21.36        Core21: 87.75        
Core22: 10.42        Core23: 94.75        
Core24: 21.63        Core25: 82.91        
Core26: 22.41        Core27: 83.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.21
Socket1: 85.84
DDR read Latency(ns)
Socket0: 40542.70
Socket1: 246.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.24        Core1: 96.03        
Core2: 36.21        Core3: 95.61        
Core4: 24.74        Core5: 97.74        
Core6: 23.36        Core7: 88.98        
Core8: 18.85        Core9: 43.46        
Core10: 28.54        Core11: 89.80        
Core12: 21.23        Core13: 73.92        
Core14: 27.67        Core15: 102.35        
Core16: 22.07        Core17: 77.39        
Core18: 19.94        Core19: 70.02        
Core20: 22.71        Core21: 70.38        
Core22: 20.17        Core23: 102.86        
Core24: 10.20        Core25: 81.78        
Core26: 22.23        Core27: 90.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.97
Socket1: 84.08
DDR read Latency(ns)
Socket0: 39947.44
Socket1: 246.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.24        Core1: 93.54        
Core2: 27.10        Core3: 97.15        
Core4: 30.32        Core5: 92.32        
Core6: 35.38        Core7: 92.08        
Core8: 32.05        Core9: 43.90        
Core10: 22.70        Core11: 93.76        
Core12: 21.70        Core13: 72.99        
Core14: 22.24        Core15: 96.65        
Core16: 29.36        Core17: 69.78        
Core18: 35.19        Core19: 63.27        
Core20: 24.18        Core21: 69.87        
Core22: 33.31        Core23: 110.00        
Core24: 33.05        Core25: 71.77        
Core26: 38.00        Core27: 94.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 81.25
DDR read Latency(ns)
Socket0: 43867.37
Socket1: 245.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 93.01        
Core2: 21.41        Core3: 91.32        
Core4: 20.94        Core5: 101.56        
Core6: 21.65        Core7: 88.80        
Core8: 26.14        Core9: 49.93        
Core10: 19.29        Core11: 69.02        
Core12: 23.90        Core13: 67.29        
Core14: 29.34        Core15: 94.24        
Core16: 22.48        Core17: 102.39        
Core18: 20.50        Core19: 66.42        
Core20: 23.40        Core21: 106.31        
Core22: 10.16        Core23: 70.24        
Core24: 20.19        Core25: 95.03        
Core26: 21.43        Core27: 69.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.12
Socket1: 80.58
DDR read Latency(ns)
Socket0: 38914.19
Socket1: 244.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.35        Core1: 91.17        
Core2: 21.38        Core3: 98.46        
Core4: 20.85        Core5: 103.45        
Core6: 26.98        Core7: 75.85        
Core8: 32.18        Core9: 47.26        
Core10: 29.64        Core11: 66.62        
Core12: 30.22        Core13: 64.15        
Core14: 30.74        Core15: 74.05        
Core16: 32.06        Core17: 98.93        
Core18: 29.46        Core19: 59.15        
Core20: 26.66        Core21: 102.50        
Core22: 32.43        Core23: 95.85        
Core24: 29.91        Core25: 105.28        
Core26: 29.28        Core27: 68.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 78.70
DDR read Latency(ns)
Socket0: 47593.03
Socket1: 245.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 87.89        
Core2: 22.08        Core3: 95.97        
Core4: 26.33        Core5: 99.82        
Core6: 21.49        Core7: 72.00        
Core8: 22.45        Core9: 44.02        
Core10: 24.80        Core11: 70.18        
Core12: 21.83        Core13: 72.50        
Core14: 57.02        Core15: 70.91        
Core16: 23.33        Core17: 97.79        
Core18: 85.44        Core19: 66.45        
Core20: 23.94        Core21: 96.17        
Core22: 10.13        Core23: 95.98        
Core24: 19.96        Core25: 93.29        
Core26: 18.07        Core27: 71.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.76
Socket1: 79.06
DDR read Latency(ns)
Socket0: 37442.64
Socket1: 246.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.03        Core1: 92.00        
Core2: 10.04        Core3: 95.68        
Core4: 18.21        Core5: 102.49        
Core6: 19.99        Core7: 75.11        
Core8: 20.35        Core9: 46.79        
Core10: 22.45        Core11: 73.87        
Core12: 29.94        Core13: 71.28        
Core14: 23.30        Core15: 73.82        
Core16: 22.43        Core17: 99.77        
Core18: 22.69        Core19: 67.54        
Core20: 21.99        Core21: 103.03        
Core22: 23.42        Core23: 86.88        
Core24: 23.95        Core25: 98.97        
Core26: 21.20        Core27: 76.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 81.29
DDR read Latency(ns)
Socket0: 40045.79
Socket1: 247.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 96.26        
Core2: 19.80        Core3: 94.37        
Core4: 20.42        Core5: 101.69        
Core6: 9.81        Core7: 85.94        
Core8: 18.55        Core9: 46.84        
Core10: 20.64        Core11: 85.78        
Core12: 20.52        Core13: 82.56        
Core14: 22.18        Core15: 85.82        
Core16: 27.26        Core17: 99.73        
Core18: 26.51        Core19: 78.35        
Core20: 20.08        Core21: 104.33        
Core22: 28.79        Core23: 81.27        
Core24: 21.98        Core25: 104.82        
Core26: 23.37        Core27: 87.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.78
Socket1: 87.99
DDR read Latency(ns)
Socket0: 39720.72
Socket1: 247.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.74        Core1: 93.10        
Core2: 23.52        Core3: 91.42        
Core4: 9.22        Core5: 98.88        
Core6: 23.02        Core7: 80.68        
Core8: 19.59        Core9: 44.98        
Core10: 23.57        Core11: 71.50        
Core12: 22.30        Core13: 70.38        
Core14: 25.33        Core15: 84.20        
Core16: 23.15        Core17: 97.97        
Core18: 23.14        Core19: 66.68        
Core20: 24.44        Core21: 100.26        
Core22: 31.07        Core23: 73.68        
Core24: 24.45        Core25: 94.70        
Core26: 24.27        Core27: 71.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 79.96
DDR read Latency(ns)
Socket0: 39435.11
Socket1: 246.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.95        Core1: 106.40        
Core2: 23.65        Core3: 107.75        
Core4: 19.53        Core5: 90.24        
Core6: 21.97        Core7: 91.61        
Core8: 24.45        Core9: 45.72        
Core10: 34.52        Core11: 89.67        
Core12: 19.57        Core13: 89.13        
Core14: 23.07        Core15: 97.87        
Core16: 22.03        Core17: 95.60        
Core18: 27.59        Core19: 100.30        
Core20: 22.07        Core21: 102.43        
Core22: 20.68        Core23: 91.37        
Core24: 21.54        Core25: 97.45        
Core26: 25.11        Core27: 101.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.20
Socket1: 96.08
DDR read Latency(ns)
Socket0: 38031.45
Socket1: 245.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.55        Core1: 108.60        
Core2: 20.37        Core3: 110.13        
Core4: 10.52        Core5: 96.30        
Core6: 23.56        Core7: 95.62        
Core8: 21.88        Core9: 45.37        
Core10: 19.33        Core11: 95.69        
Core12: 18.64        Core13: 95.69        
Core14: 18.95        Core15: 95.55        
Core16: 30.91        Core17: 99.69        
Core18: 25.61        Core19: 99.58        
Core20: 21.60        Core21: 102.65        
Core22: 27.88        Core23: 96.81        
Core24: 22.85        Core25: 98.33        
Core26: 19.79        Core27: 104.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 99.19
DDR read Latency(ns)
Socket0: 42937.49
Socket1: 246.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.98        Core1: 107.40        
Core2: 25.04        Core3: 106.00        
Core4: 21.73        Core5: 94.48        
Core6: 23.43        Core7: 96.92        
Core8: 19.53        Core9: 46.01        
Core10: 27.28        Core11: 96.23        
Core12: 21.17        Core13: 92.23        
Core14: 27.83        Core15: 100.21        
Core16: 30.84        Core17: 101.34        
Core18: 30.91        Core19: 98.40        
Core20: 33.27        Core21: 103.24        
Core22: 30.08        Core23: 98.10        
Core24: 29.37        Core25: 96.59        
Core26: 30.36        Core27: 99.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.49
Socket1: 98.82
DDR read Latency(ns)
Socket0: 43389.30
Socket1: 247.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.09        Core1: 102.11        
Core2: 21.73        Core3: 101.97        
Core4: 20.69        Core5: 96.87        
Core6: 23.90        Core7: 92.46        
Core8: 22.41        Core9: 46.96        
Core10: 10.12        Core11: 81.63        
Core12: 20.62        Core13: 78.40        
Core14: 20.83        Core15: 88.30        
Core16: 20.96        Core17: 93.18        
Core18: 23.98        Core19: 86.76        
Core20: 29.94        Core21: 86.61        
Core22: 19.77        Core23: 82.27        
Core24: 21.06        Core25: 98.12        
Core26: 27.16        Core27: 88.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.13
Socket1: 89.14
DDR read Latency(ns)
Socket0: 40305.95
Socket1: 247.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.65        Core1: 100.50        
Core2: 24.48        Core3: 100.63        
Core4: 17.89        Core5: 96.97        
Core6: 26.82        Core7: 91.30        
Core8: 20.49        Core9: 42.96        
Core10: 18.60        Core11: 74.03        
Core12: 19.29        Core13: 74.81        
Core14: 9.65        Core15: 96.71        
Core16: 20.36        Core17: 95.04        
Core18: 23.78        Core19: 78.73        
Core20: 20.93        Core21: 78.53        
Core22: 23.56        Core23: 76.47        
Core24: 26.92        Core25: 94.00        
Core26: 21.00        Core27: 89.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.85
Socket1: 85.93
DDR read Latency(ns)
Socket0: 39739.37
Socket1: 246.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 100.02        
Core2: 26.22        Core3: 98.64        
Core4: 23.11        Core5: 92.36        
Core6: 29.87        Core7: 88.57        
Core8: 22.12        Core9: 39.55        
Core10: 31.59        Core11: 76.10        
Core12: 22.19        Core13: 72.47        
Core14: 9.45        Core15: 84.09        
Core16: 23.91        Core17: 85.44        
Core18: 22.55        Core19: 78.80        
Core20: 23.59        Core21: 75.16        
Core22: 23.57        Core23: 75.03        
Core24: 24.15        Core25: 95.93        
Core26: 21.95        Core27: 104.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.10
Socket1: 83.76
DDR read Latency(ns)
Socket0: 40406.59
Socket1: 247.26
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 102.83        
Core2: 30.74        Core3: 104.62        
Core4: 20.28        Core5: 100.62        
Core6: 19.86        Core7: 97.34        
Core8: 21.49        Core9: 55.32        
Core10: 20.07        Core11: 94.47        
Core12: 27.76        Core13: 94.91        
Core14: 29.50        Core15: 98.67        
Core16: 20.68        Core17: 94.75        
Core18: 28.22        Core19: 100.65        
Core20: 22.85        Core21: 96.87        
Core22: 19.39        Core23: 98.68        
Core24: 22.69        Core25: 103.73        
Core26: 10.02        Core27: 96.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 98.53
DDR read Latency(ns)
Socket0: 38979.84
Socket1: 246.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.15        Core1: 103.07        
Core2: 20.78        Core3: 102.80        
Core4: 22.46        Core5: 99.49        
Core6: 19.53        Core7: 97.21        
Core8: 20.93        Core9: 52.66        
Core10: 28.25        Core11: 95.18        
Core12: 21.87        Core13: 96.49        
Core14: 20.29        Core15: 98.76        
Core16: 22.75        Core17: 102.98        
Core18: 22.44        Core19: 98.28        
Core20: 23.45        Core21: 94.58        
Core22: 18.28        Core23: 97.66        
Core24: 22.25        Core25: 104.11        
Core26: 9.97        Core27: 92.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.12
Socket1: 98.19
DDR read Latency(ns)
Socket0: 39189.14
Socket1: 246.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.34        Core1: 97.13        
Core2: 23.06        Core3: 100.99        
Core4: 20.47        Core5: 96.61        
Core6: 22.28        Core7: 89.25        
Core8: 21.57        Core9: 46.68        
Core10: 24.86        Core11: 87.71        
Core12: 21.09        Core13: 86.87        
Core14: 22.84        Core15: 93.68        
Core16: 21.46        Core17: 103.68        
Core18: 22.25        Core19: 94.38        
Core20: 23.91        Core21: 98.38        
Core22: 19.36        Core23: 92.69        
Core24: 21.18        Core25: 104.22        
Core26: 21.50        Core27: 84.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 93.53
DDR read Latency(ns)
Socket0: 35823.33
Socket1: 246.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.24        Core1: 95.84        
Core2: 30.41        Core3: 102.94        
Core4: 32.04        Core5: 97.82        
Core6: 28.76        Core7: 75.55        
Core8: 28.31        Core9: 48.43        
Core10: 29.31        Core11: 97.67        
Core12: 28.06        Core13: 84.89        
Core14: 30.17        Core15: 72.97        
Core16: 31.00        Core17: 73.89        
Core18: 26.93        Core19: 103.96        
Core20: 31.09        Core21: 96.68        
Core22: 22.72        Core23: 97.13        
Core24: 26.62        Core25: 97.79        
Core26: 29.96        Core27: 72.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.82
Socket1: 87.20
DDR read Latency(ns)
Socket0: 44319.45
Socket1: 246.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.33        Core1: 99.33        
Core2: 22.09        Core3: 105.73        
Core4: 18.52        Core5: 96.29        
Core6: 22.24        Core7: 89.06        
Core8: 25.09        Core9: 50.01        
Core10: 19.81        Core11: 75.42        
Core12: 22.48        Core13: 70.71        
Core14: 21.99        Core15: 72.23        
Core16: 20.07        Core17: 71.94        
Core18: 19.27        Core19: 79.66        
Core20: 24.98        Core21: 85.51        
Core22: 19.06        Core23: 97.62        
Core24: 20.78        Core25: 94.56        
Core26: 9.62        Core27: 85.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.82
Socket1: 84.40
DDR read Latency(ns)
Socket0: 37844.60
Socket1: 246.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.55        Core1: 102.61        
Core2: 22.37        Core3: 105.22        
Core4: 24.48        Core5: 93.49        
Core6: 19.57        Core7: 89.57        
Core8: 22.14        Core9: 53.01        
Core10: 22.18        Core11: 80.61        
Core12: 22.97        Core13: 75.40        
Core14: 29.91        Core15: 81.44        
Core16: 21.92        Core17: 85.43        
Core18: 25.78        Core19: 86.77        
Core20: 25.34        Core21: 84.54        
Core22: 19.77        Core23: 96.85        
Core24: 10.20        Core25: 94.21        
Core26: 22.24        Core27: 85.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 87.88
DDR read Latency(ns)
Socket0: 38962.00
Socket1: 247.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.88        Core1: 95.75        
Core2: 25.23        Core3: 95.56        
Core4: 23.15        Core5: 89.02        
Core6: 23.44        Core7: 59.23        
Core8: 20.20        Core9: 43.87        
Core10: 10.34        Core11: 59.64        
Core12: 21.26        Core13: 96.22        
Core14: 17.67        Core15: 97.65        
Core16: 20.45        Core17: 64.96        
Core18: 21.73        Core19: 57.36        
Core20: 30.62        Core21: 81.40        
Core22: 22.33        Core23: 93.29        
Core24: 30.34        Core25: 98.97        
Core26: 20.39        Core27: 57.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 74.00
DDR read Latency(ns)
Socket0: 36282.08
Socket1: 243.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.96        Core1: 95.61        
Core2: 20.56        Core3: 92.00        
Core4: 21.91        Core5: 88.51        
Core6: 22.01        Core7: 60.19        
Core8: 21.77        Core9: 44.67        
Core10: 19.85        Core11: 82.42        
Core12: 23.37        Core13: 86.37        
Core14: 9.93        Core15: 102.03        
Core16: 20.04        Core17: 58.54        
Core18: 22.76        Core19: 60.98        
Core20: 26.63        Core21: 80.36        
Core22: 23.53        Core23: 84.07        
Core24: 32.59        Core25: 103.07        
Core26: 23.14        Core27: 59.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 75.82
DDR read Latency(ns)
Socket0: 35249.94
Socket1: 244.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 96.03        
Core2: 21.44        Core3: 93.07        
Core4: 21.88        Core5: 87.93        
Core6: 23.76        Core7: 68.87        
Core8: 20.98        Core9: 42.36        
Core10: 28.47        Core11: 65.17        
Core12: 21.46        Core13: 93.38        
Core14: 23.26        Core15: 96.03        
Core16: 21.74        Core17: 61.98        
Core18: 10.28        Core19: 63.85        
Core20: 23.95        Core21: 80.56        
Core22: 23.18        Core23: 89.40        
Core24: 19.39        Core25: 79.03        
Core26: 21.07        Core27: 65.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 75.16
DDR read Latency(ns)
Socket0: 33140.48
Socket1: 244.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.52        Core1: 95.20        
Core2: 23.57        Core3: 92.60        
Core4: 22.89        Core5: 93.93        
Core6: 28.24        Core7: 88.19        
Core8: 24.93        Core9: 48.88        
Core10: 26.64        Core11: 75.07        
Core12: 21.11        Core13: 101.42        
Core14: 23.05        Core15: 100.51        
Core16: 27.72        Core17: 75.90        
Core18: 28.33        Core19: 76.33        
Core20: 29.68        Core21: 85.00        
Core22: 28.55        Core23: 75.27        
Core24: 30.53        Core25: 95.04        
Core26: 31.91        Core27: 79.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.08
Socket1: 83.88
DDR read Latency(ns)
Socket0: 41590.29
Socket1: 246.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.87        Core1: 95.88        
Core2: 20.84        Core3: 93.67        
Core4: 18.32        Core5: 92.37        
Core6: 9.92        Core7: 65.66        
Core8: 18.93        Core9: 44.30        
Core10: 32.96        Core11: 65.67        
Core12: 26.78        Core13: 95.63        
Core14: 21.76        Core15: 94.43        
Core16: 25.30        Core17: 58.70        
Core18: 20.05        Core19: 57.50        
Core20: 21.27        Core21: 82.94        
Core22: 23.78        Core23: 91.44        
Core24: 23.25        Core25: 103.41        
Core26: 30.38        Core27: 57.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 74.92
DDR read Latency(ns)
Socket0: 38099.43
Socket1: 243.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.29        Core1: 92.53        
Core2: 26.93        Core3: 95.12        
Core4: 25.00        Core5: 93.90        
Core6: 35.89        Core7: 73.30        
Core8: 25.38        Core9: 45.32        
Core10: 34.97        Core11: 63.83        
Core12: 22.36        Core13: 98.50        
Core14: 31.38        Core15: 61.44        
Core16: 22.28        Core17: 77.14        
Core18: 20.80        Core19: 64.23        
Core20: 23.10        Core21: 82.29        
Core22: 32.27        Core23: 84.86        
Core24: 21.40        Core25: 99.99        
Core26: 10.73        Core27: 73.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.86
Socket1: 77.09
DDR read Latency(ns)
Socket0: 34373.98
Socket1: 244.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.92        Core1: 95.73        
Core2: 29.70        Core3: 99.01        
Core4: 20.22        Core5: 98.30        
Core6: 23.33        Core7: 86.92        
Core8: 21.81        Core9: 48.43        
Core10: 24.54        Core11: 82.68        
Core12: 9.50        Core13: 75.92        
Core14: 29.39        Core15: 78.24        
Core16: 19.46        Core17: 91.74        
Core18: 22.27        Core19: 77.53        
Core20: 24.67        Core21: 72.58        
Core22: 21.71        Core23: 78.08        
Core24: 27.68        Core25: 111.28        
Core26: 25.41        Core27: 97.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.71
Socket1: 85.52
DDR read Latency(ns)
Socket0: 36001.21
Socket1: 245.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.21        Core1: 93.02        
Core2: 21.13        Core3: 98.81        
Core4: 20.82        Core5: 101.34        
Core6: 22.00        Core7: 81.47        
Core8: 28.99        Core9: 43.98        
Core10: 20.10        Core11: 80.82        
Core12: 27.92        Core13: 80.35        
Core14: 19.49        Core15: 76.93        
Core16: 21.52        Core17: 95.67        
Core18: 22.32        Core19: 69.42        
Core20: 25.79        Core21: 80.68        
Core22: 20.68        Core23: 84.71        
Core24: 20.42        Core25: 109.28        
Core26: 26.02        Core27: 83.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.72
Socket1: 84.75
DDR read Latency(ns)
Socket0: 37176.19
Socket1: 246.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.08        Core1: 98.15        
Core2: 10.70        Core3: 82.06        
Core4: 20.35        Core5: 101.24        
Core6: 25.26        Core7: 89.20        
Core8: 20.25        Core9: 45.57        
Core10: 18.66        Core11: 104.99        
Core12: 21.63        Core13: 94.89        
Core14: 20.28        Core15: 76.97        
Core16: 21.67        Core17: 74.63        
Core18: 21.49        Core19: 84.80        
Core20: 26.05        Core21: 100.11        
Core22: 22.23        Core23: 75.47        
Core24: 23.30        Core25: 107.67        
Core26: 19.09        Core27: 107.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 88.24
DDR read Latency(ns)
Socket0: 35415.30
Socket1: 246.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.71        Core1: 96.95        
Core2: 22.99        Core3: 88.98        
Core4: 20.11        Core5: 104.36        
Core6: 19.41        Core7: 96.71        
Core8: 20.27        Core9: 45.16        
Core10: 21.36        Core11: 109.35        
Core12: 26.64        Core13: 75.30        
Core14: 16.80        Core15: 79.00        
Core16: 29.27        Core17: 73.67        
Core18: 20.18        Core19: 99.56        
Core20: 22.96        Core21: 74.02        
Core22: 22.17        Core23: 72.40        
Core24: 22.15        Core25: 106.02        
Core26: 19.41        Core27: 113.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.31
Socket1: 85.96
DDR read Latency(ns)
Socket0: 38881.94
Socket1: 247.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.93        Core1: 100.01        
Core2: 31.78        Core3: 94.51        
Core4: 26.53        Core5: 102.97        
Core6: 30.21        Core7: 101.28        
Core8: 33.51        Core9: 46.05        
Core10: 28.04        Core11: 73.86        
Core12: 30.60        Core13: 70.80        
Core14: 21.06        Core15: 73.33        
Core16: 27.91        Core17: 70.87        
Core18: 31.78        Core19: 97.18        
Core20: 28.75        Core21: 82.65        
Core22: 29.65        Core23: 74.67        
Core24: 27.36        Core25: 107.36        
Core26: 29.73        Core27: 115.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.50
Socket1: 84.61
DDR read Latency(ns)
Socket0: 46822.33
Socket1: 246.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 98.32        
Core2: 25.20        Core3: 97.36        
Core4: 9.89        Core5: 104.99        
Core6: 20.33        Core7: 104.17        
Core8: 19.85        Core9: 46.73        
Core10: 22.27        Core11: 88.54        
Core12: 22.38        Core13: 81.19        
Core14: 30.11        Core15: 87.28        
Core16: 21.26        Core17: 78.97        
Core18: 20.38        Core19: 99.81        
Core20: 23.07        Core21: 78.43        
Core22: 24.09        Core23: 79.07        
Core24: 27.51        Core25: 111.85        
Core26: 23.11        Core27: 119.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 89.67
DDR read Latency(ns)
Socket0: 41484.17
Socket1: 247.92
