Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Mar 24 03:47:54 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.171        0.000                      0                11207        0.019        0.000                      0                11207        9.020        0.000                       0                  4519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.171        0.000                      0                11207        0.019        0.000                      0                11207        9.020        0.000                       0                  4519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.392ns  (logic 8.534ns (44.007%)  route 10.858ns (55.993%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=1 LUT4=6 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.909     8.628    system_i/EV/SD_0/act[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.752 r  system_i/EV/SD_0/out00_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.752    system_i/EV/SD_0/out00_carry__2_i_13_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.302 r  system_i/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.302    system_i/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  system_i/EV/SD_0/out00_carry__3_i_9/O[1]
                         net (fo=5, routed)           0.753    10.390    system_i/EV/SD_0/inst/mult0/p0/in006_out[5]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.303    10.693 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6/O
                         net (fo=1, routed)           0.000    10.693    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.225 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.225    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.559 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.595    12.154    system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_n_6
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.457 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    12.457    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_9_0[1]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.007    system_i/EV/SD_0/inst/mult0/p1/out00_carry__5_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.341 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.594    13.935    system_i/EV/SD_0/inst/mult0/p1/O[1]
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.303    14.238 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.238    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.881 f  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.939    15.820    system_i/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.307    16.127 r  system_i/EV/SD_0/inst/gsg0/panjang_w0[1]_INST_0/O
                         net (fo=11, routed)          1.169    17.296    system_i/EV/SD_0/panjang_w0[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I2_O)        0.124    17.420 r  system_i/EV/SD_0/next_state[0]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    17.420    system_i/EV/SD_0/next_state[0]_INST_0_i_72_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.952 r  system_i/EV/SD_0/next_state[0]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.952    system_i/EV/SD_0/next_state[0]_INST_0_i_48_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.066 r  system_i/EV/SD_0/next_state[0]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.066    system_i/EV/SD_0/next_state[0]_INST_0_i_30_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.180 r  system_i/EV/SD_0/next_state[0]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.180    system_i/EV/SD_0/next_state[0]_INST_0_i_12_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.294 f  system_i/EV/SD_0/next_state[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.421    19.714    system_i/EV/SD_0/comp/w_level_r049_in
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.838 r  system_i/EV/SD_0/next_state[0]_INST_0/O
                         net (fo=21, routed)          0.932    20.771    system_i/EV/RD_0/inst/analyzer0/reg1/state[0]
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.895 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_5__0/O
                         net (fo=2, routed)           0.619    21.514    system_i/EV/RD_0/inst/analyzer0/reg1/state_5_sn_1
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.638 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_2__1/O
                         net (fo=1, routed)           0.622    22.259    system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_2__1_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.383 r  system_i/EV/RD_0/inst/analyzer0/reg1/out0[0]_i_1__1/O
                         net (fo=1, routed)           0.000    22.383    system_i/EV/RD_0/inst/analyzer0/reg1/w_min0[0]
    SLICE_X46Y65         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.472    22.651    system_i/EV/RD_0/inst/analyzer0/reg1/clk
    SLICE_X46Y65         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]/C
                         clock pessimism              0.129    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.077    22.555    system_i/EV/RD_0/inst/analyzer0/reg1/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.555    
                         arrival time                         -22.383    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 8.850ns (46.879%)  route 10.028ns (53.121%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.952     8.671    system_i/EV/SD_0/act[1]
    SLICE_X58Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.795 r  system_i/EV/SD_0/out00_carry__2_i_13__0/O
                         net (fo=1, routed)           0.000     8.795    system_i/EV/SD_0/out00_carry__2_i_13__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/EV/SD_0/out00_carry__2_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/EV/SD_0/out00_carry__2_i_9__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.651 r  system_i/EV/SD_0/out00_carry__3_i_9__0/O[1]
                         net (fo=5, routed)           0.594    10.246    system_i/EV/SD_0/inst/mult1/p0/in004_out[5]
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.306    10.552 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5/O
                         net (fo=1, routed)           0.000    10.552    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.953 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.953    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.287 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.615    11.902    system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_n_6
    SLICE_X60Y70         LUT4 (Prop_lut4_I3_O)        0.303    12.205 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    12.205    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_9_0[1]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.755    system_i/EV/SD_0/inst/mult1/p1/out00_carry__4_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.089 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.722    13.811    system_i/EV/SD_0/inst/mult1/p1/out00[25]
    SLICE_X55Y71         LUT3 (Prop_lut3_I1_O)        0.303    14.114 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.114    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.664 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.664    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.977 f  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.928    15.905    system_i/EV/SD_0/inst/gsg0/out00_0[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    16.211 r  system_i/EV/SD_0/inst/gsg0/panjang_w1[12]_INST_0/O
                         net (fo=11, routed)          1.108    17.319    system_i/EV/SD_0/inst/gsg0/init_panjang_r1[30][12]
    SLICE_X50Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.443 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    17.443    system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_64_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.823 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.823    system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_31_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.940 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.940    system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_4_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.057 f  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.139    19.196    system_i/EV/SD_0/inst/gsg0/init_panjang_r1[31]_1[0]
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.150    19.346 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0/O
                         net (fo=24, routed)          1.212    20.558    system_i/EV/RD_0/inst/analyzer0/reg0/state[3]
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.348    20.906 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_5/O
                         net (fo=1, routed)           0.000    20.906    system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_5_n_0
    SLICE_X46Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    21.120 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]_i_3/O
                         net (fo=1, routed)           0.452    21.572    system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]_i_3_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.297    21.869 r  system_i/EV/RD_0/inst/analyzer0/reg0/out0[0]_i_1__0/O
                         net (fo=1, routed)           0.000    21.869    system_i/EV/RD_0/inst/analyzer0/reg0/w_max0[0]
    SLICE_X46Y64         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.473    22.652    system_i/EV/RD_0/inst/analyzer0/reg0/clk
    SLICE_X46Y64         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.079    22.558    system_i/EV/RD_0/inst/analyzer0/reg0/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.332ns  (logic 8.162ns (44.523%)  route 10.170ns (55.476%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 22.775 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.909     8.628    system_i/EV/SD_0/act[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.752 r  system_i/EV/SD_0/out00_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.752    system_i/EV/SD_0/out00_carry__2_i_13_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.302 r  system_i/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.302    system_i/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  system_i/EV/SD_0/out00_carry__3_i_9/O[1]
                         net (fo=5, routed)           0.753    10.390    system_i/EV/SD_0/inst/mult0/p0/in006_out[5]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.303    10.693 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6/O
                         net (fo=1, routed)           0.000    10.693    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.225 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.225    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.559 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.595    12.154    system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_n_6
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.457 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    12.457    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_9_0[1]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.007    system_i/EV/SD_0/inst/mult0/p1/out00_carry__5_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.341 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.594    13.935    system_i/EV/SD_0/inst/mult0/p1/O[1]
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.303    14.238 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.238    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.881 f  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.939    15.820    system_i/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.307    16.127 r  system_i/EV/SD_0/inst/gsg0/panjang_w0[1]_INST_0/O
                         net (fo=11, routed)          1.169    17.296    system_i/EV/SD_0/panjang_w0[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I2_O)        0.124    17.420 r  system_i/EV/SD_0/next_state[0]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    17.420    system_i/EV/SD_0/next_state[0]_INST_0_i_72_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.952 r  system_i/EV/SD_0/next_state[0]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.952    system_i/EV/SD_0/next_state[0]_INST_0_i_48_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.066 r  system_i/EV/SD_0/next_state[0]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.066    system_i/EV/SD_0/next_state[0]_INST_0_i_30_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.180 r  system_i/EV/SD_0/next_state[0]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.180    system_i/EV/SD_0/next_state[0]_INST_0_i_12_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.294 f  system_i/EV/SD_0/next_state[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.421    19.714    system_i/EV/SD_0/comp/w_level_r049_in
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.838 r  system_i/EV/SD_0/next_state[0]_INST_0/O
                         net (fo=21, routed)          1.484    21.323    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.596    22.775    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.890    
                         clock uncertainty           -0.302    22.588    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    22.022    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.022    
                         arrival time                         -21.323    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.208ns  (logic 8.162ns (44.826%)  route 10.046ns (55.174%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.909     8.628    system_i/EV/SD_0/act[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.752 r  system_i/EV/SD_0/out00_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.752    system_i/EV/SD_0/out00_carry__2_i_13_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.302 r  system_i/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.302    system_i/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  system_i/EV/SD_0/out00_carry__3_i_9/O[1]
                         net (fo=5, routed)           0.753    10.390    system_i/EV/SD_0/inst/mult0/p0/in006_out[5]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.303    10.693 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6/O
                         net (fo=1, routed)           0.000    10.693    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.225 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.225    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.559 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.595    12.154    system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_n_6
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.457 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    12.457    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_9_0[1]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.007    system_i/EV/SD_0/inst/mult0/p1/out00_carry__5_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.341 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.594    13.935    system_i/EV/SD_0/inst/mult0/p1/O[1]
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.303    14.238 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.238    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.881 f  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.939    15.820    system_i/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.307    16.127 r  system_i/EV/SD_0/inst/gsg0/panjang_w0[1]_INST_0/O
                         net (fo=11, routed)          1.169    17.296    system_i/EV/SD_0/panjang_w0[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I2_O)        0.124    17.420 r  system_i/EV/SD_0/next_state[0]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    17.420    system_i/EV/SD_0/next_state[0]_INST_0_i_72_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.952 r  system_i/EV/SD_0/next_state[0]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.952    system_i/EV/SD_0/next_state[0]_INST_0_i_48_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.066 r  system_i/EV/SD_0/next_state[0]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.066    system_i/EV/SD_0/next_state[0]_INST_0_i_30_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.180 r  system_i/EV/SD_0/next_state[0]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.180    system_i/EV/SD_0/next_state[0]_INST_0_i_12_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.294 f  system_i/EV/SD_0/next_state[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.421    19.714    system_i/EV/SD_0/comp/w_level_r049_in
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.838 r  system_i/EV/SD_0/next_state[0]_INST_0/O
                         net (fo=21, routed)          1.361    21.199    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.522    22.701    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.129    22.830    
                         clock uncertainty           -0.302    22.528    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.962    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.962    
                         arrival time                         -21.199    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/CU_0/inst/FSM_onehot_ns_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.877ns  (logic 8.410ns (44.551%)  route 10.467ns (55.449%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.909     8.628    system_i/EV/SD_0/act[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.752 r  system_i/EV/SD_0/out00_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.752    system_i/EV/SD_0/out00_carry__2_i_13_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.302 r  system_i/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.302    system_i/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  system_i/EV/SD_0/out00_carry__3_i_9/O[1]
                         net (fo=5, routed)           0.753    10.390    system_i/EV/SD_0/inst/mult0/p0/in006_out[5]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.303    10.693 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6/O
                         net (fo=1, routed)           0.000    10.693    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.225 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.225    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.559 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.595    12.154    system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_n_6
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.457 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    12.457    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_9_0[1]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.007    system_i/EV/SD_0/inst/mult0/p1/out00_carry__5_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.341 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.594    13.935    system_i/EV/SD_0/inst/mult0/p1/O[1]
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.303    14.238 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.238    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.881 f  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.939    15.820    system_i/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.307    16.127 r  system_i/EV/SD_0/inst/gsg0/panjang_w0[1]_INST_0/O
                         net (fo=11, routed)          1.169    17.296    system_i/EV/SD_0/panjang_w0[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I2_O)        0.124    17.420 r  system_i/EV/SD_0/next_state[0]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    17.420    system_i/EV/SD_0/next_state[0]_INST_0_i_72_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.952 r  system_i/EV/SD_0/next_state[0]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.952    system_i/EV/SD_0/next_state[0]_INST_0_i_48_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.066 r  system_i/EV/SD_0/next_state[0]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.066    system_i/EV/SD_0/next_state[0]_INST_0_i_30_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.180 r  system_i/EV/SD_0/next_state[0]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.180    system_i/EV/SD_0/next_state[0]_INST_0_i_12_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.294 f  system_i/EV/SD_0/next_state[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.421    19.714    system_i/EV/SD_0/comp/w_level_r049_in
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.838 r  system_i/EV/SD_0/next_state[0]_INST_0/O
                         net (fo=21, routed)          1.356    21.195    system_i/EV/SD_0/inst/gsg0/goal_sig_0[0]
    SLICE_X54Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.319 f  system_i/EV/SD_0/inst/gsg0/goal_sig_INST_0/O
                         net (fo=2, routed)           0.426    21.744    system_i/CU_0/inst/goal_sig
    SLICE_X57Y63         LUT4 (Prop_lut4_I2_O)        0.124    21.868 r  system_i/CU_0/inst/FSM_onehot_ns[5]_i_1/O
                         net (fo=1, routed)           0.000    21.868    system_i/CU_0/inst/FSM_onehot_ns[5]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_ns_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.532    22.711    system_i/CU_0/inst/clk
    SLICE_X57Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_ns_reg[5]/C
                         clock pessimism              0.229    22.940    
                         clock uncertainty           -0.302    22.638    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)        0.029    22.667    system_i/CU_0/inst/FSM_onehot_ns_reg[5]
  -------------------------------------------------------------------
                         required time                         22.667    
                         arrival time                         -21.868    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.157ns  (logic 8.162ns (44.952%)  route 9.995ns (55.048%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.909     8.628    system_i/EV/SD_0/act[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.752 r  system_i/EV/SD_0/out00_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.752    system_i/EV/SD_0/out00_carry__2_i_13_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.302 r  system_i/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.302    system_i/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  system_i/EV/SD_0/out00_carry__3_i_9/O[1]
                         net (fo=5, routed)           0.753    10.390    system_i/EV/SD_0/inst/mult0/p0/in006_out[5]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.303    10.693 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6/O
                         net (fo=1, routed)           0.000    10.693    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.225 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.225    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.559 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.595    12.154    system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_n_6
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.457 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    12.457    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_9_0[1]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.007    system_i/EV/SD_0/inst/mult0/p1/out00_carry__5_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.341 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.594    13.935    system_i/EV/SD_0/inst/mult0/p1/O[1]
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.303    14.238 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.238    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.881 f  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.939    15.820    system_i/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.307    16.127 r  system_i/EV/SD_0/inst/gsg0/panjang_w0[1]_INST_0/O
                         net (fo=11, routed)          1.169    17.296    system_i/EV/SD_0/panjang_w0[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I2_O)        0.124    17.420 r  system_i/EV/SD_0/next_state[0]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    17.420    system_i/EV/SD_0/next_state[0]_INST_0_i_72_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.952 r  system_i/EV/SD_0/next_state[0]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.952    system_i/EV/SD_0/next_state[0]_INST_0_i_48_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.066 r  system_i/EV/SD_0/next_state[0]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.066    system_i/EV/SD_0/next_state[0]_INST_0_i_30_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.180 r  system_i/EV/SD_0/next_state[0]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.180    system_i/EV/SD_0/next_state[0]_INST_0_i_12_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.294 f  system_i/EV/SD_0/next_state[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.421    19.714    system_i/EV/SD_0/comp/w_level_r049_in
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.838 r  system_i/EV/SD_0/next_state[0]_INST_0/O
                         net (fo=21, routed)          1.310    21.148    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.521    22.700    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.129    22.829    
                         clock uncertainty           -0.302    22.527    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.961    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                         -21.148    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/CU_0/inst/FSM_onehot_ns_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.871ns  (logic 8.404ns (44.534%)  route 10.467ns (55.466%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=2 LUT4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.909     8.628    system_i/EV/SD_0/act[1]
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.752 r  system_i/EV/SD_0/out00_carry__2_i_13/O
                         net (fo=1, routed)           0.000     8.752    system_i/EV/SD_0/out00_carry__2_i_13_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.302 r  system_i/EV/SD_0/out00_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.302    system_i/EV/SD_0/out00_carry__2_i_9_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  system_i/EV/SD_0/out00_carry__3_i_9/O[1]
                         net (fo=5, routed)           0.753    10.390    system_i/EV/SD_0/inst/mult0/p0/in006_out[5]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.303    10.693 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6/O
                         net (fo=1, routed)           0.000    10.693    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_i_8__6_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.225 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.225    system_i/EV/SD_0/inst/mult0/p0/out00_carry__4_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.559 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5/O[1]
                         net (fo=1, routed)           0.595    12.154    system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_n_6
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.303    12.457 r  system_i/EV/SD_0/inst/mult0/p0/out00_carry__5_i_7__2/O
                         net (fo=1, routed)           0.000    12.457    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_9_0[1]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.007 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.007    system_i/EV/SD_0/inst/mult0/p1/out00_carry__5_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.341 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__6/O[1]
                         net (fo=2, routed)           0.594    13.935    system_i/EV/SD_0/inst/mult0/p1/O[1]
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.303    14.238 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    14.238    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_7_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.881 f  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.939    15.820    system_i/EV/SD_0/inst/gsg0/out00[31]
    SLICE_X57Y67         LUT4 (Prop_lut4_I3_O)        0.307    16.127 r  system_i/EV/SD_0/inst/gsg0/panjang_w0[1]_INST_0/O
                         net (fo=11, routed)          1.169    17.296    system_i/EV/SD_0/panjang_w0[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I2_O)        0.124    17.420 r  system_i/EV/SD_0/next_state[0]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    17.420    system_i/EV/SD_0/next_state[0]_INST_0_i_72_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.952 r  system_i/EV/SD_0/next_state[0]_INST_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.952    system_i/EV/SD_0/next_state[0]_INST_0_i_48_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.066 r  system_i/EV/SD_0/next_state[0]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.066    system_i/EV/SD_0/next_state[0]_INST_0_i_30_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.180 r  system_i/EV/SD_0/next_state[0]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.180    system_i/EV/SD_0/next_state[0]_INST_0_i_12_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.294 f  system_i/EV/SD_0/next_state[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           1.421    19.714    system_i/EV/SD_0/comp/w_level_r049_in
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.838 r  system_i/EV/SD_0/next_state[0]_INST_0/O
                         net (fo=21, routed)          1.356    21.195    system_i/EV/SD_0/inst/gsg0/goal_sig_0[0]
    SLICE_X54Y64         LUT6 (Prop_lut6_I3_O)        0.124    21.319 r  system_i/EV/SD_0/inst/gsg0/goal_sig_INST_0/O
                         net (fo=2, routed)           0.426    21.744    system_i/CU_0/inst/goal_sig
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.118    21.862 r  system_i/CU_0/inst/FSM_onehot_ns[6]_i_1/O
                         net (fo=1, routed)           0.000    21.862    system_i/CU_0/inst/FSM_onehot_ns[6]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_ns_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.532    22.711    system_i/CU_0/inst/clk
    SLICE_X57Y63         FDRE                                         r  system_i/CU_0/inst/FSM_onehot_ns_reg[6]/C
                         clock pessimism              0.229    22.940    
                         clock uncertainty           -0.302    22.638    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)        0.075    22.713    system_i/CU_0/inst/FSM_onehot_ns_reg[6]
  -------------------------------------------------------------------
                         required time                         22.713    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.038ns  (logic 8.225ns (45.598%)  route 9.813ns (54.402%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.952     8.671    system_i/EV/SD_0/act[1]
    SLICE_X58Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.795 r  system_i/EV/SD_0/out00_carry__2_i_13__0/O
                         net (fo=1, routed)           0.000     8.795    system_i/EV/SD_0/out00_carry__2_i_13__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/EV/SD_0/out00_carry__2_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/EV/SD_0/out00_carry__2_i_9__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.651 r  system_i/EV/SD_0/out00_carry__3_i_9__0/O[1]
                         net (fo=5, routed)           0.594    10.246    system_i/EV/SD_0/inst/mult1/p0/in004_out[5]
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.306    10.552 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5/O
                         net (fo=1, routed)           0.000    10.552    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.953 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.953    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.287 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.615    11.902    system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_n_6
    SLICE_X60Y70         LUT4 (Prop_lut4_I3_O)        0.303    12.205 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    12.205    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_9_0[1]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.755    system_i/EV/SD_0/inst/mult1/p1/out00_carry__4_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.089 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.722    13.811    system_i/EV/SD_0/inst/mult1/p1/out00[25]
    SLICE_X55Y71         LUT3 (Prop_lut3_I1_O)        0.303    14.114 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.114    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.664 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.664    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.977 f  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.856    15.833    system_i/EV/SD_0/inst/gsg0/out00_0[31]
    SLICE_X54Y65         LUT4 (Prop_lut4_I3_O)        0.306    16.139 r  system_i/EV/SD_0/inst/gsg0/panjang_w1[0]_INST_0/O
                         net (fo=11, routed)          1.038    17.176    system_i/EV/SD_0/panjang_w1[0]
    SLICE_X47Y66         LUT4 (Prop_lut4_I1_O)        0.124    17.300 r  system_i/EV/SD_0/next_state[2]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    17.300    system_i/EV/SD_0/next_state[2]_INST_0_i_64_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.832 r  system_i/EV/SD_0/next_state[2]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.832    system_i/EV/SD_0/next_state[2]_INST_0_i_39_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.946 r  system_i/EV/SD_0/next_state[2]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.946    system_i/EV/SD_0/next_state[2]_INST_0_i_21_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.060 r  system_i/EV/SD_0/next_state[2]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.060    system_i/EV/SD_0/next_state[2]_INST_0_i_3_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.174 f  system_i/EV/SD_0/next_state[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.268    19.443    system_i/EV/SD_0/comp/w_level_r14
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.567 r  system_i/EV/SD_0/next_state[2]_INST_0/O
                         net (fo=21, routed)          1.462    21.029    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.522    22.701    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.129    22.830    
                         clock uncertainty           -0.302    22.528    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    21.962    system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.962    
                         arrival time                         -21.029    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.547ns  (logic 8.463ns (45.629%)  route 10.084ns (54.371%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.952     8.671    system_i/EV/SD_0/act[1]
    SLICE_X58Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.795 r  system_i/EV/SD_0/out00_carry__2_i_13__0/O
                         net (fo=1, routed)           0.000     8.795    system_i/EV/SD_0/out00_carry__2_i_13__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/EV/SD_0/out00_carry__2_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/EV/SD_0/out00_carry__2_i_9__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.651 r  system_i/EV/SD_0/out00_carry__3_i_9__0/O[1]
                         net (fo=5, routed)           0.594    10.246    system_i/EV/SD_0/inst/mult1/p0/in004_out[5]
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.306    10.552 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5/O
                         net (fo=1, routed)           0.000    10.552    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.953 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.953    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.287 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.615    11.902    system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_n_6
    SLICE_X60Y70         LUT4 (Prop_lut4_I3_O)        0.303    12.205 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    12.205    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_9_0[1]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.755    system_i/EV/SD_0/inst/mult1/p1/out00_carry__4_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.089 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.722    13.811    system_i/EV/SD_0/inst/mult1/p1/out00[25]
    SLICE_X55Y71         LUT3 (Prop_lut3_I1_O)        0.303    14.114 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.114    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.664 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.664    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.977 f  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.928    15.905    system_i/EV/SD_0/inst/gsg0/out00_0[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    16.211 r  system_i/EV/SD_0/inst/gsg0/panjang_w1[12]_INST_0/O
                         net (fo=11, routed)          1.108    17.319    system_i/EV/SD_0/inst/gsg0/init_panjang_r1[30][12]
    SLICE_X50Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.443 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    17.443    system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_64_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.823 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.823    system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_31_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.940 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.940    system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_4_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.057 f  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           1.139    19.196    system_i/EV/SD_0/inst/gsg0/init_panjang_r1[31]_1[0]
    SLICE_X46Y67         LUT4 (Prop_lut4_I1_O)        0.150    19.346 r  system_i/EV/SD_0/inst/gsg0/next_state[3]_INST_0/O
                         net (fo=24, routed)          1.287    20.633    system_i/EV/RD_0/inst/analyzer0/reg2/state[3]
    SLICE_X47Y64         LUT6 (Prop_lut6_I2_O)        0.348    20.981 r  system_i/EV/RD_0/inst/analyzer0/reg2/out0[0]_i_2/O
                         net (fo=1, routed)           0.433    21.414    system_i/EV/RD_0/inst/analyzer0/reg2/out0[0]_i_2_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.538 r  system_i/EV/RD_0/inst/analyzer0/reg2/out0[0]_i_1/O
                         net (fo=1, routed)           0.000    21.538    system_i/EV/RD_0/inst/analyzer0/reg2/w_mid0[0]
    SLICE_X47Y64         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.473    22.652    system_i/EV/RD_0/inst/analyzer0/reg2/clk
    SLICE_X47Y64         FDRE                                         r  system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X47Y64         FDRE (Setup_fdre_C_D)        0.029    22.508    system_i/EV/RD_0/inst/analyzer0/reg2/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.508    
                         arrival time                         -21.538    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.039ns  (logic 8.225ns (45.594%)  route 9.814ns (54.406%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=1 LUT4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 22.775 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.697     2.991    system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y72         FDRE                                         r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  system_i/intelight_mem_0/inst/intelight_mem_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=5, routed)           0.694     4.141    system_i/CU_0/inst/max_episode[5]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.265 r  system_i/CU_0/inst/epsilon0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.265    system_i/CU_0/inst/epsilon0_carry__0_i_3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.815 r  system_i/CU_0/inst/epsilon0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.815    system_i/CU_0/inst/epsilon0_carry__0_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.128 f  system_i/CU_0/inst/epsilon0_carry__1/O[3]
                         net (fo=2, routed)           0.748     5.876    system_i/CU_0/inst/in7[11]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.306     6.182 r  system_i/CU_0/inst/sel_act_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.182    system_i/CU_0/inst/sel_act_carry__0_i_5_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  system_i/CU_0/inst/sel_act_carry__0/CO[3]
                         net (fo=2, routed)           0.863     7.595    system_i/AGENT/PG_0/inst/en0/sel
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  system_i/AGENT/PG_0/inst/en0/act[1]_INST_0/O
                         net (fo=71, routed)          0.952     8.671    system_i/EV/SD_0/act[1]
    SLICE_X58Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.795 r  system_i/EV/SD_0/out00_carry__2_i_13__0/O
                         net (fo=1, routed)           0.000     8.795    system_i/EV/SD_0/out00_carry__2_i_13__0_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/EV/SD_0/out00_carry__2_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/EV/SD_0/out00_carry__2_i_9__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.651 r  system_i/EV/SD_0/out00_carry__3_i_9__0/O[1]
                         net (fo=5, routed)           0.594    10.246    system_i/EV/SD_0/inst/mult1/p0/in004_out[5]
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.306    10.552 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5/O
                         net (fo=1, routed)           0.000    10.552    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_i_5__5_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.953 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.953    system_i/EV/SD_0/inst/mult1/p0/out00_carry__3_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.287 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4/O[1]
                         net (fo=1, routed)           0.615    11.902    system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_n_6
    SLICE_X60Y70         LUT4 (Prop_lut4_I3_O)        0.303    12.205 r  system_i/EV/SD_0/inst/mult1/p0/out00_carry__4_i_7__1/O
                         net (fo=1, routed)           0.000    12.205    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_9_0[1]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.755 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.755    system_i/EV/SD_0/inst/mult1/p1/out00_carry__4_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.089 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__5/O[1]
                         net (fo=2, routed)           0.722    13.811    system_i/EV/SD_0/inst/mult1/p1/out00[25]
    SLICE_X55Y71         LUT3 (Prop_lut3_I1_O)        0.303    14.114 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    14.114    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_8_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.664 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.664    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.977 f  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[31]_INST_0_i_1/O[3]
                         net (fo=31, routed)          0.856    15.833    system_i/EV/SD_0/inst/gsg0/out00_0[31]
    SLICE_X54Y65         LUT4 (Prop_lut4_I3_O)        0.306    16.139 r  system_i/EV/SD_0/inst/gsg0/panjang_w1[0]_INST_0/O
                         net (fo=11, routed)          1.038    17.176    system_i/EV/SD_0/panjang_w1[0]
    SLICE_X47Y66         LUT4 (Prop_lut4_I1_O)        0.124    17.300 r  system_i/EV/SD_0/next_state[2]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    17.300    system_i/EV/SD_0/next_state[2]_INST_0_i_64_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.832 r  system_i/EV/SD_0/next_state[2]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.832    system_i/EV/SD_0/next_state[2]_INST_0_i_39_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.946 r  system_i/EV/SD_0/next_state[2]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.946    system_i/EV/SD_0/next_state[2]_INST_0_i_21_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.060 r  system_i/EV/SD_0/next_state[2]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.060    system_i/EV/SD_0/next_state[2]_INST_0_i_3_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.174 f  system_i/EV/SD_0/next_state[2]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           1.268    19.443    system_i/EV/SD_0/comp/w_level_r14
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124    19.567 r  system_i/EV/SD_0/next_state[2]_INST_0/O
                         net (fo=21, routed)          1.464    21.030    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        1.596    22.775    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.890    
                         clock uncertainty           -0.302    22.588    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    22.022    system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.022    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                  0.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.552     0.888    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X50Y95         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.156     1.192    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[27]
    SLICE_X49Y94         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X49Y94         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.018     1.173    system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.556     0.892    system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y89         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.171     1.210    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X2Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.862     1.228    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.243     1.190    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.574     0.910    system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y89         FDRE                                         r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.171     1.228    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X3Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.882     1.248    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.965    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.243     1.208    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.556     0.892    system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y89         FDRE                                         r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  system_i/RAM_Block/RAM_1/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.171     1.211    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X2Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.862     1.228    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.242     1.189    system_i/RAM_Block/RAM_1/PL_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.574     0.910    system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y89         FDRE                                         r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  system_i/RAM_Block/RAM_2/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.171     1.229    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X3Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.882     1.248    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.965    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.242     1.207    system_i/RAM_Block/RAM_2/PL_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.814%)  route 0.203ns (52.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.552     0.888    system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y93         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[8]/Q
                         net (fo=2, routed)           0.203     1.232    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rid[8]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.277 r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[43]_i_1__2/O
                         net (fo=1, routed)           0.000     1.277    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer[43]
    SLICE_X49Y93         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y93         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.092     1.247    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.603%)  route 0.205ns (52.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.552     0.888    system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y93         FDRE                                         r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/RAM_Block/RAM_3/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int_reg[2]/Q
                         net (fo=2, routed)           0.205     1.233    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rid[2]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.278 r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__2/O
                         net (fo=1, routed)           0.000     1.278    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer[37]
    SLICE_X49Y93         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y93         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[37]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.092     1.247    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.552     0.888    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X53Y95         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.100     1.129    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X50Y94         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.820     1.186    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y94         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X50Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.621%)  route 0.163ns (52.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.553     0.889    system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y98         FDRE                                         r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/Q
                         net (fo=2, routed)           0.163     1.199    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rid[5]
    SLICE_X49Y98         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.825     1.191    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)        -0.007     1.149    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.206ns (47.971%)  route 0.223ns (52.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.552     0.888    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X50Y93         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.223     1.275    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.042     1.317 r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[44]_i_1__2/O
                         net (fo=1, routed)           0.000     1.317    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer[44]
    SLICE_X49Y93         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4519, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y93         FDRE                                         r  system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.107     1.262    system_i/PS/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y11  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y11  system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y13  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y13  system_i/RAM_Block/RAM_1/Action_RAM_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y9   system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y9   system_i/RAM_Block/RAM_2/Action_RAM_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y75  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y76  system_i/PS/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



