/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [32:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  reg [15:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  reg [6:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_48z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_5z;
  reg [7:0] celloutsig_0_62z;
  wire [12:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire [23:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [14:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [25:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[30] | in_data[26]);
  assign celloutsig_0_38z = ~(celloutsig_0_5z[3] | celloutsig_0_25z[1]);
  assign celloutsig_0_39z = ~(in_data[24] | celloutsig_0_10z[5]);
  assign celloutsig_0_46z = ~(celloutsig_0_26z[3] | celloutsig_0_0z);
  assign celloutsig_0_54z = ~(celloutsig_0_1z[0] | celloutsig_0_38z);
  assign celloutsig_0_93z = ~(celloutsig_0_48z[0] | celloutsig_0_54z);
  assign celloutsig_1_0z = ~(in_data[118] | in_data[181]);
  assign celloutsig_1_4z = ~(in_data[142] | in_data[190]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[3] | celloutsig_1_15z[0]);
  assign celloutsig_0_18z = ~(celloutsig_0_3z[1] | celloutsig_0_4z[2]);
  assign celloutsig_0_31z = ~(celloutsig_0_4z[2] | celloutsig_0_8z[6]);
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[3:2] };
  assign celloutsig_0_48z = { celloutsig_0_24z[4], celloutsig_0_39z, celloutsig_0_31z } / { 1'h1, celloutsig_0_12z[4:3] };
  assign celloutsig_0_6z = { celloutsig_0_4z[10:0], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[57:47], in_data[0] };
  assign celloutsig_1_9z = in_data[129:104] / { 1'h1, in_data[152:143], celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[17:13], celloutsig_0_0z } / { 1'h1, in_data[4:2], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_13z = { celloutsig_0_11z[11:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, in_data[91:83], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_15z = celloutsig_0_6z[10:3] / { 1'h1, celloutsig_0_9z[11:5] };
  assign celloutsig_0_2z = { in_data[13], celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[59:53] };
  assign celloutsig_0_24z = { celloutsig_0_4z[14:10], celloutsig_0_19z } / { 1'h1, celloutsig_0_6z[11:3] };
  assign celloutsig_0_8z = celloutsig_0_6z[9:2] % { 1'h1, celloutsig_0_2z[2:0], celloutsig_0_5z };
  assign celloutsig_0_92z = { celloutsig_0_8z[4:1], celloutsig_0_18z, celloutsig_0_46z } % { 1'h1, celloutsig_0_62z[5:1] };
  assign celloutsig_0_10z = celloutsig_0_1z % { 1'h1, celloutsig_0_6z[8:4] };
  assign celloutsig_1_10z = celloutsig_1_9z[20:10] % { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_8z };
  assign celloutsig_1_11z = { in_data[124:114], celloutsig_1_10z } % { 1'h1, celloutsig_1_6z[9:3], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_2z[3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, celloutsig_1_6z[7:6], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_19z = celloutsig_0_13z[7:3] % { 1'h1, celloutsig_0_9z[11:9], celloutsig_0_18z };
  assign celloutsig_0_9z = celloutsig_0_4z[14:2] | { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:1] | in_data[141:138];
  assign celloutsig_1_3z = in_data[116:101] | { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_3z[6:1] | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[7:0] | celloutsig_1_6z[14:7];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z } | { celloutsig_0_8z[7:1], celloutsig_0_1z };
  assign celloutsig_0_26z = celloutsig_0_23z[12:9] | celloutsig_0_12z[3:0];
  assign celloutsig_0_4z = { in_data[72:70], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } >> { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_0z } >> { in_data[11], celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[107:103] >> { in_data[190:187], celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_13z[15:7] >> { celloutsig_1_6z[2], celloutsig_1_8z };
  assign celloutsig_1_18z = in_data[120:117] >> { celloutsig_1_11z[9:7], celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_4z[11:5] >> { celloutsig_0_9z[3], celloutsig_0_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_62z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_62z = { celloutsig_0_4z[7:1], celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 15'h0000;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_1z[3:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 16'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_23z = { celloutsig_0_4z[13:6], celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_25z = { celloutsig_0_24z[8:6], celloutsig_0_5z };
  assign { out_data[131:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
