
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011900                       # Number of seconds simulated
sim_ticks                                 11900110000                       # Number of ticks simulated
final_tick                                11900110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 232119                       # Simulator instruction rate (inst/s)
host_op_rate                                   404098                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78847146                       # Simulator tick rate (ticks/s)
host_mem_usage                                 720868                       # Number of bytes of host memory used
host_seconds                                   150.93                       # Real time elapsed on the host
sim_insts                                    35032856                       # Number of instructions simulated
sim_ops                                      60989001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         130944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1048896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1179840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       130944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130944                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18435                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          11003596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          88141706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99145302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     11003596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11003596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         11003596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         88141706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99145302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001116750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1179840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1179840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11900026000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18435                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    621.979926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   426.661576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.715032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          322     17.01%     17.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          184      9.72%     26.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97      5.12%     31.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           82      4.33%     36.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          245     12.94%     49.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           80      4.23%     53.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      4.70%     58.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      1.48%     59.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          766     40.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1893                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst       130944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1048896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 11003595.765081163496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88141706.253135472536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     87974750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    513007250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42998.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31301.93                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    255325750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               600982000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   92175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13850.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32600.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        99.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     645512.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7682640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4060650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                67965660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         197299440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            147830070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10555680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       810144420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       149455680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2275568520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3670613070                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            308.452029                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11548026500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     15119500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      83460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9382478500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    389200750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     253228750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1776622500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5911920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3123285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                63660240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         173943120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            136768650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7795680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       768719100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        79620480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2334206880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3573749355                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            300.312296                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          11579873250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8067500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      73580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9686747500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    207344000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     238541500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1685829500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8372350                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8372350                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            333753                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5119913                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  731203                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              19222                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5119913                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4877712                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           242201                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       104494                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    14354742                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5664458                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23260                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2968                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5542080                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1512                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23800221                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5782706                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       46038603                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8372350                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5608915                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17537546                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  670982                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  938                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          7414                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          778                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   5540735                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 75907                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23664892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.389768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.443810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10079478     42.59%     42.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   794589      3.36%     45.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1170500      4.95%     50.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   765597      3.24%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1308390      5.53%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1529283      6.46%     66.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   706658      2.99%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   816993      3.45%     72.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6493404     27.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23664892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.351776                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.934377                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4894861                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6264786                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11003939                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1165815                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 335491                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               77706497                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 335491                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5470318                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2080222                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2387                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11514157                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4262317                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               76158457                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3181                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 886653                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 923442                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2189759                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            85432465                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             197925686                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        123830348                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1341937                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              68952287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16480178                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 97                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             95                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5413945                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             15047857                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6001235                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4608983                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           881292                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   73252153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1980                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  69720555                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             72324                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        12265131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15097273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1819                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23664892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.946160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.319873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5515909     23.31%     23.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2422647     10.24%     33.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2705213     11.43%     44.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2935130     12.40%     57.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3361161     14.20%     71.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2733210     11.55%     83.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2479640     10.48%     93.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1002298      4.24%     97.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              509684      2.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23664892                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  817317     70.42%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8274      0.71%     71.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     28      0.00%     71.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 15858      1.37%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 267180     23.02%     95.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43745      3.77%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8239      0.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            201356      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48323032     69.31%     69.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81740      0.12%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                315296      0.45%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  37      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  430      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                69092      0.10%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                65925      0.09%     70.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               66038      0.09%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                198      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            8199      0.01%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          318073      0.46%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            111      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13922969     19.97%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5702113      8.18%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          604769      0.87%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41173      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               69720555                       # Type of FU issued
system.cpu.iq.rate                           2.929408                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1160666                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016647                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          161957325                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          84005191                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     67496788                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2381667                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1515598                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1118536                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               69472830                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1207035                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6932328                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2368703                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11899                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1618                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       929976                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        28917                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            40                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 335491                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1486757                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                126676                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            73254133                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             69683                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              15047857                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6001235                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                722                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5593                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                116747                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1618                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         121222                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       281995                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               403217                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              69018296                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              14354611                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            702259                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     20018816                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6886971                       # Number of branches executed
system.cpu.iew.exec_stores                    5664205                       # Number of stores executed
system.cpu.iew.exec_rate                     2.899901                       # Inst execution rate
system.cpu.iew.wb_sent                       68795136                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      68615324                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  51565183                       # num instructions producing a value
system.cpu.iew.wb_consumers                  78521094                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.882970                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.656705                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        12265296                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             161                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            334424                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21924914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.781721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.000026                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6957935     31.74%     31.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3948476     18.01%     49.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1914045      8.73%     58.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2701383     12.32%     70.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       726764      3.31%     74.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       602535      2.75%     76.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       338219      1.54%     78.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       725215      3.31%     81.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4010342     18.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21924914                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             35032856                       # Number of instructions committed
system.cpu.commit.committedOps               60989001                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       17750413                       # Number of memory references committed
system.cpu.commit.loads                      12679154                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.branches                    6239241                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1058594                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60407475                       # Number of committed integer instructions.
system.cpu.commit.function_calls               595345                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       123289      0.20%      0.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         42248560     69.27%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           72131      0.12%     69.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           286505      0.47%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             13      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             400      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           66192      0.11%     70.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           65880      0.11%     70.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          65990      0.11%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         8198      0.01%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       301240      0.49%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            4      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        12162442     19.94%     90.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5038001      8.26%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       516712      0.85%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        33258      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60989001                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4010342                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     91168869                       # The number of ROB reads
system.cpu.rob.rob_writes                   148264344                       # The number of ROB writes
system.cpu.timesIdled                            1189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          135329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    35032856                       # Number of Instructions Simulated
system.cpu.committedOps                      60989001                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.679369                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.679369                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.471955                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.471955                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                110968025                       # number of integer regfile reads
system.cpu.int_regfile_writes                55738747                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1101532                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   705891                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  30664918                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20515232                       # number of cc regfile writes
system.cpu.misc_regfile_reads                33523460                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.235547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12342436                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.830548                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.235547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          815                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24958690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24958690                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7223043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7223043                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5044952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5044952                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            9                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             9                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12267995                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12267995                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12268004                       # number of overall hits
system.cpu.dcache.overall_hits::total        12268004                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       147812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        147812                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        26314                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26314                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       174126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         174126                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       174127                       # number of overall misses
system.cpu.dcache.overall_misses::total        174127                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1565241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1565241000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1499766999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1499766999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3065007999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3065007999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3065007999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3065007999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7370855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7370855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      5071266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5071266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     12442121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12442121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12442131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12442131                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020054                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020054                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005189                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013995                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013995                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10589.404108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10589.404108                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56995.021623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56995.021623                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17602.242049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17602.242049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17602.140960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17602.140960                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1568                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.360000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73166                       # number of writebacks
system.cpu.dcache.writebacks::total             73166                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99679                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99679                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        99695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99695                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48133                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26298                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74432                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    602885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    602885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1473194000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1473194000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        12000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        12000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2076079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2076079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2076091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2076091000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005982                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12525.398375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12525.398375                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56019.241007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56019.241007                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27892.665690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27892.665690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27892.452171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27892.452171                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73404                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.192863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5539662                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2703                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2049.449501                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.192863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11084161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11084161                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      5536959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5536959                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      5536959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5536959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5536959                       # number of overall hits
system.cpu.icache.overall_hits::total         5536959                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3770                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3770                       # number of overall misses
system.cpu.icache.overall_misses::total          3770                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    288605493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    288605493                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    288605493                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    288605493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    288605493                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    288605493                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5540729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5540729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      5540729                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5540729                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5540729                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5540729                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000680                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000680                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000680                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000680                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000680                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76553.181167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76553.181167                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76553.181167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76553.181167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76553.181167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76553.181167                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5642                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          285                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               105                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.733333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          285                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2186                       # number of writebacks
system.cpu.icache.writebacks::total              2186                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1066                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1066                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         1066                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1066                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1066                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1066                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2704                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2704                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2704                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2704                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2704                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2704                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    203678494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    203678494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    203678494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    203678494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    203678494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    203678494                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000488                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000488                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000488                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000488                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75324.886834                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75324.886834                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75324.886834                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75324.886834                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75324.886834                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75324.886834                       # average overall mshr miss latency
system.cpu.icache.replacements                   2186                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11983.485057                       # Cycle average of tags in use
system.l2.tags.total_refs                      152699                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.283103                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1431.641518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10551.843540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.322017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.365707                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18435                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4995                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.562592                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1240051                       # Number of tag accesses
system.l2.tags.data_accesses                  1240051                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        73166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73166                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2178                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2178                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             10178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10178                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            652                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                652                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47860                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  652                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                58038                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58690                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 652                       # number of overall hits
system.l2.overall_hits::.cpu.data               58038                       # number of overall hits
system.l2.overall_hits::total                   58690                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16116                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2048                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             274                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16390                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18438                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2048                       # number of overall misses
system.l2.overall_misses::.cpu.data             16390                       # number of overall misses
system.l2.overall_misses::total                 18438                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1323034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1323034500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    192663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    192663000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     26590000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26590000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    192663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1349624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1542287500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    192663000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1349624500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1542287500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        73166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2178                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2178                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         26294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        48134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77128                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77128                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.612915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.612915                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.758519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.758519                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005692                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.758519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.220213                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.239057                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.758519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.220213                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.239057                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82094.471333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82094.471333                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94073.730469                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94073.730469                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97043.795620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97043.795620                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 94073.730469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82344.386821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83647.223126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94073.730469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82344.386821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83647.223126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16116                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2047                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          273                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          273                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18436                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18436                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1161874500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1161874500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    172121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    172121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    172121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1185668500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1357790000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    172121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1185668500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1357790000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.612915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.612915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.758148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.758148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005672                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.758148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.220199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.758148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.220199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239031                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72094.471333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72094.471333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84084.758183                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84084.758183                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87157.509158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87157.509158                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84084.758183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72345.384099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73648.839228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84084.758183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72345.384099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73648.839228                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         18435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2319                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16116                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2319                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1179840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1179840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1179840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18435                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23337500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97220250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       152726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        75602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  11900110000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2186                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26294                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2704                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48134                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       222268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                229857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       312640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9446016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9758656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            77136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026450                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  77082     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     54      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          151715000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4057494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111644998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
