ARM GAS  /tmp/ccN0ZZTh.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"spi.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_SPI1_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_SPI1_Init
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_SPI1_Init:
  25              	.LFB350:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 0
ARM GAS  /tmp/ccN0ZZTh.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 40 0
  37 0002 1548     		ldr	r0, .L5
  38 0004 154B     		ldr	r3, .L5+4
  39 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  40              		.loc 1 41 0
  41 0008 4FF48003 		mov	r3, #4194304
  42 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
  43              		.loc 1 42 0
  44 000e 4FF4C023 		mov	r3, #393216
  45 0012 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  46              		.loc 1 43 0
  47 0014 0723     		movs	r3, #7
  48 0016 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  49              		.loc 1 44 0
  50 0018 4FF00073 		mov	r3, #33554432
  51 001c 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  52              		.loc 1 45 0
  53 001e 0023     		movs	r3, #0
  54 0020 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  55              		.loc 1 46 0
  56 0022 4FF08062 		mov	r2, #67108864
  57 0026 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  58              		.loc 1 47 0
  59 0028 4FF08052 		mov	r2, #268435456
  60 002c C261     		str	r2, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  61              		.loc 1 48 0
  62 002e 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  63              		.loc 1 49 0
  64 0030 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  65              		.loc 1 50 0
ARM GAS  /tmp/ccN0ZZTh.s 			page 3


  66 0032 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 0x0;
  67              		.loc 1 51 0
  68 0034 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  69              		.loc 1 52 0
  70 0036 4363     		str	r3, [r0, #52]
  53:Core/Src/spi.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  71              		.loc 1 53 0
  72 0038 8363     		str	r3, [r0, #56]
  54:Core/Src/spi.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  73              		.loc 1 54 0
  74 003a C363     		str	r3, [r0, #60]
  55:Core/Src/spi.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  75              		.loc 1 55 0
  76 003c 0364     		str	r3, [r0, #64]
  56:Core/Src/spi.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  77              		.loc 1 56 0
  78 003e 4364     		str	r3, [r0, #68]
  57:Core/Src/spi.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  79              		.loc 1 57 0
  80 0040 8364     		str	r3, [r0, #72]
  58:Core/Src/spi.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  81              		.loc 1 58 0
  82 0042 C364     		str	r3, [r0, #76]
  59:Core/Src/spi.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  83              		.loc 1 59 0
  84 0044 0365     		str	r3, [r0, #80]
  60:Core/Src/spi.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  85              		.loc 1 60 0
  86 0046 4365     		str	r3, [r0, #84]
  61:Core/Src/spi.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  87              		.loc 1 61 0
  88 0048 8365     		str	r3, [r0, #88]
  62:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  89              		.loc 1 62 0
  90 004a FFF7FEFF 		bl	HAL_SPI_Init
  91              	.LVL0:
  92 004e 00B9     		cbnz	r0, .L4
  93              	.L1:
  63:Core/Src/spi.c ****   {
  64:Core/Src/spi.c ****     Error_Handler();
  65:Core/Src/spi.c ****   }
  66:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c **** }
  94              		.loc 1 70 0
  95 0050 08BD     		pop	{r3, pc}
  96              	.L4:
  64:Core/Src/spi.c ****   }
  97              		.loc 1 64 0
  98 0052 FFF7FEFF 		bl	Error_Handler
  99              	.LVL1:
 100              		.loc 1 70 0
 101 0056 FBE7     		b	.L1
ARM GAS  /tmp/ccN0ZZTh.s 			page 4


 102              	.L6:
 103              		.align	2
 104              	.L5:
 105 0058 00000000 		.word	hspi1
 106 005c 00300140 		.word	1073819648
 107              		.cfi_endproc
 108              	.LFE350:
 110              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 111              		.align	1
 112              		.global	HAL_SPI_MspInit
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu fpv5-d16
 118              	HAL_SPI_MspInit:
 119              	.LFB351:
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  73:Core/Src/spi.c **** {
 120              		.loc 1 73 0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 224
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              	.LVL2:
 125 0000 10B5     		push	{r4, lr}
 126              	.LCFI1:
 127              		.cfi_def_cfa_offset 8
 128              		.cfi_offset 4, -8
 129              		.cfi_offset 14, -4
 130 0002 B8B0     		sub	sp, sp, #224
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 232
 133 0004 0446     		mov	r4, r0
  74:Core/Src/spi.c **** 
  75:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 134              		.loc 1 75 0
 135 0006 0021     		movs	r1, #0
 136 0008 3391     		str	r1, [sp, #204]
 137 000a 3491     		str	r1, [sp, #208]
 138 000c 3591     		str	r1, [sp, #212]
 139 000e 3691     		str	r1, [sp, #216]
 140 0010 3791     		str	r1, [sp, #220]
  76:Core/Src/spi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 141              		.loc 1 76 0
 142 0012 C022     		movs	r2, #192
 143 0014 02A8     		add	r0, sp, #8
 144              	.LVL3:
 145 0016 FFF7FEFF 		bl	memset
 146              	.LVL4:
  77:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 147              		.loc 1 77 0
 148 001a 2268     		ldr	r2, [r4]
 149 001c 234B     		ldr	r3, .L13
 150 001e 9A42     		cmp	r2, r3
 151 0020 01D0     		beq	.L11
 152              	.L7:
  78:Core/Src/spi.c ****   {
ARM GAS  /tmp/ccN0ZZTh.s 			page 5


  79:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  80:Core/Src/spi.c **** 
  81:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  82:Core/Src/spi.c **** 
  83:Core/Src/spi.c ****   /** Initializes the peripherals clock
  84:Core/Src/spi.c ****   */
  85:Core/Src/spi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
  86:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3M = 1;
  87:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3N = 27;
  88:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3P = 3;
  89:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
  90:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
  91:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
  92:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
  93:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3FRACN = 0.0;
  94:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
  95:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  96:Core/Src/spi.c ****     {
  97:Core/Src/spi.c ****       Error_Handler();
  98:Core/Src/spi.c ****     }
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c ****     /* SPI1 clock enable */
 101:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 105:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 106:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 107:Core/Src/spi.c ****     */
 108:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 109:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 112:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 113:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 114:Core/Src/spi.c **** 
 115:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 116:Core/Src/spi.c **** 
 117:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 118:Core/Src/spi.c ****   }
 119:Core/Src/spi.c **** }
 153              		.loc 1 119 0
 154 0022 38B0     		add	sp, sp, #224
 155              	.LCFI3:
 156              		.cfi_remember_state
 157              		.cfi_def_cfa_offset 8
 158              		@ sp needed
 159 0024 10BD     		pop	{r4, pc}
 160              	.LVL5:
 161              	.L11:
 162              	.LCFI4:
 163              		.cfi_restore_state
  85:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3M = 1;
 164              		.loc 1 85 0
 165 0026 4FF48052 		mov	r2, #4096
 166 002a 0023     		movs	r3, #0
 167 002c CDE90223 		strd	r2, [sp, #8]
ARM GAS  /tmp/ccN0ZZTh.s 			page 6


  86:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3N = 27;
 168              		.loc 1 86 0
 169 0030 0123     		movs	r3, #1
 170 0032 0C93     		str	r3, [sp, #48]
  87:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3P = 3;
 171              		.loc 1 87 0
 172 0034 1B23     		movs	r3, #27
 173 0036 0D93     		str	r3, [sp, #52]
  88:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 174              		.loc 1 88 0
 175 0038 0323     		movs	r3, #3
 176 003a 0E93     		str	r3, [sp, #56]
  89:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3R = 2;
 177              		.loc 1 89 0
 178 003c 0223     		movs	r3, #2
 179 003e 0F93     		str	r3, [sp, #60]
  90:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 180              		.loc 1 90 0
 181 0040 1093     		str	r3, [sp, #64]
  91:Core/Src/spi.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 182              		.loc 1 91 0
 183 0042 4FF44063 		mov	r3, #3072
 184 0046 1193     		str	r3, [sp, #68]
  94:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 185              		.loc 1 94 0
 186 0048 4FF40053 		mov	r3, #8192
 187 004c 1A93     		str	r3, [sp, #104]
  95:Core/Src/spi.c ****     {
 188              		.loc 1 95 0
 189 004e 02A8     		add	r0, sp, #8
 190 0050 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 191              	.LVL6:
 192 0054 30BB     		cbnz	r0, .L12
 193              	.L9:
 194              	.LBB2:
 101:Core/Src/spi.c **** 
 195              		.loc 1 101 0
 196 0056 164B     		ldr	r3, .L13+4
 197 0058 D3F8F020 		ldr	r2, [r3, #240]
 198 005c 42F48052 		orr	r2, r2, #4096
 199 0060 C3F8F020 		str	r2, [r3, #240]
 200 0064 D3F8F020 		ldr	r2, [r3, #240]
 201 0068 02F48052 		and	r2, r2, #4096
 202 006c 0092     		str	r2, [sp]
 203 006e 009A     		ldr	r2, [sp]
 204              	.LBE2:
 205              	.LBB3:
 103:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 206              		.loc 1 103 0
 207 0070 D3F8E020 		ldr	r2, [r3, #224]
 208 0074 42F00102 		orr	r2, r2, #1
 209 0078 C3F8E020 		str	r2, [r3, #224]
 210 007c D3F8E030 		ldr	r3, [r3, #224]
 211 0080 03F00103 		and	r3, r3, #1
 212 0084 0193     		str	r3, [sp, #4]
 213 0086 019B     		ldr	r3, [sp, #4]
 214              	.LBE3:
ARM GAS  /tmp/ccN0ZZTh.s 			page 7


 108:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 108 0
 216 0088 A023     		movs	r3, #160
 217 008a 3393     		str	r3, [sp, #204]
 109:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 109 0
 219 008c 0223     		movs	r3, #2
 220 008e 3493     		str	r3, [sp, #208]
 110:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221              		.loc 1 110 0
 222 0090 0023     		movs	r3, #0
 223 0092 3593     		str	r3, [sp, #212]
 111:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 224              		.loc 1 111 0
 225 0094 3693     		str	r3, [sp, #216]
 112:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 226              		.loc 1 112 0
 227 0096 0523     		movs	r3, #5
 228 0098 3793     		str	r3, [sp, #220]
 113:Core/Src/spi.c **** 
 229              		.loc 1 113 0
 230 009a 33A9     		add	r1, sp, #204
 231 009c 0548     		ldr	r0, .L13+8
 232 009e FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL7:
 234              		.loc 1 119 0
 235 00a2 BEE7     		b	.L7
 236              	.L12:
  97:Core/Src/spi.c ****     }
 237              		.loc 1 97 0
 238 00a4 FFF7FEFF 		bl	Error_Handler
 239              	.LVL8:
 240 00a8 D5E7     		b	.L9
 241              	.L14:
 242 00aa 00BF     		.align	2
 243              	.L13:
 244 00ac 00300140 		.word	1073819648
 245 00b0 00440258 		.word	1476543488
 246 00b4 00000258 		.word	1476526080
 247              		.cfi_endproc
 248              	.LFE351:
 250              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_SPI_MspDeInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 256              		.fpu fpv5-d16
 258              	HAL_SPI_MspDeInit:
 259              	.LFB352:
 120:Core/Src/spi.c **** 
 121:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 122:Core/Src/spi.c **** {
 260              		.loc 1 122 0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccN0ZZTh.s 			page 8


 264              	.LVL9:
 265 0000 08B5     		push	{r3, lr}
 266              	.LCFI5:
 267              		.cfi_def_cfa_offset 8
 268              		.cfi_offset 3, -8
 269              		.cfi_offset 14, -4
 123:Core/Src/spi.c **** 
 124:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 270              		.loc 1 124 0
 271 0002 0268     		ldr	r2, [r0]
 272 0004 074B     		ldr	r3, .L19
 273 0006 9A42     		cmp	r2, r3
 274 0008 00D0     		beq	.L18
 275              	.LVL10:
 276              	.L15:
 125:Core/Src/spi.c ****   {
 126:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 127:Core/Src/spi.c **** 
 128:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 129:Core/Src/spi.c ****     /* Peripheral clock disable */
 130:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 131:Core/Src/spi.c **** 
 132:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 133:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 134:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 135:Core/Src/spi.c ****     */
 136:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 137:Core/Src/spi.c **** 
 138:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 141:Core/Src/spi.c ****   }
 142:Core/Src/spi.c **** }
 277              		.loc 1 142 0
 278 000a 08BD     		pop	{r3, pc}
 279              	.LVL11:
 280              	.L18:
 130:Core/Src/spi.c **** 
 281              		.loc 1 130 0
 282 000c 064A     		ldr	r2, .L19+4
 283 000e D2F8F030 		ldr	r3, [r2, #240]
 284 0012 23F48053 		bic	r3, r3, #4096
 285 0016 C2F8F030 		str	r3, [r2, #240]
 136:Core/Src/spi.c **** 
 286              		.loc 1 136 0
 287 001a A021     		movs	r1, #160
 288 001c 0348     		ldr	r0, .L19+8
 289              	.LVL12:
 290 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 291              	.LVL13:
 292              		.loc 1 142 0
 293 0022 F2E7     		b	.L15
 294              	.L20:
 295              		.align	2
 296              	.L19:
 297 0024 00300140 		.word	1073819648
 298 0028 00440258 		.word	1476543488
ARM GAS  /tmp/ccN0ZZTh.s 			page 9


 299 002c 00000258 		.word	1476526080
 300              		.cfi_endproc
 301              	.LFE352:
 303              		.comm	hspi1,136,4
 304              		.text
 305              	.Letext0:
 306              		.file 2 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_default_types.h"
 307              		.file 3 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint.h"
 308              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 309              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 310              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 311              		.file 7 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h"
 312              		.file 8 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types.h"
 313              		.file 9 "/opt/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/include/stddef.h"
 314              		.file 10 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.h"
 315              		.file 11 "/opt/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/math.h"
 316              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 317              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 318              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 319              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 320              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 321              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 322              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 323              		.file 19 "Drivers/lvgl/lvgl/src/hal/../draw/../misc/../font/../misc/lv_area.h"
 324              		.file 20 "Drivers/lvgl/lvgl/src/hal/../draw/../misc/../font/lv_font.h"
 325              		.file 21 "Drivers/lvgl/lvgl/src/hal/../draw/../misc/lv_color.h"
 326              		.file 22 "Drivers/lvgl/lvgl/src/hal/../draw/../misc/lv_txt.h"
 327              		.file 23 "Drivers/lvgl/lvgl/src/hal/../draw/../misc/lv_style.h"
 328              		.file 24 "Drivers/lvgl/lvgl/src/core/lv_obj.h"
 329              		.file 25 "Drivers/lvgl/lvgl/src/hal/../misc/lv_ll.h"
 330              		.file 26 "Drivers/lvgl/lvgl/src/core/lv_group.h"
 331              		.file 27 "Drivers/lvgl/lvgl/src/core/lv_obj_scroll.h"
 332              		.file 28 "Drivers/lvgl/lvgl/src/core/lv_obj_style.h"
 333              		.file 29 "Drivers/lvgl/lvgl/src/core/lv_obj_class.h"
 334              		.file 30 "Drivers/lvgl/lvgl/src/core/lv_event.h"
 335              		.file 31 "Drivers/lvgl/lvgl/src/widgets/lv_arc.h"
 336              		.file 32 "Drivers/lvgl/lvgl/src/widgets/lv_btn.h"
 337              		.file 33 "Drivers/lvgl/lvgl/src/widgets/lv_img.h"
 338              		.file 34 "Drivers/lvgl/lvgl/src/widgets/lv_label.h"
 339              		.file 35 "Drivers/lvgl/lvgl/src/widgets/lv_line.h"
 340              		.file 36 "Drivers/lvgl/lvgl/src/widgets/lv_table.h"
 341              		.file 37 "Drivers/lvgl/lvgl/src/widgets/lv_checkbox.h"
 342              		.file 38 "Drivers/lvgl/lvgl/src/widgets/lv_bar.h"
 343              		.file 39 "Drivers/lvgl/lvgl/src/widgets/lv_slider.h"
 344              		.file 40 "Drivers/lvgl/lvgl/src/widgets/lv_btnmatrix.h"
 345              		.file 41 "Drivers/lvgl/lvgl/src/widgets/lv_dropdown.h"
 346              		.file 42 "Drivers/lvgl/lvgl/src/widgets/lv_roller.h"
 347              		.file 43 "Drivers/lvgl/lvgl/src/widgets/lv_textarea.h"
 348              		.file 44 "Drivers/lvgl/lvgl/src/widgets/lv_canvas.h"
 349              		.file 45 "Drivers/lvgl/lvgl/src/widgets/lv_switch.h"
 350              		.file 46 "Drivers/lvgl/lvgl/src/extra/layouts/flex/lv_flex.h"
 351              		.file 47 "Drivers/lvgl/lvgl/src/extra/layouts/grid/lv_grid.h"
 352              		.file 48 "Drivers/lvgl/lvgl/src/extra/widgets/animimg/lv_animimg.h"
 353              		.file 49 "Drivers/lvgl/lvgl/src/extra/widgets/calendar/lv_calendar.h"
 354              		.file 50 "Drivers/lvgl/lvgl/src/extra/widgets/calendar/lv_calendar_header_arrow.h"
 355              		.file 51 "Drivers/lvgl/lvgl/src/extra/widgets/calendar/lv_calendar_header_dropdown.h"
 356              		.file 52 "Drivers/lvgl/lvgl/src/extra/widgets/chart/lv_chart.h"
ARM GAS  /tmp/ccN0ZZTh.s 			page 10


 357              		.file 53 "Drivers/lvgl/lvgl/src/extra/widgets/keyboard/lv_keyboard.h"
 358              		.file 54 "Drivers/lvgl/lvgl/src/extra/widgets/list/lv_list.h"
 359              		.file 55 "Drivers/lvgl/lvgl/src/extra/widgets/menu/lv_menu.h"
 360              		.file 56 "Drivers/lvgl/lvgl/src/extra/widgets/msgbox/lv_msgbox.h"
 361              		.file 57 "Drivers/lvgl/lvgl/src/extra/widgets/meter/lv_meter.h"
 362              		.file 58 "Drivers/lvgl/lvgl/src/extra/widgets/spinbox/lv_spinbox.h"
 363              		.file 59 "Drivers/lvgl/lvgl/src/extra/widgets/spinner/lv_spinner.h"
 364              		.file 60 "Drivers/lvgl/lvgl/src/extra/widgets/tabview/lv_tabview.h"
 365              		.file 61 "Drivers/lvgl/lvgl/src/extra/widgets/tileview/lv_tileview.h"
 366              		.file 62 "Drivers/lvgl/lvgl/src/extra/widgets/win/lv_win.h"
 367              		.file 63 "Drivers/lvgl/lvgl/src/extra/widgets/colorwheel/lv_colorwheel.h"
 368              		.file 64 "Drivers/lvgl/lvgl/src/extra/widgets/led/lv_led.h"
 369              		.file 65 "Drivers/lvgl/lvgl/src/extra/widgets/imgbtn/lv_imgbtn.h"
 370              		.file 66 "Drivers/lvgl/lvgl/src/extra/widgets/span/lv_span.h"
 371              		.file 67 "Drivers/ST7789/fonts.h"
 372              		.file 68 "Drivers/ST7789/st7789.h"
 373              		.file 69 "Core/Inc/main.h"
 374              		.file 70 "<built-in>"
ARM GAS  /tmp/ccN0ZZTh.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccN0ZZTh.s:17     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccN0ZZTh.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccN0ZZTh.s:105    .text.MX_SPI1_Init:0000000000000058 $d
                            *COM*:0000000000000088 hspi1
     /tmp/ccN0ZZTh.s:111    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccN0ZZTh.s:118    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccN0ZZTh.s:244    .text.HAL_SPI_MspInit:00000000000000ac $d
     /tmp/ccN0ZZTh.s:251    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccN0ZZTh.s:258    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccN0ZZTh.s:297    .text.HAL_SPI_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
