=====
SETUP
-2.252
3.314
1.062
disp_engine/vgaArea_timings_h_syncStart_3_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_3_s0
3.314
=====
SETUP
-2.019
3.081
1.062
disp_engine/vgaArea_timings_h_colorStart_8_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_8_s0
3.081
=====
SETUP
-2.016
3.078
1.062
disp_engine/vgaArea_timings_v_syncStart_10_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_10_s0
3.078
=====
SETUP
-2.016
3.078
1.062
disp_engine/vgaArea_timings_h_colorStart_5_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_5_s0
3.078
=====
SETUP
-2.016
3.078
1.062
disp_engine/vgaArea_timings_h_colorStart_6_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_6_s0
3.078
=====
SETUP
-1.972
3.840
1.868
disp_engine/vgaArea_timings_buffercc/buffers_1_h_polarity_s0
0.266
0.606
disp_engine/vgaArea_asyncArea_vgaCtrl/vga_hSync_d_s
1.201
1.810
disp_engine/vga_hSync_buffercc/buffers_0_s0
3.840
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_v_colorStart_10_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_10_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_v_syncStart_6_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_6_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_h_colorStart_10_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_10_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_h_syncStart_1_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_1_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_h_syncStart_5_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_5_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_h_syncStart_6_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_6_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_h_syncStart_8_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_8_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_h_syncStart_9_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_9_s0
2.967
=====
SETUP
-1.905
2.967
1.062
disp_engine/vgaArea_timings_h_syncStart_10_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_10_s0
2.967
=====
SETUP
-1.897
2.959
1.062
disp_engine/vgaArea_timings_v_syncStart_11_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncStart_11_s0
2.959
=====
SETUP
-1.897
2.959
1.062
disp_engine/vgaArea_timings_h_colorStart_9_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_9_s0
2.959
=====
SETUP
-1.893
2.955
1.062
disp_engine/vgaArea_timings_v_colorStart_5_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_5_s0
2.955
=====
SETUP
-1.893
2.955
1.062
disp_engine/vgaArea_timings_v_colorStart_6_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_6_s0
2.955
=====
SETUP
-1.893
2.955
1.062
disp_engine/vgaArea_timings_h_colorStart_7_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_colorStart_7_s0
2.955
=====
SETUP
-1.893
2.955
1.062
disp_engine/vgaArea_timings_h_syncStart_4_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_h_syncStart_4_s0
2.955
=====
SETUP
-1.783
2.845
1.062
disp_engine/vgaArea_timings_v_colorStart_4_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_colorStart_4_s0
2.845
=====
SETUP
-1.771
2.833
1.062
disp_engine/vgaArea_color_5_s0
1.072
1.412
disp_engine/vgaArea_color_buffercc/buffers_0_5_s0
2.833
=====
SETUP
-1.771
2.833
1.062
disp_engine/vgaArea_color_8_s0
1.072
1.412
disp_engine/vgaArea_color_buffercc/buffers_0_8_s0
2.833
=====
SETUP
-1.771
2.833
1.062
disp_engine/vgaArea_timings_v_syncEnd_0_s0
1.072
1.412
disp_engine/vgaArea_timings_buffercc/buffers_0_v_syncEnd_0_s0
2.833
=====
HOLD
-0.439
0.904
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4
0.904
=====
HOLD
-0.246
1.097
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4
1.097
=====
HOLD
-0.246
1.097
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4
1.097
=====
HOLD
-0.039
1.304
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4
1.304
=====
HOLD
-0.034
1.309
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4
1.309
=====
HOLD
-0.034
1.309
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4
1.309
=====
HOLD
0.176
1.518
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4
1.518
=====
HOLD
0.176
1.518
1.343
hpram_controller/u_hpram_top/u_hpram_init/calib_0_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4
1.518
=====
HOLD
0.412
0.685
0.273
hpram_controller/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_init/init_calib_s0
0.685
=====
HOLD
0.524
1.168
0.644
clk_27m_ibuf
0.000
0.626
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3
0.644
0.891
hpram_controller/u_hpram_top/u_hpram_sync/n51_s5
0.893
1.168
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_0_s3
1.168
=====
HOLD
0.524
1.168
0.644
clk_27m_ibuf
0.000
0.626
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1
0.644
0.891
hpram_controller/u_hpram_top/u_hpram_sync/n44_s1
0.893
1.168
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_7_s1
1.168
=====
HOLD
0.524
1.168
0.644
clk_27m_ibuf
0.000
0.626
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1
0.644
0.891
hpram_controller/u_hpram_top/u_hpram_sync/n42_s1
0.893
1.168
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_9_s1
1.168
=====
HOLD
0.524
1.168
0.644
clk_27m_ibuf
0.000
0.626
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1
0.644
0.891
hpram_controller/u_hpram_top/u_hpram_sync/n41_s1
0.893
1.168
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_10_s1
1.168
=====
HOLD
0.524
1.168
0.644
clk_27m_ibuf
0.000
0.626
hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0
0.644
0.891
hpram_controller/u_hpram_top/u_hpram_sync/n348_s5
0.893
1.168
hpram_controller/u_hpram_top/u_hpram_sync/flag_1_s0
1.168
=====
HOLD
0.524
0.786
0.262
hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_init/n1092_s1
0.510
0.786
hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_3_s1
0.786
=====
HOLD
0.524
0.786
0.262
hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_init/n795_s1
0.510
0.786
hpram_controller/u_hpram_top/u_hpram_init/read_cnt_0_s1
0.786
=====
HOLD
0.524
0.786
0.262
hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_init/n787_s1
0.510
0.786
hpram_controller/u_hpram_top/u_hpram_init/read_cnt_8_s1
0.786
=====
HOLD
0.524
0.786
0.262
hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_init/n_state.IDLE_s19
0.510
0.786
hpram_controller/u_hpram_top/u_hpram_init/c_state.IDLE_s0
0.786
=====
HOLD
0.524
0.786
0.262
hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_init/n958_s1
0.510
0.786
hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0
0.786
=====
HOLD
0.524
0.786
0.262
hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0
0.262
0.509
hpram_controller/u_hpram_top/u_hpram_init/n957_s1
0.510
0.786
hpram_controller/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_2_s0
0.786
=====
HOLD
0.524
0.786
0.262
disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5
0.262
0.509
disp_engine/vgaArea_asyncArea_vgaCtrl/n160_s4
0.510
0.786
disp_engine/vgaArea_asyncArea_vgaCtrl/h_colorEn_s5
0.786
=====
HOLD
0.524
0.786
0.262
disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5
0.262
0.509
disp_engine/vgaArea_asyncArea_vgaCtrl/n158_s4
0.510
0.786
disp_engine/vgaArea_asyncArea_vgaCtrl/h_sync_s5
0.786
=====
HOLD
0.524
1.592
1.067
mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.067
1.314
mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1
1.316
1.592
mcu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0
1.592
=====
HOLD
0.524
1.592
1.067
mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.067
1.314
mcu/Gowin_EMPU_inst/u_flash_wrap/n190_s1
1.316
1.592
mcu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.592
=====
HOLD
0.525
1.169
0.644
clk_27m_ibuf
0.000
0.626
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3
0.644
0.891
hpram_controller/u_hpram_top/u_hpram_sync/n45_s6
0.894
1.169
hpram_controller/u_hpram_top/u_hpram_sync/lock_cnt_6_s3
1.169
