#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun May 15 20:22:19 2022
# Process ID: 15536
# Current directory: C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1/Top.vds
# Journal file: C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1\vivado.jou
# Running On: MECHREVO-BILL, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 68621 MB
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'PDU' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PDU.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PDU.v:243]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_2r_reg' and it is trimmed from '5' to '2' bits. [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PDU.v:75]
INFO: [Synth 8-6155] done synthesizing module 'PDU' (1#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC_Generator' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PC_Generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC_Generator' (2#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PC_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (3#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Inst_Memory' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Inst_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_inst' [C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1/.Xil/Vivado-15536-MECHREVO-BILL/realtime/dist_mem_inst_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_inst' (4#1) [C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1/.Xil/Vivado-15536-MECHREVO-BILL/realtime/dist_mem_inst_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Memory' (5#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Inst_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (6#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'Predict' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Predict.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Predict.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Predict' (7#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Predict.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Control' (8#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Imm_Gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (9#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Imm_Gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'Shift_Left' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Shift_Left.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Left' (10#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Shift_Left.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Detect' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Hazard_Detect.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Detect' (11#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Hazard_Detect.v:3]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Registers.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (12#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Registers.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU_Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (13#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU_Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (14#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Forwarding.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (15#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Forwarding.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (16#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Data_Memeory.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_data' [C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1/.Xil/Vivado-15536-MECHREVO-BILL/realtime/dist_mem_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_data' (18#1) [C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1/.Xil/Vivado-15536-MECHREVO-BILL/realtime/dist_mem_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (19#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Data_Memeory.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (20#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (21#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (22#1) [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Top.v:3]
WARNING: [Synth 8-7129] Port in[31] in module Shift_Left is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1245.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.gen/sources_1/ip/dist_mem_inst/dist_mem_inst/dist_mem_inst_in_context.xdc] for cell 'cpu/inst_mem/inst_mem'
Finished Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.gen/sources_1/ip/dist_mem_inst/dist_mem_inst/dist_mem_inst_in_context.xdc] for cell 'cpu/inst_mem/inst_mem'
Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.gen/sources_1/ip/dist_mem_data/dist_mem_data/dist_mem_data_in_context.xdc] for cell 'cpu/data_mem/mem_text'
Finished Parsing XDC File [c:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.gen/sources_1/ip/dist_mem_data/dist_mem_data/dist_mem_data_in_context.xdc] for cell 'cpu/data_mem/mem_text'
Parsing XDC File [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/constrs_1/new/fpgaol2.xdc]
Finished Parsing XDC File [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/constrs_1/new/fpgaol2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/18213/Sources/COD_Lab/lab5/Pipeline_CPU/Pipeline_CPU.srcs/constrs_1/new/fpgaol2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1245.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu/inst_mem/inst_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/data_mem/mem_text. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Predict'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Predict'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 49    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 18    
	   5 Input   32 Bit        Muxes := 3     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 45    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1245.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1253.652 ; gain = 8.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1268.852 ; gain = 23.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1283.605 ; gain = 38.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1283.605 ; gain = 38.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1283.605 ; gain = 38.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1283.605 ; gain = 38.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1283.605 ; gain = 38.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1283.605 ; gain = 38.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dist_mem_data |         1|
|2     |dist_mem_inst |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |dist_mem_data |     1|
|2     |dist_mem_inst |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |    29|
|5     |LUT1          |     3|
|6     |LUT2          |   113|
|7     |LUT3          |    53|
|8     |LUT4          |   218|
|9     |LUT5          |   277|
|10    |LUT6          |  1083|
|11    |MUXF7         |   414|
|12    |MUXF8         |   197|
|13    |FDCE          |  1595|
|14    |FDPE          |    23|
|15    |FDRE          |    12|
|16    |IBUF          |    10|
|17    |OBUF          |    15|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1283.605 ; gain = 38.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1283.605 ; gain = 38.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1283.605 ; gain = 38.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1295.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1299.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 29e8222b
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1299.355 ; gain = 53.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/18213/Sources/COD_Lab/lab5/Hazards_Test/Hazards_Test.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 15 20:23:04 2022...
