## Pipelined RISC-V RV32IM Processor Development

### Repository Structure   
```bash
├── sim_1/
│ ├── imports/t1c_riscv_cpu/
|   ├── rv32i_test.hex          # Hexfile containing opcodes
├── sources_1/new/            # Contains modularized verilog code for pipelined processor
└── README.md                 # This file
```
