// Seed: 3989733305
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output supply0 id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input logic id_12
);
  assign id_4[1] = 1;
  initial begin
    id_2 <= id_7;
  end
  logic id_13 = id_7 == id_9;
  logic id_14 = 1;
endmodule
