# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Multimedia_Unit_Project.srcs/sources_1/new/ALU_2.vhd" \
"../../../../Multimedia_Unit_Project.srcs/ALU_2_sim/new/ALU_2_tb.vhd" \

# Do not sort compile order
nosort
