verdi:
  defines: [
    A25_DECOMPILE,
    A25_CACHE_DEBUG,
  ]   
  options: [
    -sverilog,
    -2012,
    +libext+.v
  ]

vcs:
  defines: [
    A25_DECOMPILE,
    A25_CACHE_DEBUG,
  ]   
  options: [
    -sverilog,
    '-assert svaext',
    '+lint=TFIPC-L',
    '-timescale=1ns/1ps',
    '+libext+.v'
  ]
  
a25_core:
  root : '$A25_ROOT'
  defines : [
    
    
  ]
  incdirs: [
    rtl/include
  ]
  files: [
    rtl/core/a25_alu.v,
    rtl/core/a25_barrel_shift.v,
    rtl/core/a25_coprocessor.v,
    rtl/core/a25_core.v,
    rtl/core/a25_dcache.v,
    rtl/core/a25_decode.v,
    rtl/core/a25_decompile.v,
    rtl/core/a25_execute.v,
    rtl/core/a25_fetch.v,
    rtl/core/a25_icache.v,
    rtl/core/a25_mem.v,
    rtl/core/a25_multiply.v,
    rtl/core/a25_register_bank.v,
    rtl/core/a25_shifter.v,
    rtl/core/a25_wishbone.v,
    rtl/core/a25_wishbone_buf.v,
    rtl/core/a25_write_back.v
  ]

a25_top:
  root : '$A25_ROOT'
  files: [
    rtl/a25_top.v,
    rtl/interface/a25_wbs2axilm.sv
     
  ]
  
rtl:
  root : '$A25_ROOT'
  files: [
    rtl/platform/generic_sram_line_en.v,
    rtl/platform/generic_sram_byte_en.v,
  ]
  
fpga:  
    defines: [
        FPGA
    ]
    root : '$A25_ROOT'
    libdirs : [
        $XILINX_VIVADO/data/verilog/src/unisims,
        $XILINX_VIVADO/data/verilog/src/unimacro
    ]
    files: [
        fpga/rtl/cmod_a7_top.v,
        fpga/rtl/a25_fpga_top.v,
        rtl/wb/wb_crossbar.v,
        rtl/wb/wb_gpio_single.v,
        rtl/wb/wb_uart.v,
        $XILINX_VIVADO/data/verilog/src/glbl.v,
        ./sram_sp_128x2048.v
    ]
    
fpga_syn:  
    root : '$A25_ROOT'
    defines: [
        FPGA
    ]
    files : [
        $PWD/a25.post_synth.sim.v
    ]

    
tb:
    root : '$A25_ROOT'
    files : [
        tb/tb.sv,
        tb/axil_sram.sv 
    ]
    
tb_cmod_a7:
    root : '$A25_ROOT'
    files : [
        tb/tb_cmod_a7.sv
    ]
