$date
	Sat Oct 31 10:01:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 ' D $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 ( nK $end
$var wire 1 ) nQ $end
$var wire 1 & reset $end
$var wire 1 * wire1 $end
$var wire 1 + wire2 $end
$var wire 1 ! Q $end
$scope module U6 $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
x*
1)
x(
x'
0&
x%
0$
x#
x"
0!
$end
#1
1$
0'
1(
0*
1%
0#
0"
#2
0$
#3
1$
0(
1#
#4
0$
#5
1+
0)
1!
1$
1'
1(
0*
0#
1"
#6
0$
#7
1$
0"
#8
0$
#9
1$
0'
0+
0(
0%
1#
#10
0$
#11
1$
1'
1+
1(
1%
0#
#12
0$
#13
1$
#14
0$
#15
1*
1)
0!
1$
1'
0+
0(
1#
1"
#16
0$
#17
0'
0*
0)
1!
1$
#18
0$
#19
1'
1*
1)
0!
1$
#20
0$
