
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	4020ac <__fxstatat@plt+0x50c>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <mbrtowc@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 41d000 <__fxstatat@plt+0x1b460>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <mbrtowc@plt>:
  401760:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <memmove@plt>:
  401780:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <_exit@plt>:
  401790:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strtoul@plt>:
  4017a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <error@plt>:
  4017d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <fchdir@plt>:
  4017e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <getgrnam@plt>:
  4017f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <__cxa_atexit@plt>:
  401800:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <qsort@plt>:
  401810:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <endgrent@plt>:
  401820:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <lseek@plt>:
  401830:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <__fpending@plt>:
  401840:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <stpcpy@plt>:
  401850:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <nl_langinfo@plt>:
  401880:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <strncmp@plt>:
  4018b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <bindtextdomain@plt>:
  4018c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <__libc_start_main@plt>:
  4018d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <__printf_chk@plt>:
  4018e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <fstatfs@plt>:
  4018f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <calloc@plt>:
  401910:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <readdir@plt>:
  401920:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <realloc@plt>:
  401930:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <closedir@plt>:
  401940:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <__openat_2@plt>:
  401950:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <close@plt>:
  401960:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <strrchr@plt>:
  401970:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <__gmon_start__@plt>:
  401980:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <fdopendir@plt>:
  401990:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <abort@plt>:
  4019a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <mbsinit@plt>:
  4019b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <memcmp@plt>:
  4019c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <getopt_long@plt>:
  4019e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <__fprintf_chk@plt>:
  4019f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <strcmp@plt>:
  401a00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <getpwuid@plt>:
  401a10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <__ctype_b_loc@plt>:
  401a20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <fseeko@plt>:
  401a30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <free@plt>:
  401a40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <__ctype_get_mb_cur_max@plt>:
  401a50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <fchownat@plt>:
  401a60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <fcntl@plt>:
  401a90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <fflush@plt>:
  401aa0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <strcpy@plt>:
  401ab0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <dirfd@plt>:
  401ac0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <__lxstat@plt>:
  401ad0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <__fxstat@plt>:
  401ae0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <dcgettext@plt>:
  401af0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <fputs_unlocked@plt>:
  401b00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <__freading@plt>:
  401b10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <iswprint@plt>:
  401b20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <openat@plt>:
  401b30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <__assert_fail@plt>:
  401b40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <__errno_location@plt>:
  401b50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <__xstat@plt>:
  401b60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

0000000000401b70 <getgrgid@plt>:
  401b70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b74:	ldr	x17, [x16, #520]
  401b78:	add	x16, x16, #0x208
  401b7c:	br	x17

0000000000401b80 <fchown@plt>:
  401b80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b84:	ldr	x17, [x16, #528]
  401b88:	add	x16, x16, #0x210
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401b94:	ldr	x17, [x16, #536]
  401b98:	add	x16, x16, #0x218
  401b9c:	br	x17

0000000000401ba0 <__fxstatat@plt>:
  401ba0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c460>
  401ba4:	ldr	x17, [x16, #544]
  401ba8:	add	x16, x16, #0x220
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	stp	x29, x30, [sp, #-272]!
  401bb4:	mov	x29, sp
  401bb8:	stp	x23, x24, [sp, #48]
  401bbc:	mov	w23, w0
  401bc0:	mov	w24, #0x0                   	// #0
  401bc4:	ldr	x0, [x1]
  401bc8:	stp	x19, x20, [sp, #16]
  401bcc:	mov	w19, #0xffffffff            	// #-1
  401bd0:	stp	x21, x22, [sp, #32]
  401bd4:	mov	x22, x1
  401bd8:	adrp	x21, 409000 <__fxstatat@plt+0x7460>
  401bdc:	stp	x25, x26, [sp, #64]
  401be0:	adrp	x25, 40a000 <__fxstatat@plt+0x8460>
  401be4:	add	x25, x25, #0x30
  401be8:	stp	x27, x28, [sp, #80]
  401bec:	bl	403458 <__fxstatat@plt+0x18b8>
  401bf0:	mov	x1, x25
  401bf4:	mov	w0, #0x6                   	// #6
  401bf8:	bl	401b90 <setlocale@plt>
  401bfc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401c00:	add	x1, x1, #0x220
  401c04:	add	x21, x21, #0x978
  401c08:	mov	w20, #0x10                  	// #16
  401c0c:	mov	x0, x21
  401c10:	bl	4018c0 <bindtextdomain@plt>
  401c14:	mov	x0, x21
  401c18:	bl	4019d0 <textdomain@plt>
  401c1c:	adrp	x0, 403000 <__fxstatat@plt+0x1460>
  401c20:	add	x0, x0, #0x338
  401c24:	bl	409928 <__fxstatat@plt+0x7d88>
  401c28:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  401c2c:	add	x0, sp, #0x68
  401c30:	add	x21, x21, #0x3a0
  401c34:	bl	4025a8 <__fxstatat@plt+0xa08>
  401c38:	add	x21, x21, #0x70
  401c3c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401c40:	add	x27, x2, #0x258
  401c44:	mov	w26, #0x1                   	// #1
  401c48:	mov	w28, #0x1                   	// #1
  401c4c:	nop
  401c50:	mov	x3, x21
  401c54:	mov	x2, x27
  401c58:	mov	x1, x22
  401c5c:	mov	w0, w23
  401c60:	mov	x4, #0x0                   	// #0
  401c64:	bl	4019e0 <getopt_long@plt>
  401c68:	cmn	w0, #0x1
  401c6c:	b.eq	401cbc <__fxstatat@plt+0x11c>  // b.none
  401c70:	cmp	w0, #0x66
  401c74:	b.eq	401e10 <__fxstatat@plt+0x270>  // b.none
  401c78:	b.gt	401d6c <__fxstatat@plt+0x1cc>
  401c7c:	cmp	w0, #0x4c
  401c80:	b.eq	401e08 <__fxstatat@plt+0x268>  // b.none
  401c84:	b.le	401dac <__fxstatat@plt+0x20c>
  401c88:	cmp	w0, #0x52
  401c8c:	b.eq	401e18 <__fxstatat@plt+0x278>  // b.none
  401c90:	cmp	w0, #0x63
  401c94:	b.ne	401d9c <__fxstatat@plt+0x1fc>  // b.any
  401c98:	mov	x3, x21
  401c9c:	mov	x2, x27
  401ca0:	mov	x1, x22
  401ca4:	mov	w0, w23
  401ca8:	mov	x4, #0x0                   	// #0
  401cac:	str	w28, [sp, #104]
  401cb0:	bl	4019e0 <getopt_long@plt>
  401cb4:	cmn	w0, #0x1
  401cb8:	b.ne	401c70 <__fxstatat@plt+0xd0>  // b.any
  401cbc:	ldrb	w0, [sp, #108]
  401cc0:	cbnz	w0, 401e68 <__fxstatat@plt+0x2c8>
  401cc4:	mov	w20, #0x10                  	// #16
  401cc8:	adrp	x26, 41e000 <__fxstatat@plt+0x1c460>
  401ccc:	cmp	w19, #0x0
  401cd0:	adrp	x21, 41e000 <__fxstatat@plt+0x1c460>
  401cd4:	cset	w0, ne  // ne = any
  401cd8:	ldr	x19, [x26, #728]
  401cdc:	strb	w0, [sp, #120]
  401ce0:	ldr	w1, [x21, #696]
  401ce4:	sub	w0, w23, w1
  401ce8:	cbz	x19, 401e80 <__fxstatat@plt+0x2e0>
  401cec:	cmp	w0, #0x0
  401cf0:	b.le	401fcc <__fxstatat@plt+0x42c>
  401cf4:	add	x2, sp, #0x90
  401cf8:	mov	x1, x19
  401cfc:	mov	w0, #0x0                   	// #0
  401d00:	bl	401b60 <__xstat@plt>
  401d04:	cbnz	w0, 401f88 <__fxstatat@plt+0x3e8>
  401d08:	ldr	w19, [sp, #172]
  401d0c:	mov	w0, w19
  401d10:	bl	4025f0 <__fxstatat@plt+0xa50>
  401d14:	str	x0, [sp, #136]
  401d18:	ldrb	w0, [sp, #108]
  401d1c:	tst	w24, w0
  401d20:	b.ne	401ec8 <__fxstatat@plt+0x328>  // b.any
  401d24:	ldrsw	x0, [x21, #696]
  401d28:	mov	w5, #0xffffffff            	// #-1
  401d2c:	add	x6, sp, #0x68
  401d30:	mov	w3, w19
  401d34:	orr	w1, w20, #0x400
  401d38:	mov	w4, w5
  401d3c:	add	x0, x22, x0, lsl #3
  401d40:	mov	w2, w5
  401d44:	bl	402680 <__fxstatat@plt+0xae0>
  401d48:	and	w0, w0, #0xff
  401d4c:	eor	w0, w0, #0x1
  401d50:	ldp	x19, x20, [sp, #16]
  401d54:	ldp	x21, x22, [sp, #32]
  401d58:	ldp	x23, x24, [sp, #48]
  401d5c:	ldp	x25, x26, [sp, #64]
  401d60:	ldp	x27, x28, [sp, #80]
  401d64:	ldp	x29, x30, [sp], #272
  401d68:	ret
  401d6c:	cmp	w0, #0x101
  401d70:	b.eq	401e00 <__fxstatat@plt+0x260>  // b.none
  401d74:	b.gt	401dc4 <__fxstatat@plt+0x224>
  401d78:	cmp	w0, #0x76
  401d7c:	b.eq	401e20 <__fxstatat@plt+0x280>  // b.none
  401d80:	cmp	w0, #0x100
  401d84:	mov	w19, #0x1                   	// #1
  401d88:	b.eq	401c50 <__fxstatat@plt+0xb0>  // b.none
  401d8c:	cmp	w0, #0x68
  401d90:	b.ne	401ddc <__fxstatat@plt+0x23c>  // b.any
  401d94:	mov	w19, #0x0                   	// #0
  401d98:	b	401c50 <__fxstatat@plt+0xb0>
  401d9c:	cmp	w0, #0x50
  401da0:	b.ne	401ddc <__fxstatat@plt+0x23c>  // b.any
  401da4:	mov	w20, #0x10                  	// #16
  401da8:	b	401c50 <__fxstatat@plt+0xb0>
  401dac:	cmn	w0, #0x2
  401db0:	b.eq	401f80 <__fxstatat@plt+0x3e0>  // b.none
  401db4:	cmp	w0, #0x48
  401db8:	b.ne	401dd4 <__fxstatat@plt+0x234>  // b.any
  401dbc:	mov	w20, #0x11                  	// #17
  401dc0:	b	401c50 <__fxstatat@plt+0xb0>
  401dc4:	cmp	w0, #0x102
  401dc8:	b.ne	401de4 <__fxstatat@plt+0x244>  // b.any
  401dcc:	mov	w24, #0x1                   	// #1
  401dd0:	b	401c50 <__fxstatat@plt+0xb0>
  401dd4:	cmn	w0, #0x3
  401dd8:	b.eq	401e28 <__fxstatat@plt+0x288>  // b.none
  401ddc:	mov	w0, #0x1                   	// #1
  401de0:	bl	402168 <__fxstatat@plt+0x5c8>
  401de4:	cmp	w0, #0x103
  401de8:	b.ne	401ddc <__fxstatat@plt+0x23c>  // b.any
  401dec:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  401df0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  401df4:	ldr	x0, [x0, #688]
  401df8:	str	x0, [x1, #728]
  401dfc:	b	401c50 <__fxstatat@plt+0xb0>
  401e00:	mov	w24, #0x0                   	// #0
  401e04:	b	401c50 <__fxstatat@plt+0xb0>
  401e08:	mov	w20, #0x2                   	// #2
  401e0c:	b	401c50 <__fxstatat@plt+0xb0>
  401e10:	strb	w26, [sp, #121]
  401e14:	b	401c50 <__fxstatat@plt+0xb0>
  401e18:	strb	w26, [sp, #108]
  401e1c:	b	401c50 <__fxstatat@plt+0xb0>
  401e20:	str	wzr, [sp, #104]
  401e24:	b	401c50 <__fxstatat@plt+0xb0>
  401e28:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  401e2c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  401e30:	adrp	x5, 40a000 <__fxstatat@plt+0x8460>
  401e34:	adrp	x4, 40a000 <__fxstatat@plt+0x8460>
  401e38:	ldr	x3, [x1, #568]
  401e3c:	add	x5, x5, #0x238
  401e40:	ldr	x0, [x0, #704]
  401e44:	add	x4, x4, #0x248
  401e48:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401e4c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e50:	add	x2, x2, #0x168
  401e54:	add	x1, x1, #0x9f0
  401e58:	mov	x6, #0x0                   	// #0
  401e5c:	bl	4053e0 <__fxstatat@plt+0x3840>
  401e60:	mov	w0, #0x0                   	// #0
  401e64:	bl	4017c0 <exit@plt>
  401e68:	cmp	w20, #0x10
  401e6c:	b.ne	401cc8 <__fxstatat@plt+0x128>  // b.any
  401e70:	cmp	w19, #0x1
  401e74:	b.eq	401ffc <__fxstatat@plt+0x45c>  // b.none
  401e78:	mov	w19, #0x0                   	// #0
  401e7c:	b	401cc8 <__fxstatat@plt+0x128>
  401e80:	cmp	w0, #0x1
  401e84:	b.le	401fcc <__fxstatat@plt+0x42c>
  401e88:	ldr	x23, [x22, w1, sxtw #3]
  401e8c:	add	w1, w1, #0x1
  401e90:	str	w1, [x21, #696]
  401e94:	ldrb	w0, [x23]
  401e98:	cbnz	w0, 401f70 <__fxstatat@plt+0x3d0>
  401e9c:	str	x19, [sp, #136]
  401ea0:	ldrb	w0, [x23]
  401ea4:	cbz	w0, 401ec0 <__fxstatat@plt+0x320>
  401ea8:	mov	x0, x23
  401eac:	bl	4017f0 <getgrnam@plt>
  401eb0:	cbz	x0, 401f0c <__fxstatat@plt+0x36c>
  401eb4:	ldr	w19, [x0, #16]
  401eb8:	bl	401820 <endgrent@plt>
  401ebc:	b	401d18 <__fxstatat@plt+0x178>
  401ec0:	mov	w19, #0xffffffff            	// #-1
  401ec4:	b	401d18 <__fxstatat@plt+0x178>
  401ec8:	add	x0, x26, #0x2d8
  401ecc:	add	x0, x0, #0x8
  401ed0:	bl	404f88 <__fxstatat@plt+0x33e8>
  401ed4:	str	x0, [sp, #112]
  401ed8:	cbnz	x0, 401d24 <__fxstatat@plt+0x184>
  401edc:	bl	401b50 <__errno_location@plt>
  401ee0:	mov	x3, x0
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401eec:	mov	x0, #0x0                   	// #0
  401ef0:	add	x1, x1, #0x2c8
  401ef4:	ldr	w20, [x3]
  401ef8:	bl	401af0 <dcgettext@plt>
  401efc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f00:	mov	x19, x0
  401f04:	add	x1, x1, #0x300
  401f08:	b	401fb0 <__fxstatat@plt+0x410>
  401f0c:	mov	x4, x25
  401f10:	add	x3, sp, #0x90
  401f14:	mov	x0, x23
  401f18:	mov	w2, #0xa                   	// #10
  401f1c:	mov	x1, #0x0                   	// #0
  401f20:	bl	405858 <__fxstatat@plt+0x3cb8>
  401f24:	cbnz	w0, 401f3c <__fxstatat@plt+0x39c>
  401f28:	ldr	x0, [sp, #144]
  401f2c:	mov	x1, #0xffffffff            	// #4294967295
  401f30:	mov	w19, w0
  401f34:	cmp	x0, x1
  401f38:	b.ls	401eb8 <__fxstatat@plt+0x318>  // b.plast
  401f3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f40:	add	x1, x1, #0x2e8
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	401af0 <dcgettext@plt>
  401f50:	mov	x19, x0
  401f54:	mov	x0, x23
  401f58:	bl	404f68 <__fxstatat@plt+0x33c8>
  401f5c:	mov	x2, x19
  401f60:	mov	x3, x0
  401f64:	mov	w1, #0x0                   	// #0
  401f68:	mov	w0, #0x1                   	// #1
  401f6c:	bl	4017d0 <error@plt>
  401f70:	mov	x0, x23
  401f74:	bl	405750 <__fxstatat@plt+0x3bb0>
  401f78:	mov	x19, x0
  401f7c:	b	401e9c <__fxstatat@plt+0x2fc>
  401f80:	mov	w0, #0x0                   	// #0
  401f84:	bl	402168 <__fxstatat@plt+0x5c8>
  401f88:	bl	401b50 <__errno_location@plt>
  401f8c:	mov	x3, x0
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f98:	mov	x0, #0x0                   	// #0
  401f9c:	add	x1, x1, #0x2c8
  401fa0:	ldr	w20, [x3]
  401fa4:	bl	401af0 <dcgettext@plt>
  401fa8:	mov	x1, x19
  401fac:	mov	x19, x0
  401fb0:	mov	w0, #0x4                   	// #4
  401fb4:	bl	404d20 <__fxstatat@plt+0x3180>
  401fb8:	mov	x2, x19
  401fbc:	mov	x3, x0
  401fc0:	mov	w1, w20
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	bl	4017d0 <error@plt>
  401fcc:	cmp	w1, w23
  401fd0:	b.lt	402020 <__fxstatat@plt+0x480>  // b.tstop
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401fdc:	mov	x0, #0x0                   	// #0
  401fe0:	add	x1, x1, #0x298
  401fe4:	bl	401af0 <dcgettext@plt>
  401fe8:	mov	x2, x0
  401fec:	mov	w1, #0x0                   	// #0
  401ff0:	mov	w0, #0x0                   	// #0
  401ff4:	bl	4017d0 <error@plt>
  401ff8:	b	401ddc <__fxstatat@plt+0x23c>
  401ffc:	mov	w2, #0x5                   	// #5
  402000:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402004:	mov	x0, #0x0                   	// #0
  402008:	add	x1, x1, #0x268
  40200c:	bl	401af0 <dcgettext@plt>
  402010:	mov	x2, x0
  402014:	mov	w1, #0x0                   	// #0
  402018:	mov	w0, w19
  40201c:	bl	4017d0 <error@plt>
  402020:	add	x22, x22, w23, sxtw #3
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0x2a8
  402034:	bl	401af0 <dcgettext@plt>
  402038:	mov	x19, x0
  40203c:	ldur	x0, [x22, #-8]
  402040:	bl	404f68 <__fxstatat@plt+0x33c8>
  402044:	mov	x3, x0
  402048:	mov	x2, x19
  40204c:	mov	w1, #0x0                   	// #0
  402050:	mov	w0, #0x0                   	// #0
  402054:	bl	4017d0 <error@plt>
  402058:	b	401ddc <__fxstatat@plt+0x23c>
  40205c:	mov	x29, #0x0                   	// #0
  402060:	mov	x30, #0x0                   	// #0
  402064:	mov	x5, x0
  402068:	ldr	x1, [sp]
  40206c:	add	x2, sp, #0x8
  402070:	mov	x6, sp
  402074:	movz	x0, #0x0, lsl #48
  402078:	movk	x0, #0x0, lsl #32
  40207c:	movk	x0, #0x40, lsl #16
  402080:	movk	x0, #0x1bb0
  402084:	movz	x3, #0x0, lsl #48
  402088:	movk	x3, #0x0, lsl #32
  40208c:	movk	x3, #0x40, lsl #16
  402090:	movk	x3, #0x98a0
  402094:	movz	x4, #0x0, lsl #48
  402098:	movk	x4, #0x0, lsl #32
  40209c:	movk	x4, #0x40, lsl #16
  4020a0:	movk	x4, #0x9920
  4020a4:	bl	4018d0 <__libc_start_main@plt>
  4020a8:	bl	4019a0 <abort@plt>
  4020ac:	adrp	x0, 41d000 <__fxstatat@plt+0x1b460>
  4020b0:	ldr	x0, [x0, #4064]
  4020b4:	cbz	x0, 4020bc <__fxstatat@plt+0x51c>
  4020b8:	b	401980 <__gmon_start__@plt>
  4020bc:	ret
  4020c0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  4020c4:	add	x0, x0, #0x2a0
  4020c8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  4020cc:	add	x1, x1, #0x2a0
  4020d0:	cmp	x1, x0
  4020d4:	b.eq	4020ec <__fxstatat@plt+0x54c>  // b.none
  4020d8:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4020dc:	ldr	x1, [x1, #2384]
  4020e0:	cbz	x1, 4020ec <__fxstatat@plt+0x54c>
  4020e4:	mov	x16, x1
  4020e8:	br	x16
  4020ec:	ret
  4020f0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  4020f4:	add	x0, x0, #0x2a0
  4020f8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  4020fc:	add	x1, x1, #0x2a0
  402100:	sub	x1, x1, x0
  402104:	lsr	x2, x1, #63
  402108:	add	x1, x2, x1, asr #3
  40210c:	cmp	xzr, x1, asr #1
  402110:	asr	x1, x1, #1
  402114:	b.eq	40212c <__fxstatat@plt+0x58c>  // b.none
  402118:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  40211c:	ldr	x2, [x2, #2392]
  402120:	cbz	x2, 40212c <__fxstatat@plt+0x58c>
  402124:	mov	x16, x2
  402128:	br	x16
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-32]!
  402134:	mov	x29, sp
  402138:	str	x19, [sp, #16]
  40213c:	adrp	x19, 41e000 <__fxstatat@plt+0x1c460>
  402140:	ldrb	w0, [x19, #720]
  402144:	cbnz	w0, 402154 <__fxstatat@plt+0x5b4>
  402148:	bl	4020c0 <__fxstatat@plt+0x520>
  40214c:	mov	w0, #0x1                   	// #1
  402150:	strb	w0, [x19, #720]
  402154:	ldr	x19, [sp, #16]
  402158:	ldp	x29, x30, [sp], #32
  40215c:	ret
  402160:	b	4020f0 <__fxstatat@plt+0x550>
  402164:	nop
  402168:	stp	x29, x30, [sp, #-176]!
  40216c:	mov	x29, sp
  402170:	stp	x19, x20, [sp, #16]
  402174:	mov	w20, w0
  402178:	stp	x21, x22, [sp, #32]
  40217c:	str	x23, [sp, #48]
  402180:	cbz	w0, 4021c0 <__fxstatat@plt+0x620>
  402184:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  402188:	mov	w2, #0x5                   	// #5
  40218c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402190:	add	x1, x1, #0xa08
  402194:	ldr	x19, [x0, #680]
  402198:	mov	x0, #0x0                   	// #0
  40219c:	bl	401af0 <dcgettext@plt>
  4021a0:	mov	x2, x0
  4021a4:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  4021a8:	mov	x0, x19
  4021ac:	mov	w1, #0x1                   	// #1
  4021b0:	ldr	x3, [x3, #768]
  4021b4:	bl	4019f0 <__fprintf_chk@plt>
  4021b8:	mov	w0, w20
  4021bc:	bl	4017c0 <exit@plt>
  4021c0:	adrp	x21, 41e000 <__fxstatat@plt+0x1c460>
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	add	x1, x1, #0xa30
  4021d4:	bl	401af0 <dcgettext@plt>
  4021d8:	ldr	x3, [x21, #768]
  4021dc:	adrp	x19, 41e000 <__fxstatat@plt+0x1c460>
  4021e0:	mov	x1, x0
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	mov	x2, x3
  4021ec:	adrp	x22, 409000 <__fxstatat@plt+0x7460>
  4021f0:	bl	4018e0 <__printf_chk@plt>
  4021f4:	add	x22, x22, #0x9f0
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402200:	mov	x0, #0x0                   	// #0
  402204:	add	x1, x1, #0xa88
  402208:	bl	401af0 <dcgettext@plt>
  40220c:	ldr	x1, [x19, #704]
  402210:	bl	401b00 <fputs_unlocked@plt>
  402214:	mov	w2, #0x5                   	// #5
  402218:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  40221c:	mov	x0, #0x0                   	// #0
  402220:	add	x1, x1, #0xaf8
  402224:	bl	401af0 <dcgettext@plt>
  402228:	ldr	x1, [x19, #704]
  40222c:	bl	401b00 <fputs_unlocked@plt>
  402230:	mov	w2, #0x5                   	// #5
  402234:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402238:	mov	x0, #0x0                   	// #0
  40223c:	add	x1, x1, #0xbc8
  402240:	bl	401af0 <dcgettext@plt>
  402244:	ldr	x1, [x19, #704]
  402248:	bl	401b00 <fputs_unlocked@plt>
  40224c:	mov	w2, #0x5                   	// #5
  402250:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402254:	mov	x0, #0x0                   	// #0
  402258:	add	x1, x1, #0xcb0
  40225c:	bl	401af0 <dcgettext@plt>
  402260:	ldr	x1, [x19, #704]
  402264:	bl	401b00 <fputs_unlocked@plt>
  402268:	mov	w2, #0x5                   	// #5
  40226c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  402270:	mov	x0, #0x0                   	// #0
  402274:	add	x1, x1, #0xd28
  402278:	bl	401af0 <dcgettext@plt>
  40227c:	ldr	x1, [x19, #704]
  402280:	bl	401b00 <fputs_unlocked@plt>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  40228c:	mov	x0, #0x0                   	// #0
  402290:	add	x1, x1, #0xda8
  402294:	bl	401af0 <dcgettext@plt>
  402298:	ldr	x1, [x19, #704]
  40229c:	bl	401b00 <fputs_unlocked@plt>
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4022a8:	mov	x0, #0x0                   	// #0
  4022ac:	add	x1, x1, #0xe18
  4022b0:	bl	401af0 <dcgettext@plt>
  4022b4:	ldr	x1, [x19, #704]
  4022b8:	bl	401b00 <fputs_unlocked@plt>
  4022bc:	mov	w2, #0x5                   	// #5
  4022c0:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  4022c4:	mov	x0, #0x0                   	// #0
  4022c8:	add	x1, x1, #0xe60
  4022cc:	bl	401af0 <dcgettext@plt>
  4022d0:	ldr	x1, [x19, #704]
  4022d4:	bl	401b00 <fputs_unlocked@plt>
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4022e0:	mov	x0, #0x0                   	// #0
  4022e4:	add	x1, x1, #0x38
  4022e8:	bl	401af0 <dcgettext@plt>
  4022ec:	ldr	x1, [x19, #704]
  4022f0:	bl	401b00 <fputs_unlocked@plt>
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	add	x1, x1, #0x68
  402304:	bl	401af0 <dcgettext@plt>
  402308:	ldr	x1, [x19, #704]
  40230c:	bl	401b00 <fputs_unlocked@plt>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	add	x1, x1, #0xa0
  402320:	bl	401af0 <dcgettext@plt>
  402324:	mov	x1, x0
  402328:	ldr	x3, [x21, #768]
  40232c:	mov	w0, #0x1                   	// #1
  402330:	add	x21, sp, #0x40
  402334:	mov	x2, x3
  402338:	bl	4018e0 <__printf_chk@plt>
  40233c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402340:	add	x2, x2, #0x3a0
  402344:	ldp	x4, x5, [x2, #16]
  402348:	stp	x4, x5, [sp, #80]
  40234c:	ldp	x1, x0, [x2]
  402350:	stp	x1, x0, [sp, #64]
  402354:	ldp	x4, x5, [x2, #32]
  402358:	stp	x4, x5, [sp, #96]
  40235c:	ldp	x4, x5, [x2, #48]
  402360:	stp	x4, x5, [sp, #112]
  402364:	ldp	x4, x5, [x2, #64]
  402368:	stp	x4, x5, [sp, #128]
  40236c:	ldp	x4, x5, [x2, #80]
  402370:	stp	x4, x5, [sp, #144]
  402374:	ldp	x2, x3, [x2, #96]
  402378:	stp	x2, x3, [sp, #160]
  40237c:	cbnz	x1, 402450 <__fxstatat@plt+0x8b0>
  402380:	ldr	x23, [x21, #8]
  402384:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	add	x1, x1, #0x128
  402390:	mov	x0, #0x0                   	// #0
  402394:	cbz	x23, 402460 <__fxstatat@plt+0x8c0>
  402398:	bl	401af0 <dcgettext@plt>
  40239c:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  4023a0:	add	x21, x21, #0x140
  4023a4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4023a8:	mov	x3, x21
  4023ac:	add	x2, x2, #0x168
  4023b0:	mov	x1, x0
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	bl	4018e0 <__printf_chk@plt>
  4023bc:	mov	x1, #0x0                   	// #0
  4023c0:	mov	w0, #0x5                   	// #5
  4023c4:	bl	401b90 <setlocale@plt>
  4023c8:	cbz	x0, 4023e0 <__fxstatat@plt+0x840>
  4023cc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4023d0:	mov	x2, #0x3                   	// #3
  4023d4:	add	x1, x1, #0x178
  4023d8:	bl	4018b0 <strncmp@plt>
  4023dc:	cbnz	w0, 4024fc <__fxstatat@plt+0x95c>
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	add	x1, x1, #0x1c8
  4023f0:	bl	401af0 <dcgettext@plt>
  4023f4:	mov	x1, x0
  4023f8:	mov	x3, x22
  4023fc:	mov	x2, x21
  402400:	mov	w0, #0x1                   	// #1
  402404:	bl	4018e0 <__printf_chk@plt>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0x1e8
  402418:	bl	401af0 <dcgettext@plt>
  40241c:	mov	x1, x0
  402420:	cmp	x23, x22
  402424:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402428:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  40242c:	add	x2, x2, #0x30
  402430:	add	x3, x3, #0x9f8
  402434:	csel	x3, x3, x2, eq  // eq = none
  402438:	mov	x2, x23
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	4018e0 <__printf_chk@plt>
  402444:	b	4021b8 <__fxstatat@plt+0x618>
  402448:	ldr	x1, [x21, #16]!
  40244c:	cbz	x1, 402380 <__fxstatat@plt+0x7e0>
  402450:	mov	x0, x22
  402454:	bl	401a00 <strcmp@plt>
  402458:	cbnz	w0, 402448 <__fxstatat@plt+0x8a8>
  40245c:	b	402380 <__fxstatat@plt+0x7e0>
  402460:	bl	401af0 <dcgettext@plt>
  402464:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  402468:	add	x21, x21, #0x140
  40246c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402470:	mov	x3, x21
  402474:	add	x2, x2, #0x168
  402478:	mov	x1, x0
  40247c:	mov	w0, #0x1                   	// #1
  402480:	bl	4018e0 <__printf_chk@plt>
  402484:	mov	x1, #0x0                   	// #0
  402488:	mov	w0, #0x5                   	// #5
  40248c:	bl	401b90 <setlocale@plt>
  402490:	cbz	x0, 4024a8 <__fxstatat@plt+0x908>
  402494:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402498:	mov	x2, #0x3                   	// #3
  40249c:	add	x1, x1, #0x178
  4024a0:	bl	4018b0 <strncmp@plt>
  4024a4:	cbnz	w0, 4024f8 <__fxstatat@plt+0x958>
  4024a8:	mov	w2, #0x5                   	// #5
  4024ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4024b0:	mov	x0, #0x0                   	// #0
  4024b4:	add	x1, x1, #0x1c8
  4024b8:	bl	401af0 <dcgettext@plt>
  4024bc:	mov	x1, x0
  4024c0:	mov	x3, x22
  4024c4:	mov	x2, x21
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	bl	4018e0 <__printf_chk@plt>
  4024d0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	add	x1, x1, #0x1e8
  4024dc:	mov	x0, #0x0                   	// #0
  4024e0:	bl	401af0 <dcgettext@plt>
  4024e4:	mov	x23, x22
  4024e8:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  4024ec:	mov	x1, x0
  4024f0:	add	x3, x3, #0x9f8
  4024f4:	b	402438 <__fxstatat@plt+0x898>
  4024f8:	mov	x23, x22
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402504:	mov	x0, #0x0                   	// #0
  402508:	add	x1, x1, #0x180
  40250c:	bl	401af0 <dcgettext@plt>
  402510:	ldr	x1, [x19, #704]
  402514:	bl	401b00 <fputs_unlocked@plt>
  402518:	b	4023e0 <__fxstatat@plt+0x840>
  40251c:	nop
  402520:	stp	x29, x30, [sp, #-48]!
  402524:	mov	x29, sp
  402528:	stp	x19, x20, [sp, #16]
  40252c:	mov	x19, x1
  402530:	cbz	x0, 40258c <__fxstatat@plt+0x9ec>
  402534:	cbz	x1, 402594 <__fxstatat@plt+0x9f4>
  402538:	mov	x20, x0
  40253c:	str	x21, [sp, #32]
  402540:	bl	4017b0 <strlen@plt>
  402544:	mov	x21, x0
  402548:	mov	x0, x19
  40254c:	bl	4017b0 <strlen@plt>
  402550:	add	x0, x21, x0
  402554:	add	x0, x0, #0x2
  402558:	bl	405528 <__fxstatat@plt+0x3988>
  40255c:	mov	x1, x20
  402560:	mov	x20, x0
  402564:	bl	401850 <stpcpy@plt>
  402568:	mov	w2, #0x3a                  	// #58
  40256c:	strb	w2, [x0], #1
  402570:	mov	x1, x19
  402574:	bl	401ab0 <strcpy@plt>
  402578:	ldr	x21, [sp, #32]
  40257c:	mov	x0, x20
  402580:	ldp	x19, x20, [sp, #16]
  402584:	ldp	x29, x30, [sp], #48
  402588:	ret
  40258c:	cbz	x1, 4025a0 <__fxstatat@plt+0xa00>
  402590:	mov	x0, x1
  402594:	ldp	x19, x20, [sp, #16]
  402598:	ldp	x29, x30, [sp], #48
  40259c:	b	405750 <__fxstatat@plt+0x3bb0>
  4025a0:	mov	x20, #0x0                   	// #0
  4025a4:	b	40257c <__fxstatat@plt+0x9dc>
  4025a8:	mov	w2, #0x2                   	// #2
  4025ac:	mov	w1, #0x1                   	// #1
  4025b0:	str	w2, [x0]
  4025b4:	strb	wzr, [x0, #4]
  4025b8:	str	xzr, [x0, #8]
  4025bc:	strh	w1, [x0, #16]
  4025c0:	stp	xzr, xzr, [x0, #24]
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	mov	x19, x0
  4025d8:	ldr	x0, [x0, #24]
  4025dc:	bl	401a40 <free@plt>
  4025e0:	ldr	x0, [x19, #32]
  4025e4:	ldr	x19, [sp, #16]
  4025e8:	ldp	x29, x30, [sp], #32
  4025ec:	b	401a40 <free@plt>
  4025f0:	stp	x29, x30, [sp, #-64]!
  4025f4:	mov	x29, sp
  4025f8:	str	x19, [sp, #16]
  4025fc:	mov	w19, w0
  402600:	bl	401b70 <getgrgid@plt>
  402604:	cbz	x0, 40261c <__fxstatat@plt+0xa7c>
  402608:	ldr	x0, [x0]
  40260c:	bl	405750 <__fxstatat@plt+0x3bb0>
  402610:	ldr	x19, [sp, #16]
  402614:	ldp	x29, x30, [sp], #64
  402618:	ret
  40261c:	add	x1, sp, #0x28
  402620:	mov	w0, w19
  402624:	bl	403418 <__fxstatat@plt+0x1878>
  402628:	bl	405750 <__fxstatat@plt+0x3bb0>
  40262c:	ldr	x19, [sp, #16]
  402630:	ldp	x29, x30, [sp], #64
  402634:	ret
  402638:	stp	x29, x30, [sp, #-64]!
  40263c:	mov	x29, sp
  402640:	str	x19, [sp, #16]
  402644:	mov	w19, w0
  402648:	bl	401a10 <getpwuid@plt>
  40264c:	cbz	x0, 402664 <__fxstatat@plt+0xac4>
  402650:	ldr	x0, [x0]
  402654:	bl	405750 <__fxstatat@plt+0x3bb0>
  402658:	ldr	x19, [sp, #16]
  40265c:	ldp	x29, x30, [sp], #64
  402660:	ret
  402664:	add	x1, sp, #0x28
  402668:	mov	w0, w19
  40266c:	bl	403418 <__fxstatat@plt+0x1878>
  402670:	bl	405750 <__fxstatat@plt+0x3bb0>
  402674:	ldr	x19, [sp, #16]
  402678:	ldp	x29, x30, [sp], #64
  40267c:	ret
  402680:	stp	x29, x30, [sp, #-400]!
  402684:	mov	x29, sp
  402688:	stp	x19, x20, [sp, #16]
  40268c:	mov	x19, x6
  402690:	stp	x21, x22, [sp, #32]
  402694:	stp	x23, x24, [sp, #48]
  402698:	stp	x25, x26, [sp, #64]
  40269c:	stp	x27, x28, [sp, #80]
  4026a0:	stp	w2, w5, [sp, #112]
  4026a4:	stp	w4, w3, [sp, #120]
  4026a8:	and	w4, w4, w5
  4026ac:	str	w4, [sp, #100]
  4026b0:	cmn	w4, #0x1
  4026b4:	b.eq	403004 <__fxstatat@plt+0x1464>  // b.none
  4026b8:	mov	x2, #0x0                   	// #0
  4026bc:	bl	4057c8 <__fxstatat@plt+0x3c28>
  4026c0:	mov	x21, x0
  4026c4:	bl	401b50 <__errno_location@plt>
  4026c8:	str	x0, [sp, #104]
  4026cc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4026d0:	add	x0, x1, #0x7b8
  4026d4:	str	x0, [sp, #128]
  4026d8:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4026dc:	add	x0, x0, #0x8c0
  4026e0:	str	x0, [sp, #136]
  4026e4:	mov	w0, #0x1                   	// #1
  4026e8:	str	w0, [sp, #96]
  4026ec:	nop
  4026f0:	mov	x0, x21
  4026f4:	bl	407808 <__fxstatat@plt+0x5c68>
  4026f8:	mov	x27, x0
  4026fc:	cbz	x0, 40291c <__fxstatat@plt+0xd7c>
  402700:	ldrh	w22, [x0, #108]
  402704:	ldr	x23, [x0, #56]
  402708:	cmp	w22, #0x6
  40270c:	b.eq	402d1c <__fxstatat@plt+0x117c>  // b.none
  402710:	b.hi	40282c <__fxstatat@plt+0xc8c>  // b.pmore
  402714:	cmp	w22, #0x2
  402718:	b.eq	402964 <__fxstatat@plt+0xdc4>  // b.none
  40271c:	cmp	w22, #0x4
  402720:	b.ne	402764 <__fxstatat@plt+0xbc4>  // b.any
  402724:	ldrb	w24, [x19, #17]
  402728:	cbz	w24, 402f70 <__fxstatat@plt+0x13d0>
  40272c:	mov	x20, #0x0                   	// #0
  402730:	mov	w0, #0x0                   	// #0
  402734:	str	wzr, [sp, #96]
  402738:	ldr	w1, [x19]
  40273c:	cmp	w1, #0x2
  402740:	b.eq	4028f4 <__fxstatat@plt+0xd54>  // b.none
  402744:	cbnz	w1, 4028f4 <__fxstatat@plt+0xd54>
  402748:	mov	w1, #0x3                   	// #3
  40274c:	mov	w22, w1
  402750:	cbnz	w0, 402e68 <__fxstatat@plt+0x12c8>
  402754:	cbnz	x20, 402ef8 <__fxstatat@plt+0x1358>
  402758:	mov	x24, #0x0                   	// #0
  40275c:	ldp	x26, x28, [x19, #24]
  402760:	b	402c78 <__fxstatat@plt+0x10d8>
  402764:	cmp	w22, #0x1
  402768:	b.ne	402978 <__fxstatat@plt+0xdd8>  // b.any
  40276c:	ldrb	w0, [x19, #4]
  402770:	cbz	w0, 402978 <__fxstatat@plt+0xdd8>
  402774:	ldr	x0, [x19, #8]
  402778:	cbz	x0, 4026f0 <__fxstatat@plt+0xb50>
  40277c:	ldr	x1, [x0]
  402780:	ldr	x2, [x27, #128]
  402784:	cmp	x2, x1
  402788:	b.ne	4026f0 <__fxstatat@plt+0xb50>  // b.any
  40278c:	ldr	x0, [x0, #8]
  402790:	ldr	x1, [x27, #120]
  402794:	cmp	x1, x0
  402798:	b.ne	4026f0 <__fxstatat@plt+0xb50>  // b.any
  40279c:	ldrb	w0, [x23]
  4027a0:	cmp	w0, #0x2f
  4027a4:	b.ne	403258 <__fxstatat@plt+0x16b8>  // b.any
  4027a8:	ldrb	w0, [x23, #1]
  4027ac:	cbnz	w0, 403258 <__fxstatat@plt+0x16b8>
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4027b8:	mov	x0, #0x0                   	// #0
  4027bc:	add	x1, x1, #0x5c0
  4027c0:	bl	401af0 <dcgettext@plt>
  4027c4:	mov	x20, x0
  4027c8:	mov	x1, x23
  4027cc:	mov	w0, #0x4                   	// #4
  4027d0:	bl	404d20 <__fxstatat@plt+0x3180>
  4027d4:	mov	x3, x0
  4027d8:	mov	x2, x20
  4027dc:	mov	w1, #0x0                   	// #0
  4027e0:	mov	w0, #0x0                   	// #0
  4027e4:	bl	4017d0 <error@plt>
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4027f0:	mov	x0, #0x0                   	// #0
  4027f4:	add	x1, x1, #0x630
  4027f8:	bl	401af0 <dcgettext@plt>
  4027fc:	mov	x2, x0
  402800:	mov	w1, #0x0                   	// #0
  402804:	mov	w0, #0x0                   	// #0
  402808:	bl	4017d0 <error@plt>
  40280c:	str	wzr, [sp, #96]
  402810:	mov	x1, x27
  402814:	mov	w2, #0x4                   	// #4
  402818:	mov	x0, x21
  40281c:	bl	407f00 <__fxstatat@plt+0x6360>
  402820:	mov	x0, x21
  402824:	bl	407808 <__fxstatat@plt+0x5c68>
  402828:	b	4026f0 <__fxstatat@plt+0xb50>
  40282c:	cmp	w22, #0x7
  402830:	b.eq	402cd4 <__fxstatat@plt+0x1134>  // b.none
  402834:	cmp	w22, #0xa
  402838:	b.ne	402978 <__fxstatat@plt+0xdd8>  // b.any
  40283c:	ldr	x0, [x0, #88]
  402840:	cbnz	x0, 40284c <__fxstatat@plt+0xcac>
  402844:	ldr	x0, [x27, #32]
  402848:	cbz	x0, 403104 <__fxstatat@plt+0x1564>
  40284c:	ldrb	w24, [x19, #17]
  402850:	cbnz	w24, 40272c <__fxstatat@plt+0xb8c>
  402854:	mov	w2, #0x5                   	// #5
  402858:	ldr	w22, [x27, #64]
  40285c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402860:	mov	x0, #0x0                   	// #0
  402864:	add	x1, x1, #0x668
  402868:	bl	401af0 <dcgettext@plt>
  40286c:	mov	x1, x23
  402870:	mov	x20, x0
  402874:	mov	w0, #0x4                   	// #4
  402878:	bl	404d20 <__fxstatat@plt+0x3180>
  40287c:	mov	x2, x20
  402880:	mov	x3, x0
  402884:	mov	w1, w22
  402888:	mov	w0, #0x0                   	// #0
  40288c:	b	402d04 <__fxstatat@plt+0x1164>
  402890:	cbz	x26, 402e28 <__fxstatat@plt+0x1288>
  402894:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402898:	mov	w2, #0x5                   	// #5
  40289c:	add	x1, x1, #0x938
  4028a0:	mov	x0, #0x0                   	// #0
  4028a4:	bl	401af0 <dcgettext@plt>
  4028a8:	mov	x28, x0
  4028ac:	nop
  4028b0:	mov	x1, x23
  4028b4:	mov	w0, #0x4                   	// #4
  4028b8:	bl	404d20 <__fxstatat@plt+0x3180>
  4028bc:	mov	x2, x0
  4028c0:	mov	x4, x25
  4028c4:	mov	x3, x22
  4028c8:	mov	x1, x28
  4028cc:	mov	w0, #0x1                   	// #1
  4028d0:	bl	4018e0 <__printf_chk@plt>
  4028d4:	mov	x0, x22
  4028d8:	bl	401a40 <free@plt>
  4028dc:	mov	x0, x25
  4028e0:	bl	401a40 <free@plt>
  4028e4:	mov	x0, x24
  4028e8:	bl	401a40 <free@plt>
  4028ec:	mov	x0, x20
  4028f0:	bl	401a40 <free@plt>
  4028f4:	ldrb	w0, [x19, #4]
  4028f8:	cbnz	w0, 4026f0 <__fxstatat@plt+0xb50>
  4028fc:	mov	x1, x27
  402900:	mov	w2, #0x4                   	// #4
  402904:	mov	x0, x21
  402908:	bl	407f00 <__fxstatat@plt+0x6360>
  40290c:	mov	x0, x21
  402910:	bl	407808 <__fxstatat@plt+0x5c68>
  402914:	mov	x27, x0
  402918:	cbnz	x0, 402700 <__fxstatat@plt+0xb60>
  40291c:	ldr	x1, [sp, #104]
  402920:	ldr	w20, [x1]
  402924:	cbz	w20, 402938 <__fxstatat@plt+0xd98>
  402928:	ldrb	w1, [x19, #17]
  40292c:	str	w1, [sp, #96]
  402930:	cbz	w1, 4030bc <__fxstatat@plt+0x151c>
  402934:	str	wzr, [sp, #96]
  402938:	mov	x0, x21
  40293c:	bl	407698 <__fxstatat@plt+0x5af8>
  402940:	cbnz	w0, 403020 <__fxstatat@plt+0x1480>
  402944:	ldrb	w0, [sp, #96]
  402948:	ldp	x19, x20, [sp, #16]
  40294c:	ldp	x21, x22, [sp, #32]
  402950:	ldp	x23, x24, [sp, #48]
  402954:	ldp	x25, x26, [sp, #64]
  402958:	ldp	x27, x28, [sp, #80]
  40295c:	ldp	x29, x30, [sp], #400
  402960:	ret
  402964:	mov	x1, x0
  402968:	mov	x0, x21
  40296c:	bl	405818 <__fxstatat@plt+0x3c78>
  402970:	tst	w0, #0xff
  402974:	b.ne	402f00 <__fxstatat@plt+0x1360>  // b.any
  402978:	ldr	w0, [sp, #100]
  40297c:	add	x20, x27, #0x78
  402980:	ldrb	w24, [x19, #16]
  402984:	cmn	w0, #0x1
  402988:	mov	x0, x20
  40298c:	ldr	x25, [x27, #48]
  402990:	b.eq	402a9c <__fxstatat@plt+0xefc>  // b.none
  402994:	cbz	w24, 4029a8 <__fxstatat@plt+0xe08>
  402998:	ldr	w0, [x0, #16]
  40299c:	and	w0, w0, #0xf000
  4029a0:	cmp	w0, #0xa, lsl #12
  4029a4:	b.eq	402fd0 <__fxstatat@plt+0x1430>  // b.none
  4029a8:	sub	w0, w22, #0x1
  4029ac:	ldr	w2, [sp, #120]
  4029b0:	and	w0, w0, #0xffff
  4029b4:	and	w22, w22, #0xfffffffd
  4029b8:	cmp	w0, #0x1
  4029bc:	cset	w0, ls  // ls = plast
  4029c0:	cmp	w22, #0x4
  4029c4:	csinc	w0, w0, wzr, ne  // ne = any
  4029c8:	cmn	w2, #0x1
  4029cc:	b.eq	402ad4 <__fxstatat@plt+0xf34>  // b.none
  4029d0:	ldr	w1, [x20, #24]
  4029d4:	cmp	w2, w1
  4029d8:	b.eq	402ad4 <__fxstatat@plt+0xf34>  // b.none
  4029dc:	cbz	w0, 402f64 <__fxstatat@plt+0x13c4>
  4029e0:	ldr	x1, [x19, #8]
  4029e4:	cbz	x1, 40330c <__fxstatat@plt+0x176c>
  4029e8:	ldr	x2, [x1]
  4029ec:	mov	w24, w0
  4029f0:	ldr	x3, [x20, #8]
  4029f4:	cmp	x3, x2
  4029f8:	b.ne	402738 <__fxstatat@plt+0xb98>  // b.any
  4029fc:	ldr	x2, [x20]
  402a00:	ldr	x1, [x1, #8]
  402a04:	cmp	x1, x2
  402a08:	b.ne	402738 <__fxstatat@plt+0xb98>  // b.any
  402a0c:	ldrb	w0, [x23]
  402a10:	cmp	w0, #0x2f
  402a14:	b.eq	403134 <__fxstatat@plt+0x1594>  // b.none
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402a20:	mov	x0, #0x0                   	// #0
  402a24:	add	x1, x1, #0x5f0
  402a28:	bl	401af0 <dcgettext@plt>
  402a2c:	mov	x20, x0
  402a30:	mov	x2, x23
  402a34:	mov	w1, #0x4                   	// #4
  402a38:	mov	w0, #0x0                   	// #0
  402a3c:	bl	404c90 <__fxstatat@plt+0x30f0>
  402a40:	mov	w1, #0x4                   	// #4
  402a44:	mov	x22, x0
  402a48:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	add	x2, x2, #0x300
  402a54:	bl	404c90 <__fxstatat@plt+0x30f0>
  402a58:	mov	x3, x22
  402a5c:	mov	x4, x0
  402a60:	mov	x2, x20
  402a64:	mov	w1, #0x0                   	// #0
  402a68:	mov	w0, #0x0                   	// #0
  402a6c:	bl	4017d0 <error@plt>
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402a78:	mov	x0, #0x0                   	// #0
  402a7c:	add	x1, x1, #0x630
  402a80:	bl	401af0 <dcgettext@plt>
  402a84:	mov	x2, x0
  402a88:	mov	w1, #0x0                   	// #0
  402a8c:	mov	w0, #0x0                   	// #0
  402a90:	str	wzr, [sp, #96]
  402a94:	bl	4017d0 <error@plt>
  402a98:	b	4026f0 <__fxstatat@plt+0xb50>
  402a9c:	ldr	w1, [x19]
  402aa0:	cmp	w1, #0x2
  402aa4:	b.ne	402994 <__fxstatat@plt+0xdf4>  // b.any
  402aa8:	ldr	x1, [x19, #8]
  402aac:	cbnz	x1, 402994 <__fxstatat@plt+0xdf4>
  402ab0:	cbnz	w24, 402998 <__fxstatat@plt+0xdf8>
  402ab4:	and	w1, w22, #0xfffffffd
  402ab8:	sub	w0, w22, #0x1
  402abc:	cmp	w1, #0x4
  402ac0:	and	w0, w0, #0xffff
  402ac4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  402ac8:	b.hi	402b00 <__fxstatat@plt+0xf60>  // b.pmore
  402acc:	ldr	w22, [x21, #44]
  402ad0:	b	402b08 <__fxstatat@plt+0xf68>
  402ad4:	ldr	w1, [sp, #116]
  402ad8:	cmn	w1, #0x1
  402adc:	b.eq	402d9c <__fxstatat@plt+0x11fc>  // b.none
  402ae0:	ldr	w1, [x20, #28]
  402ae4:	cbz	w0, 402af0 <__fxstatat@plt+0xf50>
  402ae8:	ldr	x0, [x19, #8]
  402aec:	cbnz	x0, 402fac <__fxstatat@plt+0x140c>
  402af0:	ldr	w0, [sp, #116]
  402af4:	cmp	w0, w1
  402af8:	b.ne	402f64 <__fxstatat@plt+0x13c4>  // b.any
  402afc:	ldrb	w24, [x19, #16]
  402b00:	ldr	w22, [x21, #44]
  402b04:	cbnz	w24, 402ba4 <__fxstatat@plt+0x1004>
  402b08:	ldr	w2, [sp, #112]
  402b0c:	mov	x1, x25
  402b10:	ldr	w3, [sp, #124]
  402b14:	mov	w0, w22
  402b18:	mov	w4, #0x100                 	// #256
  402b1c:	bl	401a60 <fchownat@plt>
  402b20:	cmp	w0, #0x0
  402b24:	cset	w1, eq  // eq = none
  402b28:	cbz	w0, 402b3c <__fxstatat@plt+0xf9c>
  402b2c:	ldr	x0, [sp, #104]
  402b30:	ldr	w0, [x0]
  402b34:	cmp	w0, #0x5f
  402b38:	b.eq	402ec0 <__fxstatat@plt+0x1320>  // b.none
  402b3c:	cbnz	w1, 402c30 <__fxstatat@plt+0x1090>
  402b40:	ldrb	w24, [x19, #17]
  402b44:	cbnz	w24, 402d90 <__fxstatat@plt+0x11f0>
  402b48:	ldr	w0, [sp, #112]
  402b4c:	cmn	w0, #0x1
  402b50:	ldr	x0, [sp, #104]
  402b54:	ldr	w22, [x0]
  402b58:	b.eq	403070 <__fxstatat@plt+0x14d0>  // b.none
  402b5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	add	x1, x1, #0x780
  402b68:	mov	x0, #0x0                   	// #0
  402b6c:	bl	401af0 <dcgettext@plt>
  402b70:	mov	x24, x0
  402b74:	mov	x1, x23
  402b78:	mov	w0, #0x4                   	// #4
  402b7c:	bl	404d20 <__fxstatat@plt+0x3180>
  402b80:	mov	x3, x0
  402b84:	mov	x2, x24
  402b88:	mov	w1, w22
  402b8c:	mov	w0, #0x0                   	// #0
  402b90:	str	wzr, [sp, #96]
  402b94:	bl	4017d0 <error@plt>
  402b98:	mov	w24, #0x1                   	// #1
  402b9c:	mov	w0, #0x0                   	// #0
  402ba0:	b	402738 <__fxstatat@plt+0xb98>
  402ba4:	ldr	w0, [sp, #100]
  402ba8:	cmn	w0, #0x1
  402bac:	b.eq	402c08 <__fxstatat@plt+0x1068>  // b.none
  402bb0:	ldr	w0, [x20, #16]
  402bb4:	and	w0, w0, #0xf000
  402bb8:	cmp	w0, #0x8, lsl #12
  402bbc:	b.eq	402f5c <__fxstatat@plt+0x13bc>  // b.none
  402bc0:	cmp	w0, #0x4, lsl #12
  402bc4:	mov	w26, #0x4900                	// #18688
  402bc8:	b.ne	402c08 <__fxstatat@plt+0x1068>  // b.any
  402bcc:	mov	w2, w26
  402bd0:	mov	x1, x25
  402bd4:	mov	w0, w22
  402bd8:	bl	401950 <__openat_2@plt>
  402bdc:	mov	w28, w0
  402be0:	tbz	w0, #31, 402de4 <__fxstatat@plt+0x1244>
  402be4:	ldr	x0, [sp, #104]
  402be8:	ldr	w0, [x0]
  402bec:	cmp	w0, #0xd
  402bf0:	b.ne	402b40 <__fxstatat@plt+0xfa0>  // b.any
  402bf4:	ldr	w0, [x20, #16]
  402bf8:	and	w0, w0, #0xf000
  402bfc:	cmp	w0, #0x8, lsl #12
  402c00:	b.eq	402dcc <__fxstatat@plt+0x122c>  // b.none
  402c04:	ldr	w22, [x21, #44]
  402c08:	ldr	w2, [sp, #112]
  402c0c:	mov	x1, x25
  402c10:	ldr	w3, [sp, #124]
  402c14:	mov	w0, w22
  402c18:	mov	w4, #0x0                   	// #0
  402c1c:	bl	401a60 <fchownat@plt>
  402c20:	cmp	w0, #0x0
  402c24:	cset	w1, eq  // eq = none
  402c28:	cbz	w1, 402b40 <__fxstatat@plt+0xfa0>
  402c2c:	nop
  402c30:	ldr	w1, [x19]
  402c34:	cmp	w1, #0x2
  402c38:	b.eq	4028f4 <__fxstatat@plt+0xd54>  // b.none
  402c3c:	ldr	w0, [sp, #112]
  402c40:	cmn	w0, #0x1
  402c44:	b.eq	402d44 <__fxstatat@plt+0x11a4>  // b.none
  402c48:	mov	w2, #0x2                   	// #2
  402c4c:	ldr	w0, [x20, #24]
  402c50:	mov	w22, w2
  402c54:	ldr	w2, [sp, #112]
  402c58:	cmp	w2, w0
  402c5c:	b.eq	402d44 <__fxstatat@plt+0x11a4>  // b.none
  402c60:	bl	402638 <__fxstatat@plt+0xa98>
  402c64:	mov	x24, x0
  402c68:	ldr	w0, [x20, #28]
  402c6c:	bl	4025f0 <__fxstatat@plt+0xa50>
  402c70:	mov	x20, x0
  402c74:	ldp	x26, x28, [x19, #24]
  402c78:	mov	x1, x28
  402c7c:	mov	x0, x26
  402c80:	bl	402520 <__fxstatat@plt+0x980>
  402c84:	cmp	x26, #0x0
  402c88:	mov	x25, x0
  402c8c:	csel	x0, x24, xzr, ne  // ne = any
  402c90:	cmp	x28, #0x0
  402c94:	csel	x1, x20, xzr, ne  // ne = any
  402c98:	bl	402520 <__fxstatat@plt+0x980>
  402c9c:	mov	w1, w22
  402ca0:	cmp	w22, #0x3
  402ca4:	mov	x22, x0
  402ca8:	b.eq	402d6c <__fxstatat@plt+0x11cc>  // b.none
  402cac:	cmp	w1, #0x4
  402cb0:	b.eq	402890 <__fxstatat@plt+0xcf0>  // b.none
  402cb4:	cbz	x26, 402e48 <__fxstatat@plt+0x12a8>
  402cb8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	add	x1, x1, #0x7f0
  402cc4:	mov	x0, #0x0                   	// #0
  402cc8:	bl	401af0 <dcgettext@plt>
  402ccc:	mov	x28, x0
  402cd0:	b	4028b0 <__fxstatat@plt+0xd10>
  402cd4:	ldrb	w24, [x19, #17]
  402cd8:	cbnz	w24, 40272c <__fxstatat@plt+0xb8c>
  402cdc:	ldr	w20, [x27, #64]
  402ce0:	mov	x2, x23
  402ce4:	mov	w1, #0x3                   	// #3
  402ce8:	mov	w0, #0x0                   	// #0
  402cec:	bl	404df0 <__fxstatat@plt+0x3250>
  402cf0:	mov	x3, x0
  402cf4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402cf8:	mov	w1, w20
  402cfc:	add	x2, x2, #0x680
  402d00:	mov	w0, #0x0                   	// #0
  402d04:	str	wzr, [sp, #96]
  402d08:	bl	4017d0 <error@plt>
  402d0c:	mov	x20, #0x0                   	// #0
  402d10:	mov	w24, #0x1                   	// #1
  402d14:	mov	w0, #0x0                   	// #0
  402d18:	b	402738 <__fxstatat@plt+0xb98>
  402d1c:	ldrb	w0, [x19, #4]
  402d20:	cbz	w0, 4026f0 <__fxstatat@plt+0xb50>
  402d24:	ldr	w0, [sp, #100]
  402d28:	add	x20, x27, #0x78
  402d2c:	ldrb	w24, [x19, #16]
  402d30:	cmn	w0, #0x1
  402d34:	mov	x0, x20
  402d38:	ldr	x25, [x27, #48]
  402d3c:	b.ne	402994 <__fxstatat@plt+0xdf4>  // b.any
  402d40:	b	402a9c <__fxstatat@plt+0xefc>
  402d44:	ldr	w2, [sp, #124]
  402d48:	cmn	w2, #0x1
  402d4c:	b.eq	402eec <__fxstatat@plt+0x134c>  // b.none
  402d50:	ldr	w0, [x20, #28]
  402d54:	cmp	w2, w0
  402d58:	b.eq	402eec <__fxstatat@plt+0x134c>  // b.none
  402d5c:	mov	w0, #0x2                   	// #2
  402d60:	mov	w22, w0
  402d64:	ldr	w0, [x20, #24]
  402d68:	b	402c60 <__fxstatat@plt+0x10c0>
  402d6c:	cbz	x0, 40308c <__fxstatat@plt+0x14ec>
  402d70:	cbz	x26, 402ecc <__fxstatat@plt+0x132c>
  402d74:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	add	x1, x1, #0x860
  402d80:	mov	x0, #0x0                   	// #0
  402d84:	bl	401af0 <dcgettext@plt>
  402d88:	mov	x28, x0
  402d8c:	b	4028b0 <__fxstatat@plt+0xd10>
  402d90:	mov	w0, #0x0                   	// #0
  402d94:	str	wzr, [sp, #96]
  402d98:	b	402738 <__fxstatat@plt+0xb98>
  402d9c:	cbz	w0, 402afc <__fxstatat@plt+0xf5c>
  402da0:	ldr	x0, [x19, #8]
  402da4:	cbz	x0, 402afc <__fxstatat@plt+0xf5c>
  402da8:	ldr	x2, [x0]
  402dac:	ldr	x1, [x20, #8]
  402db0:	cmp	x2, x1
  402db4:	b.ne	402afc <__fxstatat@plt+0xf5c>  // b.any
  402db8:	ldr	x1, [x20]
  402dbc:	ldr	x0, [x0, #8]
  402dc0:	cmp	x1, x0
  402dc4:	b.ne	402afc <__fxstatat@plt+0xf5c>  // b.any
  402dc8:	b	402a0c <__fxstatat@plt+0xe6c>
  402dcc:	orr	w2, w26, #0x1
  402dd0:	mov	w0, w22
  402dd4:	mov	x1, x25
  402dd8:	bl	401950 <__openat_2@plt>
  402ddc:	mov	w28, w0
  402de0:	tbnz	w0, #31, 403240 <__fxstatat@plt+0x16a0>
  402de4:	add	x2, sp, #0x110
  402de8:	mov	w1, w28
  402dec:	mov	w0, #0x0                   	// #0
  402df0:	bl	401ae0 <__fxstat@plt>
  402df4:	cbnz	w0, 402f44 <__fxstatat@plt+0x13a4>
  402df8:	ldr	x1, [x20, #8]
  402dfc:	ldr	x0, [sp, #280]
  402e00:	cmp	x1, x0
  402e04:	b.eq	403178 <__fxstatat@plt+0x15d8>  // b.none
  402e08:	ldr	x25, [sp, #104]
  402e0c:	mov	w0, w28
  402e10:	str	wzr, [sp, #96]
  402e14:	ldr	w22, [x25]
  402e18:	bl	401960 <close@plt>
  402e1c:	mov	w0, #0x0                   	// #0
  402e20:	str	w22, [x25]
  402e24:	b	402738 <__fxstatat@plt+0xb98>
  402e28:	cbz	x28, 4031d4 <__fxstatat@plt+0x1634>
  402e2c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402e30:	mov	w2, #0x5                   	// #5
  402e34:	add	x1, x1, #0x958
  402e38:	mov	x0, #0x0                   	// #0
  402e3c:	bl	401af0 <dcgettext@plt>
  402e40:	mov	x28, x0
  402e44:	b	4028b0 <__fxstatat@plt+0xd10>
  402e48:	cbz	x28, 4031b8 <__fxstatat@plt+0x1618>
  402e4c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402e50:	mov	w2, #0x5                   	// #5
  402e54:	add	x1, x1, #0x818
  402e58:	mov	x0, #0x0                   	// #0
  402e5c:	bl	401af0 <dcgettext@plt>
  402e60:	mov	x28, x0
  402e64:	b	4028b0 <__fxstatat@plt+0xd10>
  402e68:	cbnz	w24, 4031f0 <__fxstatat@plt+0x1650>
  402e6c:	mov	x24, #0x0                   	// #0
  402e70:	cbz	x20, 402e8c <__fxstatat@plt+0x12ec>
  402e74:	ldr	w0, [x20, #24]
  402e78:	bl	402638 <__fxstatat@plt+0xa98>
  402e7c:	mov	x24, x0
  402e80:	ldr	w0, [x20, #28]
  402e84:	bl	4025f0 <__fxstatat@plt+0xa50>
  402e88:	mov	x20, x0
  402e8c:	ldr	x1, [sp, #128]
  402e90:	mov	w2, #0x5                   	// #5
  402e94:	mov	x0, #0x0                   	// #0
  402e98:	bl	401af0 <dcgettext@plt>
  402e9c:	mov	x22, x0
  402ea0:	mov	x1, x23
  402ea4:	mov	w0, #0x4                   	// #4
  402ea8:	bl	404d20 <__fxstatat@plt+0x3180>
  402eac:	mov	x2, x0
  402eb0:	mov	x1, x22
  402eb4:	mov	w0, #0x1                   	// #1
  402eb8:	bl	4018e0 <__printf_chk@plt>
  402ebc:	b	4028e4 <__fxstatat@plt+0xd44>
  402ec0:	mov	w24, #0x0                   	// #0
  402ec4:	mov	w0, #0x1                   	// #1
  402ec8:	b	402738 <__fxstatat@plt+0xb98>
  402ecc:	cbz	x28, 40311c <__fxstatat@plt+0x157c>
  402ed0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	add	x1, x1, #0x890
  402edc:	mov	x0, #0x0                   	// #0
  402ee0:	bl	401af0 <dcgettext@plt>
  402ee4:	mov	x28, x0
  402ee8:	b	4028b0 <__fxstatat@plt+0xd10>
  402eec:	cbnz	w1, 4028f4 <__fxstatat@plt+0xd54>
  402ef0:	mov	w0, #0x4                   	// #4
  402ef4:	mov	w22, w0
  402ef8:	ldr	w0, [x20, #24]
  402efc:	b	402c60 <__fxstatat@plt+0x10c0>
  402f00:	mov	w2, #0x5                   	// #5
  402f04:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402f08:	mov	x0, #0x0                   	// #0
  402f0c:	add	x1, x1, #0x6a8
  402f10:	bl	401af0 <dcgettext@plt>
  402f14:	mov	x20, x0
  402f18:	mov	x2, x23
  402f1c:	mov	w1, #0x3                   	// #3
  402f20:	mov	w0, #0x0                   	// #0
  402f24:	bl	404df0 <__fxstatat@plt+0x3250>
  402f28:	mov	x2, x20
  402f2c:	mov	x3, x0
  402f30:	mov	w1, #0x0                   	// #0
  402f34:	mov	w0, #0x0                   	// #0
  402f38:	str	wzr, [sp, #96]
  402f3c:	bl	4017d0 <error@plt>
  402f40:	b	4026f0 <__fxstatat@plt+0xb50>
  402f44:	ldr	x24, [sp, #104]
  402f48:	mov	w0, w28
  402f4c:	ldr	w22, [x24]
  402f50:	bl	401960 <close@plt>
  402f54:	str	w22, [x24]
  402f58:	b	402b40 <__fxstatat@plt+0xfa0>
  402f5c:	mov	w26, #0x900                 	// #2304
  402f60:	b	402bcc <__fxstatat@plt+0x102c>
  402f64:	mov	w24, #0x1                   	// #1
  402f68:	mov	w0, w24
  402f6c:	b	402738 <__fxstatat@plt+0xb98>
  402f70:	mov	w2, #0x5                   	// #5
  402f74:	ldr	w24, [x27, #64]
  402f78:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402f7c:	mov	x0, #0x0                   	// #0
  402f80:	add	x1, x1, #0x688
  402f84:	bl	401af0 <dcgettext@plt>
  402f88:	mov	x1, x23
  402f8c:	mov	x20, x0
  402f90:	mov	w0, w22
  402f94:	bl	404d20 <__fxstatat@plt+0x3180>
  402f98:	mov	x2, x20
  402f9c:	mov	x3, x0
  402fa0:	mov	w1, w24
  402fa4:	mov	w0, #0x0                   	// #0
  402fa8:	b	402d04 <__fxstatat@plt+0x1164>
  402fac:	ldr	x2, [x0]
  402fb0:	ldr	x3, [x20, #8]
  402fb4:	cmp	x3, x2
  402fb8:	b.ne	402af0 <__fxstatat@plt+0xf50>  // b.any
  402fbc:	ldr	x2, [x20]
  402fc0:	ldr	x0, [x0, #8]
  402fc4:	cmp	x2, x0
  402fc8:	b.ne	402af0 <__fxstatat@plt+0xf50>  // b.any
  402fcc:	b	402a0c <__fxstatat@plt+0xe6c>
  402fd0:	ldr	w1, [x21, #44]
  402fd4:	add	x3, sp, #0x90
  402fd8:	mov	x2, x25
  402fdc:	mov	w4, #0x0                   	// #0
  402fe0:	mov	w0, #0x0                   	// #0
  402fe4:	bl	401ba0 <__fxstatat@plt>
  402fe8:	cbz	w0, 4030b0 <__fxstatat@plt+0x1510>
  402fec:	ldrb	w24, [x19, #17]
  402ff0:	cbz	w24, 403200 <__fxstatat@plt+0x1660>
  402ff4:	add	x20, sp, #0x90
  402ff8:	mov	w0, #0x0                   	// #0
  402ffc:	str	wzr, [sp, #96]
  403000:	b	402738 <__fxstatat@plt+0xb98>
  403004:	ldrb	w2, [x6, #16]
  403008:	cbnz	w2, 4026b8 <__fxstatat@plt+0xb18>
  40300c:	ldr	w3, [x6]
  403010:	orr	w2, w1, #0x8
  403014:	cmp	w3, #0x2
  403018:	csel	w1, w2, w1, eq  // eq = none
  40301c:	b	4026b8 <__fxstatat@plt+0xb18>
  403020:	ldr	x0, [sp, #104]
  403024:	mov	w2, #0x5                   	// #5
  403028:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40302c:	add	x1, x1, #0x998
  403030:	str	wzr, [sp, #96]
  403034:	ldr	w19, [x0]
  403038:	mov	x0, #0x0                   	// #0
  40303c:	bl	401af0 <dcgettext@plt>
  403040:	mov	x2, x0
  403044:	mov	w1, w19
  403048:	mov	w0, #0x0                   	// #0
  40304c:	bl	4017d0 <error@plt>
  403050:	ldrb	w0, [sp, #96]
  403054:	ldp	x19, x20, [sp, #16]
  403058:	ldp	x21, x22, [sp, #32]
  40305c:	ldp	x23, x24, [sp, #48]
  403060:	ldp	x25, x26, [sp, #64]
  403064:	ldp	x27, x28, [sp, #80]
  403068:	ldp	x29, x30, [sp], #400
  40306c:	ret
  403070:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403074:	mov	w2, #0x5                   	// #5
  403078:	add	x1, x1, #0x7a0
  40307c:	mov	x0, #0x0                   	// #0
  403080:	bl	401af0 <dcgettext@plt>
  403084:	mov	x24, x0
  403088:	b	402b74 <__fxstatat@plt+0xfd4>
  40308c:	cbz	x26, 4030e0 <__fxstatat@plt+0x1540>
  403090:	mov	x22, x25
  403094:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403098:	mov	w2, #0x5                   	// #5
  40309c:	add	x1, x1, #0x8e8
  4030a0:	mov	x25, #0x0                   	// #0
  4030a4:	bl	401af0 <dcgettext@plt>
  4030a8:	mov	x28, x0
  4030ac:	b	4028b0 <__fxstatat@plt+0xd10>
  4030b0:	ldrh	w22, [x27, #108]
  4030b4:	add	x20, sp, #0x90
  4030b8:	b	4029a8 <__fxstatat@plt+0xe08>
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4030c4:	add	x1, x1, #0x5b0
  4030c8:	bl	401af0 <dcgettext@plt>
  4030cc:	mov	w1, w20
  4030d0:	mov	x2, x0
  4030d4:	mov	w0, #0x0                   	// #0
  4030d8:	bl	4017d0 <error@plt>
  4030dc:	b	402938 <__fxstatat@plt+0xd98>
  4030e0:	cbz	x28, 4032b4 <__fxstatat@plt+0x1714>
  4030e4:	mov	x22, x25
  4030e8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4030ec:	mov	w2, #0x5                   	// #5
  4030f0:	add	x1, x1, #0x910
  4030f4:	mov	x25, #0x0                   	// #0
  4030f8:	bl	401af0 <dcgettext@plt>
  4030fc:	mov	x28, x0
  403100:	b	4028b0 <__fxstatat@plt+0xd10>
  403104:	mov	x2, #0x1                   	// #1
  403108:	str	x2, [x27, #32]
  40310c:	mov	x1, x27
  403110:	mov	x0, x21
  403114:	bl	407f00 <__fxstatat@plt+0x6360>
  403118:	b	4026f0 <__fxstatat@plt+0xb50>
  40311c:	ldr	x1, [sp, #136]
  403120:	mov	w2, #0x5                   	// #5
  403124:	mov	x0, #0x0                   	// #0
  403128:	bl	401af0 <dcgettext@plt>
  40312c:	mov	x28, x0
  403130:	b	4028b0 <__fxstatat@plt+0xd10>
  403134:	ldrb	w0, [x23, #1]
  403138:	cbnz	w0, 402a18 <__fxstatat@plt+0xe78>
  40313c:	mov	w2, #0x5                   	// #5
  403140:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403144:	mov	x0, #0x0                   	// #0
  403148:	add	x1, x1, #0x5c0
  40314c:	bl	401af0 <dcgettext@plt>
  403150:	mov	x20, x0
  403154:	mov	x1, x23
  403158:	mov	w0, #0x4                   	// #4
  40315c:	bl	404d20 <__fxstatat@plt+0x3180>
  403160:	mov	x3, x0
  403164:	mov	x2, x20
  403168:	mov	w1, #0x0                   	// #0
  40316c:	mov	w0, #0x0                   	// #0
  403170:	bl	4017d0 <error@plt>
  403174:	b	402a70 <__fxstatat@plt+0xed0>
  403178:	ldr	x1, [x20]
  40317c:	ldr	x0, [sp, #272]
  403180:	cmp	x1, x0
  403184:	b.ne	402e08 <__fxstatat@plt+0x1268>  // b.any
  403188:	ldr	w1, [sp, #120]
  40318c:	cmn	w1, #0x1
  403190:	b.eq	4032d0 <__fxstatat@plt+0x1730>  // b.none
  403194:	ldr	w0, [sp, #296]
  403198:	cmp	w1, w0
  40319c:	b.eq	4032d0 <__fxstatat@plt+0x1730>  // b.none
  4031a0:	ldr	x24, [sp, #104]
  4031a4:	mov	w0, w28
  4031a8:	ldr	w22, [x24]
  4031ac:	bl	401960 <close@plt>
  4031b0:	str	w22, [x24]
  4031b4:	b	402c30 <__fxstatat@plt+0x1090>
  4031b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4031bc:	mov	w2, #0x5                   	// #5
  4031c0:	add	x1, x1, #0x840
  4031c4:	mov	x0, #0x0                   	// #0
  4031c8:	bl	401af0 <dcgettext@plt>
  4031cc:	mov	x28, x0
  4031d0:	b	4028b0 <__fxstatat@plt+0xd10>
  4031d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4031d8:	mov	w2, #0x5                   	// #5
  4031dc:	add	x1, x1, #0x978
  4031e0:	mov	x0, #0x0                   	// #0
  4031e4:	bl	401af0 <dcgettext@plt>
  4031e8:	mov	x28, x0
  4031ec:	b	4028b0 <__fxstatat@plt+0xd10>
  4031f0:	mov	w0, #0x4                   	// #4
  4031f4:	mov	w22, w0
  4031f8:	cbz	x20, 402758 <__fxstatat@plt+0xbb8>
  4031fc:	b	402ef8 <__fxstatat@plt+0x1358>
  403200:	ldr	x0, [sp, #104]
  403204:	mov	w2, #0x5                   	// #5
  403208:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40320c:	add	x1, x1, #0x768
  403210:	ldr	w22, [x0]
  403214:	mov	x0, #0x0                   	// #0
  403218:	bl	401af0 <dcgettext@plt>
  40321c:	mov	x20, x0
  403220:	mov	x1, x23
  403224:	mov	w0, #0x4                   	// #4
  403228:	bl	404d20 <__fxstatat@plt+0x3180>
  40322c:	mov	x3, x0
  403230:	mov	x2, x20
  403234:	mov	w1, w22
  403238:	add	x20, sp, #0x90
  40323c:	b	402b8c <__fxstatat@plt+0xfec>
  403240:	ldr	x0, [sp, #104]
  403244:	ldr	w0, [x0]
  403248:	cmp	w0, #0xd
  40324c:	b.ne	402b40 <__fxstatat@plt+0xfa0>  // b.any
  403250:	ldr	w22, [x21, #44]
  403254:	b	402c08 <__fxstatat@plt+0x1068>
  403258:	mov	w2, #0x5                   	// #5
  40325c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403260:	mov	x0, #0x0                   	// #0
  403264:	add	x1, x1, #0x5f0
  403268:	bl	401af0 <dcgettext@plt>
  40326c:	mov	x20, x0
  403270:	mov	x2, x23
  403274:	mov	w1, #0x4                   	// #4
  403278:	mov	w0, #0x0                   	// #0
  40327c:	bl	404c90 <__fxstatat@plt+0x30f0>
  403280:	mov	w1, #0x4                   	// #4
  403284:	mov	x22, x0
  403288:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40328c:	mov	w0, #0x1                   	// #1
  403290:	add	x2, x2, #0x300
  403294:	bl	404c90 <__fxstatat@plt+0x30f0>
  403298:	mov	x3, x22
  40329c:	mov	x4, x0
  4032a0:	mov	x2, x20
  4032a4:	mov	w1, #0x0                   	// #0
  4032a8:	mov	w0, #0x0                   	// #0
  4032ac:	bl	4017d0 <error@plt>
  4032b0:	b	4027e8 <__fxstatat@plt+0xc48>
  4032b4:	ldr	x1, [sp, #136]
  4032b8:	mov	x22, x25
  4032bc:	mov	w2, #0x5                   	// #5
  4032c0:	mov	x25, #0x0                   	// #0
  4032c4:	bl	401af0 <dcgettext@plt>
  4032c8:	mov	x28, x0
  4032cc:	b	4028b0 <__fxstatat@plt+0xd10>
  4032d0:	ldr	w1, [sp, #116]
  4032d4:	cmn	w1, #0x1
  4032d8:	b.eq	4032e8 <__fxstatat@plt+0x1748>  // b.none
  4032dc:	ldr	w0, [sp, #300]
  4032e0:	cmp	w1, w0
  4032e4:	b.ne	4031a0 <__fxstatat@plt+0x1600>  // b.any
  4032e8:	ldr	w1, [sp, #112]
  4032ec:	mov	w0, w28
  4032f0:	ldr	w2, [sp, #124]
  4032f4:	bl	401b80 <fchown@plt>
  4032f8:	cbnz	w0, 402f44 <__fxstatat@plt+0x13a4>
  4032fc:	mov	w0, w28
  403300:	bl	401960 <close@plt>
  403304:	cbnz	w0, 402b40 <__fxstatat@plt+0xfa0>
  403308:	b	402c30 <__fxstatat@plt+0x1090>
  40330c:	mov	w24, w0
  403310:	b	402738 <__fxstatat@plt+0xb98>
  403314:	nop
  403318:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  40331c:	str	x0, [x1, #752]
  403320:	ret
  403324:	nop
  403328:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  40332c:	strb	w0, [x1, #760]
  403330:	ret
  403334:	nop
  403338:	stp	x29, x30, [sp, #-48]!
  40333c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  403340:	mov	x29, sp
  403344:	ldr	x0, [x0, #704]
  403348:	bl	408140 <__fxstatat@plt+0x65a0>
  40334c:	cbz	w0, 403384 <__fxstatat@plt+0x17e4>
  403350:	stp	x19, x20, [sp, #16]
  403354:	adrp	x20, 41e000 <__fxstatat@plt+0x1c460>
  403358:	add	x0, x20, #0x2f0
  40335c:	str	x21, [sp, #32]
  403360:	ldrb	w21, [x0, #8]
  403364:	bl	401b50 <__errno_location@plt>
  403368:	mov	x19, x0
  40336c:	cbz	w21, 40339c <__fxstatat@plt+0x17fc>
  403370:	ldr	w0, [x0]
  403374:	cmp	w0, #0x20
  403378:	b.ne	40339c <__fxstatat@plt+0x17fc>  // b.any
  40337c:	ldp	x19, x20, [sp, #16]
  403380:	ldr	x21, [sp, #32]
  403384:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  403388:	ldr	x0, [x0, #680]
  40338c:	bl	408140 <__fxstatat@plt+0x65a0>
  403390:	cbnz	w0, 4033f0 <__fxstatat@plt+0x1850>
  403394:	ldp	x29, x30, [sp], #48
  403398:	ret
  40339c:	mov	w2, #0x5                   	// #5
  4033a0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4033a4:	mov	x0, #0x0                   	// #0
  4033a8:	add	x1, x1, #0x9b8
  4033ac:	bl	401af0 <dcgettext@plt>
  4033b0:	ldr	x2, [x20, #752]
  4033b4:	mov	x20, x0
  4033b8:	cbz	x2, 4033fc <__fxstatat@plt+0x185c>
  4033bc:	ldr	w19, [x19]
  4033c0:	mov	x0, x2
  4033c4:	bl	404dd8 <__fxstatat@plt+0x3238>
  4033c8:	mov	x3, x0
  4033cc:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4033d0:	mov	w1, w19
  4033d4:	mov	x4, x20
  4033d8:	add	x2, x2, #0x9c8
  4033dc:	mov	w0, #0x0                   	// #0
  4033e0:	bl	4017d0 <error@plt>
  4033e4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  4033e8:	ldr	w0, [x0, #576]
  4033ec:	bl	401790 <_exit@plt>
  4033f0:	stp	x19, x20, [sp, #16]
  4033f4:	str	x21, [sp, #32]
  4033f8:	b	4033e4 <__fxstatat@plt+0x1844>
  4033fc:	ldr	w1, [x19]
  403400:	mov	x3, x0
  403404:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403408:	mov	w0, #0x0                   	// #0
  40340c:	add	x2, x2, #0x680
  403410:	bl	4017d0 <error@plt>
  403414:	b	4033e4 <__fxstatat@plt+0x1844>
  403418:	mov	x3, x0
  40341c:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  403420:	add	x0, x1, #0x14
  403424:	movk	x4, #0xcccd
  403428:	strb	wzr, [x1, #20]
  40342c:	nop
  403430:	umulh	x2, x3, x4
  403434:	cmp	x3, #0x9
  403438:	lsr	x2, x2, #3
  40343c:	add	x1, x2, x2, lsl #2
  403440:	sub	x1, x3, x1, lsl #1
  403444:	mov	x3, x2
  403448:	add	w1, w1, #0x30
  40344c:	strb	w1, [x0, #-1]!
  403450:	b.hi	403430 <__fxstatat@plt+0x1890>  // b.pmore
  403454:	ret
  403458:	stp	x29, x30, [sp, #-48]!
  40345c:	mov	x29, sp
  403460:	stp	x19, x20, [sp, #16]
  403464:	cbz	x0, 40353c <__fxstatat@plt+0x199c>
  403468:	mov	x19, x0
  40346c:	mov	w1, #0x2f                  	// #47
  403470:	bl	401970 <strrchr@plt>
  403474:	mov	x20, x0
  403478:	cbz	x0, 4034dc <__fxstatat@plt+0x193c>
  40347c:	str	x21, [sp, #32]
  403480:	add	x21, x0, #0x1
  403484:	sub	x0, x21, x19
  403488:	cmp	x0, #0x6
  40348c:	b.le	4034f8 <__fxstatat@plt+0x1958>
  403490:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403494:	sub	x0, x20, #0x6
  403498:	add	x1, x1, #0xa08
  40349c:	mov	x2, #0x7                   	// #7
  4034a0:	bl	4018b0 <strncmp@plt>
  4034a4:	cbnz	w0, 4034f8 <__fxstatat@plt+0x1958>
  4034a8:	ldrb	w0, [x20, #1]
  4034ac:	cmp	w0, #0x6c
  4034b0:	b.ne	403518 <__fxstatat@plt+0x1978>  // b.any
  4034b4:	ldrb	w0, [x21, #1]
  4034b8:	cmp	w0, #0x74
  4034bc:	b.ne	403518 <__fxstatat@plt+0x1978>  // b.any
  4034c0:	ldrb	w0, [x21, #2]
  4034c4:	cmp	w0, #0x2d
  4034c8:	b.ne	403518 <__fxstatat@plt+0x1978>  // b.any
  4034cc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  4034d0:	add	x19, x20, #0x4
  4034d4:	ldr	x21, [sp, #32]
  4034d8:	str	x19, [x0, #712]
  4034dc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  4034e0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  4034e4:	str	x19, [x1, #768]
  4034e8:	str	x19, [x0, #672]
  4034ec:	ldp	x19, x20, [sp, #16]
  4034f0:	ldp	x29, x30, [sp], #48
  4034f4:	ret
  4034f8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  4034fc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  403500:	ldr	x21, [sp, #32]
  403504:	str	x19, [x1, #768]
  403508:	str	x19, [x0, #672]
  40350c:	ldp	x19, x20, [sp, #16]
  403510:	ldp	x29, x30, [sp], #48
  403514:	ret
  403518:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  40351c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  403520:	mov	x19, x21
  403524:	str	x19, [x1, #768]
  403528:	str	x19, [x0, #672]
  40352c:	ldp	x19, x20, [sp, #16]
  403530:	ldr	x21, [sp, #32]
  403534:	ldp	x29, x30, [sp], #48
  403538:	ret
  40353c:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  403540:	mov	x2, #0x37                  	// #55
  403544:	mov	x1, #0x1                   	// #1
  403548:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  40354c:	ldr	x3, [x3, #680]
  403550:	add	x0, x0, #0x9d0
  403554:	str	x21, [sp, #32]
  403558:	bl	401a80 <fwrite@plt>
  40355c:	bl	4019a0 <abort@plt>
  403560:	stp	xzr, xzr, [x8]
  403564:	cmp	w0, #0xa
  403568:	stp	xzr, xzr, [x8, #16]
  40356c:	stp	xzr, xzr, [x8, #32]
  403570:	str	xzr, [x8, #48]
  403574:	b.eq	403580 <__fxstatat@plt+0x19e0>  // b.none
  403578:	str	w0, [x8]
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-16]!
  403584:	mov	x29, sp
  403588:	bl	4019a0 <abort@plt>
  40358c:	nop
  403590:	stp	x29, x30, [sp, #-48]!
  403594:	mov	w2, #0x5                   	// #5
  403598:	mov	x29, sp
  40359c:	stp	x19, x20, [sp, #16]
  4035a0:	mov	x20, x0
  4035a4:	str	x21, [sp, #32]
  4035a8:	mov	w21, w1
  4035ac:	mov	x1, x0
  4035b0:	mov	x0, #0x0                   	// #0
  4035b4:	bl	401af0 <dcgettext@plt>
  4035b8:	mov	x19, x0
  4035bc:	cmp	x20, x0
  4035c0:	b.eq	4035d8 <__fxstatat@plt+0x1a38>  // b.none
  4035c4:	mov	x0, x19
  4035c8:	ldp	x19, x20, [sp, #16]
  4035cc:	ldr	x21, [sp, #32]
  4035d0:	ldp	x29, x30, [sp], #48
  4035d4:	ret
  4035d8:	bl	409360 <__fxstatat@plt+0x77c0>
  4035dc:	ldrb	w1, [x0]
  4035e0:	and	w1, w1, #0xffffffdf
  4035e4:	cmp	w1, #0x55
  4035e8:	b.ne	40364c <__fxstatat@plt+0x1aac>  // b.any
  4035ec:	ldrb	w1, [x0, #1]
  4035f0:	and	w1, w1, #0xffffffdf
  4035f4:	cmp	w1, #0x54
  4035f8:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  4035fc:	ldrb	w1, [x0, #2]
  403600:	and	w1, w1, #0xffffffdf
  403604:	cmp	w1, #0x46
  403608:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  40360c:	ldrb	w1, [x0, #3]
  403610:	cmp	w1, #0x2d
  403614:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  403618:	ldrb	w1, [x0, #4]
  40361c:	cmp	w1, #0x38
  403620:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  403624:	ldrb	w0, [x0, #5]
  403628:	cbnz	w0, 4036c8 <__fxstatat@plt+0x1b28>
  40362c:	ldrb	w1, [x19]
  403630:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403634:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  403638:	add	x0, x0, #0xa18
  40363c:	cmp	w1, #0x60
  403640:	add	x19, x19, #0xa30
  403644:	csel	x19, x19, x0, eq  // eq = none
  403648:	b	4035c4 <__fxstatat@plt+0x1a24>
  40364c:	cmp	w1, #0x47
  403650:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  403654:	ldrb	w1, [x0, #1]
  403658:	and	w1, w1, #0xffffffdf
  40365c:	cmp	w1, #0x42
  403660:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  403664:	ldrb	w1, [x0, #2]
  403668:	cmp	w1, #0x31
  40366c:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  403670:	ldrb	w1, [x0, #3]
  403674:	cmp	w1, #0x38
  403678:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  40367c:	ldrb	w1, [x0, #4]
  403680:	cmp	w1, #0x30
  403684:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  403688:	ldrb	w1, [x0, #5]
  40368c:	cmp	w1, #0x33
  403690:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  403694:	ldrb	w1, [x0, #6]
  403698:	cmp	w1, #0x30
  40369c:	b.ne	4036c8 <__fxstatat@plt+0x1b28>  // b.any
  4036a0:	ldrb	w0, [x0, #7]
  4036a4:	cbnz	w0, 4036c8 <__fxstatat@plt+0x1b28>
  4036a8:	ldrb	w1, [x19]
  4036ac:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4036b0:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  4036b4:	add	x0, x0, #0xa20
  4036b8:	cmp	w1, #0x60
  4036bc:	add	x19, x19, #0xa28
  4036c0:	csel	x19, x19, x0, eq  // eq = none
  4036c4:	b	4035c4 <__fxstatat@plt+0x1a24>
  4036c8:	cmp	w21, #0x9
  4036cc:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4036d0:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  4036d4:	add	x0, x0, #0xa38
  4036d8:	add	x19, x19, #0xa10
  4036dc:	csel	x19, x19, x0, eq  // eq = none
  4036e0:	mov	x0, x19
  4036e4:	ldp	x19, x20, [sp, #16]
  4036e8:	ldr	x21, [sp, #32]
  4036ec:	ldp	x29, x30, [sp], #48
  4036f0:	ret
  4036f4:	nop
  4036f8:	sub	sp, sp, #0xf0
  4036fc:	stp	x29, x30, [sp, #16]
  403700:	add	x29, sp, #0x10
  403704:	stp	x19, x20, [sp, #32]
  403708:	mov	w19, w5
  40370c:	and	w20, w5, #0x2
  403710:	stp	x21, x22, [sp, #48]
  403714:	stp	x23, x24, [sp, #64]
  403718:	mov	x23, x1
  40371c:	stp	x25, x26, [sp, #80]
  403720:	mov	w26, w4
  403724:	mov	x25, x3
  403728:	stp	x27, x28, [sp, #96]
  40372c:	mov	x28, x0
  403730:	mov	x27, x2
  403734:	str	x6, [sp, #112]
  403738:	str	w5, [sp, #200]
  40373c:	str	x7, [sp, #208]
  403740:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  403744:	mov	x1, x19
  403748:	str	x0, [sp, #192]
  40374c:	cmp	w26, #0x4
  403750:	ubfx	x11, x1, #1, #1
  403754:	ldr	x6, [sp, #112]
  403758:	b.eq	4043f0 <__fxstatat@plt+0x2850>  // b.none
  40375c:	b.ls	4037c4 <__fxstatat@plt+0x1c24>  // b.plast
  403760:	cmp	w26, #0x7
  403764:	b.eq	404280 <__fxstatat@plt+0x26e0>  // b.none
  403768:	b.ls	403eec <__fxstatat@plt+0x234c>  // b.plast
  40376c:	sub	w0, w26, #0x8
  403770:	cmp	w0, #0x2
  403774:	b.hi	40470c <__fxstatat@plt+0x2b6c>  // b.pmore
  403778:	cmp	w26, #0xa
  40377c:	b.ne	4042f4 <__fxstatat@plt+0x2754>  // b.any
  403780:	mov	x19, #0x0                   	// #0
  403784:	cbz	w20, 40456c <__fxstatat@plt+0x29cc>
  403788:	ldr	x0, [sp, #240]
  40378c:	str	w11, [sp, #136]
  403790:	str	x6, [sp, #144]
  403794:	bl	4017b0 <strlen@plt>
  403798:	mov	x12, x0
  40379c:	ldr	x0, [sp, #240]
  4037a0:	mov	w10, #0x1                   	// #1
  4037a4:	ldr	w11, [sp, #136]
  4037a8:	mov	w5, w10
  4037ac:	mov	w7, #0x0                   	// #0
  4037b0:	str	x0, [sp, #112]
  4037b4:	str	wzr, [sp, #120]
  4037b8:	str	xzr, [sp, #128]
  4037bc:	ldr	x6, [sp, #144]
  4037c0:	b	403808 <__fxstatat@plt+0x1c68>
  4037c4:	cmp	w26, #0x1
  4037c8:	b.eq	40424c <__fxstatat@plt+0x26ac>  // b.none
  4037cc:	b.ls	403ec0 <__fxstatat@plt+0x2320>  // b.plast
  4037d0:	cmp	w26, #0x2
  4037d4:	b.eq	404414 <__fxstatat@plt+0x2874>  // b.none
  4037d8:	mov	w10, #0x1                   	// #1
  4037dc:	adrp	x26, 40a000 <__fxstatat@plt+0x8460>
  4037e0:	mov	w11, w10
  4037e4:	mov	w5, w10
  4037e8:	add	x0, x26, #0xa38
  4037ec:	mov	w7, #0x0                   	// #0
  4037f0:	mov	x12, #0x1                   	// #1
  4037f4:	mov	x19, #0x0                   	// #0
  4037f8:	mov	w26, #0x2                   	// #2
  4037fc:	str	x0, [sp, #112]
  403800:	str	wzr, [sp, #120]
  403804:	str	xzr, [sp, #128]
  403808:	mov	w22, w5
  40380c:	mov	w24, w7
  403810:	mov	x20, #0x0                   	// #0
  403814:	nop
  403818:	cmp	x25, x20
  40381c:	cset	w21, ne  // ne = any
  403820:	cmn	x25, #0x1
  403824:	b.eq	4038f4 <__fxstatat@plt+0x1d54>  // b.none
  403828:	cbz	w21, 403904 <__fxstatat@plt+0x1d64>
  40382c:	cmp	w26, #0x2
  403830:	add	x3, x27, x20
  403834:	cset	w5, ne  // ne = any
  403838:	ands	w5, w22, w5
  40383c:	b.eq	403e0c <__fxstatat@plt+0x226c>  // b.none
  403840:	cbz	x12, 403b00 <__fxstatat@plt+0x1f60>
  403844:	cmp	x12, #0x1
  403848:	add	x1, x20, x12
  40384c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403850:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403854:	mov	x0, x27
  403858:	str	x1, [sp, #136]
  40385c:	str	w5, [sp, #144]
  403860:	stp	x3, x12, [sp, #152]
  403864:	stp	w11, w10, [sp, #172]
  403868:	str	x6, [sp, #184]
  40386c:	bl	4017b0 <strlen@plt>
  403870:	ldp	x3, x12, [sp, #152]
  403874:	mov	x25, x0
  403878:	ldr	w5, [sp, #144]
  40387c:	ldp	w11, w10, [sp, #172]
  403880:	ldr	x1, [sp, #136]
  403884:	ldr	x6, [sp, #184]
  403888:	cmp	x1, x25
  40388c:	b.hi	403b00 <__fxstatat@plt+0x1f60>  // b.pmore
  403890:	ldr	x1, [sp, #112]
  403894:	mov	x2, x12
  403898:	mov	x0, x3
  40389c:	stp	x3, x12, [sp, #136]
  4038a0:	str	w5, [sp, #152]
  4038a4:	str	w11, [sp, #160]
  4038a8:	str	w10, [sp, #172]
  4038ac:	str	x6, [sp, #176]
  4038b0:	bl	4019c0 <memcmp@plt>
  4038b4:	ldr	w5, [sp, #152]
  4038b8:	ldr	w11, [sp, #160]
  4038bc:	ldr	w10, [sp, #172]
  4038c0:	ldp	x3, x12, [sp, #136]
  4038c4:	ldr	x6, [sp, #176]
  4038c8:	cbnz	w0, 403b00 <__fxstatat@plt+0x1f60>
  4038cc:	cbnz	w11, 403bf8 <__fxstatat@plt+0x2058>
  4038d0:	ldrb	w4, [x3]
  4038d4:	cmp	w4, #0x7e
  4038d8:	b.hi	403b10 <__fxstatat@plt+0x1f70>  // b.pmore
  4038dc:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4038e0:	add	x0, x0, #0xab0
  4038e4:	ldrh	w0, [x0, w4, uxtw #1]
  4038e8:	adr	x1, 4038f4 <__fxstatat@plt+0x1d54>
  4038ec:	add	x0, x1, w0, sxth #2
  4038f0:	br	x0
  4038f4:	ldrb	w0, [x27, x20]
  4038f8:	cmp	w0, #0x0
  4038fc:	cset	w21, ne  // ne = any
  403900:	cbnz	w21, 40382c <__fxstatat@plt+0x1c8c>
  403904:	cmp	w26, #0x2
  403908:	mov	w5, w22
  40390c:	cset	w0, eq  // eq = none
  403910:	mov	w7, w24
  403914:	cmp	w0, #0x0
  403918:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40391c:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  403920:	b.eq	4046b4 <__fxstatat@plt+0x2b14>  // b.none
  403924:	eor	w11, w11, #0x1
  403928:	ands	w0, w0, w11
  40392c:	b.eq	404614 <__fxstatat@plt+0x2a74>  // b.none
  403930:	ldr	w1, [sp, #120]
  403934:	cbz	w1, 404618 <__fxstatat@plt+0x2a78>
  403938:	cbnz	w10, 404670 <__fxstatat@plt+0x2ad0>
  40393c:	ldr	x2, [sp, #128]
  403940:	cmp	x23, #0x0
  403944:	cset	w0, eq  // eq = none
  403948:	cmp	x2, #0x0
  40394c:	mov	x1, x2
  403950:	csel	w0, w0, wzr, ne  // ne = any
  403954:	cbz	w0, 4046a0 <__fxstatat@plt+0x2b00>
  403958:	adrp	x26, 40a000 <__fxstatat@plt+0x8460>
  40395c:	mov	x12, #0x1                   	// #1
  403960:	mov	w11, #0x0                   	// #0
  403964:	mov	x19, x12
  403968:	str	w0, [sp, #120]
  40396c:	mov	w0, #0x27                  	// #39
  403970:	strb	w0, [x28]
  403974:	ldr	x23, [sp, #128]
  403978:	str	x1, [sp, #128]
  40397c:	add	x1, x26, #0xa38
  403980:	mov	w26, #0x2                   	// #2
  403984:	str	x1, [sp, #112]
  403988:	b	403808 <__fxstatat@plt+0x1c68>
  40398c:	mov	w0, w5
  403990:	mov	w21, w5
  403994:	mov	w5, w0
  403998:	mov	w1, #0x0                   	// #0
  40399c:	nop
  4039a0:	cbz	x6, 403ab8 <__fxstatat@plt+0x1f18>
  4039a4:	ubfx	x0, x4, #5, #8
  4039a8:	ldr	w0, [x6, x0, lsl #2]
  4039ac:	lsr	w0, w0, w4
  4039b0:	tbz	w0, #0, 403ab8 <__fxstatat@plt+0x1f18>
  4039b4:	cmp	w26, #0x2
  4039b8:	cset	w0, eq  // eq = none
  4039bc:	cbnz	w11, 403d38 <__fxstatat@plt+0x2198>
  4039c0:	eor	w1, w24, #0x1
  4039c4:	ands	w0, w0, w1
  4039c8:	b.eq	403a0c <__fxstatat@plt+0x1e6c>  // b.none
  4039cc:	cmp	x23, x19
  4039d0:	b.ls	4039dc <__fxstatat@plt+0x1e3c>  // b.plast
  4039d4:	mov	w1, #0x27                  	// #39
  4039d8:	strb	w1, [x28, x19]
  4039dc:	add	x1, x19, #0x1
  4039e0:	cmp	x23, x1
  4039e4:	b.ls	4039f0 <__fxstatat@plt+0x1e50>  // b.plast
  4039e8:	mov	w2, #0x24                  	// #36
  4039ec:	strb	w2, [x28, x1]
  4039f0:	add	x1, x19, #0x2
  4039f4:	cmp	x23, x1
  4039f8:	b.ls	403a04 <__fxstatat@plt+0x1e64>  // b.plast
  4039fc:	mov	w2, #0x27                  	// #39
  403a00:	strb	w2, [x28, x1]
  403a04:	add	x19, x19, #0x3
  403a08:	mov	w24, w0
  403a0c:	cmp	x19, x23
  403a10:	b.cs	403a1c <__fxstatat@plt+0x1e7c>  // b.hs, b.nlast
  403a14:	mov	w0, #0x5c                  	// #92
  403a18:	strb	w0, [x28, x19]
  403a1c:	add	x19, x19, #0x1
  403a20:	add	x20, x20, #0x1
  403a24:	cmp	x19, x23
  403a28:	b.cs	403a30 <__fxstatat@plt+0x1e90>  // b.hs, b.nlast
  403a2c:	strb	w4, [x28, x19]
  403a30:	cmp	w21, #0x0
  403a34:	add	x19, x19, #0x1
  403a38:	csel	w10, w10, wzr, ne  // ne = any
  403a3c:	b	403818 <__fxstatat@plt+0x1c78>
  403a40:	cbnz	w11, 40465c <__fxstatat@plt+0x2abc>
  403a44:	ldr	x1, [sp, #128]
  403a48:	cmp	x23, #0x0
  403a4c:	mov	x0, #0x0                   	// #0
  403a50:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403a54:	b.eq	403a98 <__fxstatat@plt+0x1ef8>  // b.none
  403a58:	cmp	x23, x19
  403a5c:	b.ls	403a68 <__fxstatat@plt+0x1ec8>  // b.plast
  403a60:	mov	w0, #0x27                  	// #39
  403a64:	strb	w0, [x28, x19]
  403a68:	add	x0, x19, #0x1
  403a6c:	cmp	x23, x0
  403a70:	b.ls	403a7c <__fxstatat@plt+0x1edc>  // b.plast
  403a74:	mov	w1, #0x5c                  	// #92
  403a78:	strb	w1, [x28, x0]
  403a7c:	add	x1, x19, #0x2
  403a80:	mov	x0, x23
  403a84:	cmp	x23, x1
  403a88:	b.ls	4046ec <__fxstatat@plt+0x2b4c>  // b.plast
  403a8c:	ldr	x23, [sp, #128]
  403a90:	mov	w2, #0x27                  	// #39
  403a94:	strb	w2, [x28, x1]
  403a98:	add	x19, x19, #0x3
  403a9c:	str	x23, [sp, #128]
  403aa0:	mov	x23, x0
  403aa4:	mov	w1, #0x0                   	// #0
  403aa8:	mov	w24, #0x0                   	// #0
  403aac:	mov	w4, #0x27                  	// #39
  403ab0:	str	w21, [sp, #120]
  403ab4:	nop
  403ab8:	cbnz	w5, 4039b4 <__fxstatat@plt+0x1e14>
  403abc:	eor	w1, w1, #0x1
  403ac0:	add	x20, x20, #0x1
  403ac4:	and	w1, w24, w1
  403ac8:	and	w1, w1, #0xff
  403acc:	cbz	w1, 403a24 <__fxstatat@plt+0x1e84>
  403ad0:	cmp	x23, x19
  403ad4:	b.ls	403ae0 <__fxstatat@plt+0x1f40>  // b.plast
  403ad8:	mov	w0, #0x27                  	// #39
  403adc:	strb	w0, [x28, x19]
  403ae0:	add	x0, x19, #0x1
  403ae4:	cmp	x23, x0
  403ae8:	b.ls	403af4 <__fxstatat@plt+0x1f54>  // b.plast
  403aec:	mov	w1, #0x27                  	// #39
  403af0:	strb	w1, [x28, x0]
  403af4:	add	x19, x19, #0x2
  403af8:	mov	w24, #0x0                   	// #0
  403afc:	b	403a24 <__fxstatat@plt+0x1e84>
  403b00:	ldrb	w4, [x3]
  403b04:	cmp	w4, #0x7e
  403b08:	b.ls	403e94 <__fxstatat@plt+0x22f4>  // b.plast
  403b0c:	mov	w5, #0x0                   	// #0
  403b10:	ldr	x0, [sp, #192]
  403b14:	cmp	x0, #0x1
  403b18:	b.ne	403fc0 <__fxstatat@plt+0x2420>  // b.any
  403b1c:	str	w4, [sp, #136]
  403b20:	str	w5, [sp, #144]
  403b24:	str	x12, [sp, #152]
  403b28:	str	w11, [sp, #160]
  403b2c:	str	w10, [sp, #172]
  403b30:	str	x6, [sp, #176]
  403b34:	bl	401a20 <__ctype_b_loc@plt>
  403b38:	ldr	w4, [sp, #136]
  403b3c:	ldr	x0, [x0]
  403b40:	ldr	w5, [sp, #144]
  403b44:	ldr	w11, [sp, #160]
  403b48:	ldrh	w21, [x0, w4, uxtw #1]
  403b4c:	ldr	w10, [sp, #172]
  403b50:	ands	w0, w21, #0x4000
  403b54:	cset	w2, eq  // eq = none
  403b58:	ubfx	x21, x21, #14, #1
  403b5c:	ldr	x12, [sp, #152]
  403b60:	and	w2, w22, w2
  403b64:	ldr	x6, [sp, #176]
  403b68:	ldr	x8, [sp, #192]
  403b6c:	cbnz	w2, 4043d4 <__fxstatat@plt+0x2834>
  403b70:	cmp	w26, #0x2
  403b74:	cset	w1, eq  // eq = none
  403b78:	eor	w0, w22, #0x1
  403b7c:	orr	w1, w1, w0
  403b80:	cbz	w1, 4039a0 <__fxstatat@plt+0x1e00>
  403b84:	mov	w1, #0x0                   	// #0
  403b88:	cbnz	w11, 4039a0 <__fxstatat@plt+0x1e00>
  403b8c:	nop
  403b90:	cbnz	w5, 4039b4 <__fxstatat@plt+0x1e14>
  403b94:	b	403abc <__fxstatat@plt+0x1f1c>
  403b98:	mov	w5, #0x0                   	// #0
  403b9c:	cmp	x25, #0x1
  403ba0:	cset	w0, ne  // ne = any
  403ba4:	cmn	x25, #0x1
  403ba8:	b.ne	403bb8 <__fxstatat@plt+0x2018>  // b.any
  403bac:	ldrb	w0, [x27, #1]
  403bb0:	cmp	w0, #0x0
  403bb4:	cset	w0, ne  // ne = any
  403bb8:	cmp	w26, #0x2
  403bbc:	cset	w1, eq  // eq = none
  403bc0:	cbz	w0, 403bd4 <__fxstatat@plt+0x2034>
  403bc4:	mov	w21, #0x0                   	// #0
  403bc8:	b	403b78 <__fxstatat@plt+0x1fd8>
  403bcc:	cmp	w26, #0x2
  403bd0:	cset	w1, eq  // eq = none
  403bd4:	cbnz	x20, 403bc4 <__fxstatat@plt+0x2024>
  403bd8:	cmp	w11, #0x0
  403bdc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403be0:	b.eq	403b78 <__fxstatat@plt+0x1fd8>  // b.none
  403be4:	mov	w5, w22
  403be8:	mov	w26, #0x2                   	// #2
  403bec:	cmp	w5, #0x0
  403bf0:	mov	w0, #0x4                   	// #4
  403bf4:	csel	w26, w26, w0, eq  // eq = none
  403bf8:	ldr	x7, [sp, #208]
  403bfc:	mov	w4, w26
  403c00:	ldr	x0, [sp, #240]
  403c04:	str	x0, [sp]
  403c08:	ldr	w0, [sp, #200]
  403c0c:	mov	x3, x25
  403c10:	mov	x2, x27
  403c14:	mov	x1, x23
  403c18:	and	w5, w0, #0xfffffffd
  403c1c:	mov	x6, #0x0                   	// #0
  403c20:	mov	x0, x28
  403c24:	bl	4036f8 <__fxstatat@plt+0x1b58>
  403c28:	mov	x19, x0
  403c2c:	mov	x0, x19
  403c30:	ldp	x29, x30, [sp, #16]
  403c34:	ldp	x19, x20, [sp, #32]
  403c38:	ldp	x21, x22, [sp, #48]
  403c3c:	ldp	x23, x24, [sp, #64]
  403c40:	ldp	x25, x26, [sp, #80]
  403c44:	ldp	x27, x28, [sp, #96]
  403c48:	add	sp, sp, #0xf0
  403c4c:	ret
  403c50:	mov	w5, #0x0                   	// #0
  403c54:	cmp	w26, #0x2
  403c58:	b.eq	403f90 <__fxstatat@plt+0x23f0>  // b.none
  403c5c:	cmp	w22, #0x0
  403c60:	mov	w4, #0x5c                  	// #92
  403c64:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  403c68:	mov	w0, w4
  403c6c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  403c70:	b.ne	4042c0 <__fxstatat@plt+0x2720>  // b.any
  403c74:	cbnz	w22, 404330 <__fxstatat@plt+0x2790>
  403c78:	mov	w21, #0x0                   	// #0
  403c7c:	mov	w1, #0x0                   	// #0
  403c80:	cbnz	w11, 4039a0 <__fxstatat@plt+0x1e00>
  403c84:	b	403b90 <__fxstatat@plt+0x1ff0>
  403c88:	mov	w5, #0x0                   	// #0
  403c8c:	cmp	w26, #0x2
  403c90:	b.eq	403fa8 <__fxstatat@plt+0x2408>  // b.none
  403c94:	cmp	w26, #0x5
  403c98:	b.ne	403cc0 <__fxstatat@plt+0x2120>  // b.any
  403c9c:	ldr	x0, [sp, #200]
  403ca0:	tbz	w0, #2, 403cc0 <__fxstatat@plt+0x2120>
  403ca4:	add	x7, x20, #0x2
  403ca8:	cmp	x7, x25
  403cac:	b.cs	403cc0 <__fxstatat@plt+0x2120>  // b.hs, b.nlast
  403cb0:	ldrb	w4, [x3, #1]
  403cb4:	cmp	w4, #0x3f
  403cb8:	b.eq	40449c <__fxstatat@plt+0x28fc>  // b.none
  403cbc:	nop
  403cc0:	mov	w1, #0x0                   	// #0
  403cc4:	mov	w21, #0x0                   	// #0
  403cc8:	mov	w4, #0x3f                  	// #63
  403ccc:	b	403b78 <__fxstatat@plt+0x1fd8>
  403cd0:	mov	w5, #0x0                   	// #0
  403cd4:	cmp	w26, #0x2
  403cd8:	b.eq	403a40 <__fxstatat@plt+0x1ea0>  // b.none
  403cdc:	mov	w1, #0x0                   	// #0
  403ce0:	mov	w4, #0x27                  	// #39
  403ce4:	str	w21, [sp, #120]
  403ce8:	b	403b78 <__fxstatat@plt+0x1fd8>
  403cec:	mov	w0, #0x74                  	// #116
  403cf0:	cmp	w11, #0x0
  403cf4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403cf8:	b.eq	403be4 <__fxstatat@plt+0x2044>  // b.none
  403cfc:	cbz	w22, 403c78 <__fxstatat@plt+0x20d8>
  403d00:	b	404330 <__fxstatat@plt+0x2790>
  403d04:	mov	w4, #0x62                  	// #98
  403d08:	cmp	w26, #0x2
  403d0c:	cset	w0, eq  // eq = none
  403d10:	cbnz	w11, 403d38 <__fxstatat@plt+0x2198>
  403d14:	mov	w21, #0x0                   	// #0
  403d18:	b	403a0c <__fxstatat@plt+0x1e6c>
  403d1c:	mov	w4, #0x66                  	// #102
  403d20:	b	403d08 <__fxstatat@plt+0x2168>
  403d24:	mov	w4, #0x6e                  	// #110
  403d28:	mov	w21, #0x0                   	// #0
  403d2c:	cmp	w26, #0x2
  403d30:	cset	w0, eq  // eq = none
  403d34:	cbz	w11, 4039c0 <__fxstatat@plt+0x1e20>
  403d38:	and	w5, w22, w0
  403d3c:	b	403bec <__fxstatat@plt+0x204c>
  403d40:	mov	w4, #0x72                  	// #114
  403d44:	mov	w21, #0x0                   	// #0
  403d48:	b	403d2c <__fxstatat@plt+0x218c>
  403d4c:	mov	w4, #0x61                  	// #97
  403d50:	b	403d08 <__fxstatat@plt+0x2168>
  403d54:	cbnz	w11, 404664 <__fxstatat@plt+0x2ac4>
  403d58:	mov	w5, #0x0                   	// #0
  403d5c:	cmp	w26, #0x2
  403d60:	eor	w1, w24, #0x1
  403d64:	cset	w0, eq  // eq = none
  403d68:	ands	w1, w0, w1
  403d6c:	b.eq	403f70 <__fxstatat@plt+0x23d0>  // b.none
  403d70:	cmp	x23, x19
  403d74:	b.ls	403d80 <__fxstatat@plt+0x21e0>  // b.plast
  403d78:	mov	w2, #0x27                  	// #39
  403d7c:	strb	w2, [x28, x19]
  403d80:	add	x2, x19, #0x1
  403d84:	cmp	x23, x2
  403d88:	b.ls	403d94 <__fxstatat@plt+0x21f4>  // b.plast
  403d8c:	mov	w3, #0x24                  	// #36
  403d90:	strb	w3, [x28, x2]
  403d94:	add	x2, x19, #0x2
  403d98:	cmp	x23, x2
  403d9c:	b.ls	403da8 <__fxstatat@plt+0x2208>  // b.plast
  403da0:	mov	w3, #0x27                  	// #39
  403da4:	strb	w3, [x28, x2]
  403da8:	add	x2, x19, #0x3
  403dac:	cmp	x23, x2
  403db0:	b.ls	4042a8 <__fxstatat@plt+0x2708>  // b.plast
  403db4:	mov	w24, w1
  403db8:	mov	w1, #0x5c                  	// #92
  403dbc:	strb	w1, [x28, x2]
  403dc0:	cmp	w26, #0x2
  403dc4:	add	x19, x2, #0x1
  403dc8:	b.eq	404488 <__fxstatat@plt+0x28e8>  // b.none
  403dcc:	add	x1, x20, #0x1
  403dd0:	mov	w4, #0x30                  	// #48
  403dd4:	cmp	x1, x25
  403dd8:	b.cs	403df0 <__fxstatat@plt+0x2250>  // b.hs, b.nlast
  403ddc:	ldrb	w1, [x27, x1]
  403de0:	sub	w1, w1, #0x30
  403de4:	and	w1, w1, #0xff
  403de8:	cmp	w1, #0x9
  403dec:	b.ls	40433c <__fxstatat@plt+0x279c>  // b.plast
  403df0:	eor	w1, w22, #0x1
  403df4:	orr	w0, w0, w1
  403df8:	mov	w1, w21
  403dfc:	mov	w21, #0x0                   	// #0
  403e00:	cbz	w0, 4039a0 <__fxstatat@plt+0x1e00>
  403e04:	cbnz	w5, 4039b4 <__fxstatat@plt+0x1e14>
  403e08:	b	403abc <__fxstatat@plt+0x1f1c>
  403e0c:	ldrb	w4, [x27, x20]
  403e10:	cmp	w4, #0x7e
  403e14:	b.hi	403b10 <__fxstatat@plt+0x1f70>  // b.pmore
  403e18:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403e1c:	add	x0, x0, #0xbb0
  403e20:	ldrh	w0, [x0, w4, uxtw #1]
  403e24:	adr	x1, 403e30 <__fxstatat@plt+0x2290>
  403e28:	add	x0, x1, w0, sxth #2
  403e2c:	br	x0
  403e30:	cmp	w26, #0x2
  403e34:	mov	w21, #0x0                   	// #0
  403e38:	cset	w1, eq  // eq = none
  403e3c:	cmp	w11, #0x0
  403e40:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403e44:	b.eq	403b78 <__fxstatat@plt+0x1fd8>  // b.none
  403e48:	b	403be4 <__fxstatat@plt+0x2044>
  403e4c:	cmp	w26, #0x2
  403e50:	cset	w1, eq  // eq = none
  403e54:	cmp	w11, #0x0
  403e58:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403e5c:	b.eq	403b78 <__fxstatat@plt+0x1fd8>  // b.none
  403e60:	b	403be4 <__fxstatat@plt+0x2044>
  403e64:	cbnz	w22, 403d54 <__fxstatat@plt+0x21b4>
  403e68:	ldr	x0, [sp, #200]
  403e6c:	mov	w5, #0x0                   	// #0
  403e70:	tbz	w0, #0, 403c78 <__fxstatat@plt+0x20d8>
  403e74:	add	x20, x20, #0x1
  403e78:	b	403818 <__fxstatat@plt+0x1c78>
  403e7c:	mov	w0, #0x66                  	// #102
  403e80:	cbz	w22, 403c78 <__fxstatat@plt+0x20d8>
  403e84:	b	404330 <__fxstatat@plt+0x2790>
  403e88:	mov	w0, #0x62                  	// #98
  403e8c:	cbz	w22, 403c78 <__fxstatat@plt+0x20d8>
  403e90:	b	404330 <__fxstatat@plt+0x2790>
  403e94:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403e98:	add	x0, x0, #0xcb0
  403e9c:	ldrh	w0, [x0, w4, uxtw #1]
  403ea0:	adr	x1, 403eac <__fxstatat@plt+0x230c>
  403ea4:	add	x0, x1, w0, sxth #2
  403ea8:	br	x0
  403eac:	mov	w0, #0x0                   	// #0
  403eb0:	b	403990 <__fxstatat@plt+0x1df0>
  403eb4:	mov	w0, #0x0                   	// #0
  403eb8:	mov	w5, #0x0                   	// #0
  403ebc:	b	403990 <__fxstatat@plt+0x1df0>
  403ec0:	cbnz	w26, 40470c <__fxstatat@plt+0x2b6c>
  403ec4:	mov	w10, #0x1                   	// #1
  403ec8:	mov	w7, #0x0                   	// #0
  403ecc:	mov	w11, #0x0                   	// #0
  403ed0:	mov	w5, #0x0                   	// #0
  403ed4:	mov	x12, #0x0                   	// #0
  403ed8:	mov	x19, #0x0                   	// #0
  403edc:	str	xzr, [sp, #112]
  403ee0:	str	wzr, [sp, #120]
  403ee4:	str	xzr, [sp, #128]
  403ee8:	b	403808 <__fxstatat@plt+0x1c68>
  403eec:	cmp	w26, #0x5
  403ef0:	b.ne	403f34 <__fxstatat@plt+0x2394>  // b.any
  403ef4:	cbnz	w20, 40452c <__fxstatat@plt+0x298c>
  403ef8:	cbz	x23, 404458 <__fxstatat@plt+0x28b8>
  403efc:	mov	w0, #0x22                  	// #34
  403f00:	mov	w10, #0x1                   	// #1
  403f04:	mov	x12, #0x1                   	// #1
  403f08:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403f0c:	mov	w5, w10
  403f10:	add	x1, x1, #0xa10
  403f14:	mov	x19, x12
  403f18:	mov	w7, #0x0                   	// #0
  403f1c:	mov	w11, #0x0                   	// #0
  403f20:	strb	w0, [x28]
  403f24:	str	x1, [sp, #112]
  403f28:	str	wzr, [sp, #120]
  403f2c:	str	xzr, [sp, #128]
  403f30:	b	403808 <__fxstatat@plt+0x1c68>
  403f34:	cmp	w26, #0x6
  403f38:	b.ne	40470c <__fxstatat@plt+0x2b6c>  // b.any
  403f3c:	adrp	x26, 40a000 <__fxstatat@plt+0x8460>
  403f40:	mov	w10, #0x1                   	// #1
  403f44:	add	x0, x26, #0xa10
  403f48:	mov	w11, w10
  403f4c:	mov	w5, w10
  403f50:	mov	w7, #0x0                   	// #0
  403f54:	mov	x12, #0x1                   	// #1
  403f58:	mov	x19, #0x0                   	// #0
  403f5c:	mov	w26, #0x5                   	// #5
  403f60:	str	x0, [sp, #112]
  403f64:	str	wzr, [sp, #120]
  403f68:	str	xzr, [sp, #128]
  403f6c:	b	403808 <__fxstatat@plt+0x1c68>
  403f70:	mov	x2, x19
  403f74:	cmp	x23, x19
  403f78:	b.ls	403dc0 <__fxstatat@plt+0x2220>  // b.plast
  403f7c:	mov	w1, w24
  403f80:	mov	w24, w1
  403f84:	mov	w1, #0x5c                  	// #92
  403f88:	strb	w1, [x28, x2]
  403f8c:	b	403dc0 <__fxstatat@plt+0x2220>
  403f90:	cbnz	w11, 40465c <__fxstatat@plt+0x2abc>
  403f94:	add	x20, x20, #0x1
  403f98:	mov	w1, w24
  403f9c:	mov	w21, #0x0                   	// #0
  403fa0:	mov	w4, #0x5c                  	// #92
  403fa4:	b	403acc <__fxstatat@plt+0x1f2c>
  403fa8:	cbnz	w11, 40465c <__fxstatat@plt+0x2abc>
  403fac:	mov	w21, #0x0                   	// #0
  403fb0:	mov	w1, #0x0                   	// #0
  403fb4:	mov	w4, #0x3f                  	// #63
  403fb8:	cbnz	w5, 4039b4 <__fxstatat@plt+0x1e14>
  403fbc:	b	403abc <__fxstatat@plt+0x1f1c>
  403fc0:	str	xzr, [sp, #232]
  403fc4:	cmn	x25, #0x1
  403fc8:	b.ne	404008 <__fxstatat@plt+0x2468>  // b.any
  403fcc:	mov	x0, x27
  403fd0:	str	w4, [sp, #136]
  403fd4:	str	w5, [sp, #144]
  403fd8:	str	x12, [sp, #152]
  403fdc:	str	w11, [sp, #160]
  403fe0:	str	w10, [sp, #172]
  403fe4:	str	x6, [sp, #176]
  403fe8:	bl	4017b0 <strlen@plt>
  403fec:	ldr	w4, [sp, #136]
  403ff0:	mov	x25, x0
  403ff4:	ldr	w5, [sp, #144]
  403ff8:	ldr	w11, [sp, #160]
  403ffc:	ldr	w10, [sp, #172]
  404000:	ldr	x12, [sp, #152]
  404004:	ldr	x6, [sp, #176]
  404008:	mov	x8, #0x0                   	// #0
  40400c:	str	x19, [sp, #184]
  404010:	mov	w19, w21
  404014:	mov	x21, x8
  404018:	str	w11, [sp, #136]
  40401c:	str	x12, [sp, #144]
  404020:	str	w24, [sp, #152]
  404024:	str	w10, [sp, #160]
  404028:	stp	w4, w5, [sp, #172]
  40402c:	str	x6, [sp, #216]
  404030:	add	x24, x20, x21
  404034:	add	x3, sp, #0xe8
  404038:	sub	x2, x25, x24
  40403c:	add	x1, x27, x24
  404040:	add	x0, sp, #0xe4
  404044:	bl	4080c0 <__fxstatat@plt+0x6520>
  404048:	mov	x13, #0x2b                  	// #43
  40404c:	mov	x3, x0
  404050:	movk	x13, #0x2, lsl #32
  404054:	cbz	x0, 40409c <__fxstatat@plt+0x24fc>
  404058:	cmn	x0, #0x1
  40405c:	b.eq	404594 <__fxstatat@plt+0x29f4>  // b.none
  404060:	cmn	x0, #0x2
  404064:	mov	x7, #0x1                   	// #1
  404068:	b.eq	4045c0 <__fxstatat@plt+0x2a20>  // b.none
  40406c:	ldr	w0, [sp, #136]
  404070:	cmp	w0, #0x0
  404074:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  404078:	b.eq	404200 <__fxstatat@plt+0x2660>  // b.none
  40407c:	ldr	w0, [sp, #228]
  404080:	add	x21, x21, x3
  404084:	bl	401b20 <iswprint@plt>
  404088:	cmp	w0, #0x0
  40408c:	csel	w19, w19, wzr, ne  // ne = any
  404090:	add	x0, sp, #0xe8
  404094:	bl	4019b0 <mbsinit@plt>
  404098:	cbz	w0, 404030 <__fxstatat@plt+0x2490>
  40409c:	eor	w2, w19, #0x1
  4040a0:	mov	x8, x21
  4040a4:	ldr	w11, [sp, #136]
  4040a8:	mov	w21, w19
  4040ac:	ldr	w24, [sp, #152]
  4040b0:	and	w2, w22, w2
  4040b4:	ldr	w10, [sp, #160]
  4040b8:	ldp	w4, w5, [sp, #172]
  4040bc:	ldr	x12, [sp, #144]
  4040c0:	ldr	x19, [sp, #184]
  4040c4:	ldr	x6, [sp, #216]
  4040c8:	cmp	x8, #0x1
  4040cc:	b.ls	403b6c <__fxstatat@plt+0x1fcc>  // b.plast
  4040d0:	add	x8, x8, x20
  4040d4:	mov	w14, #0x0                   	// #0
  4040d8:	mov	w3, #0x27                  	// #39
  4040dc:	mov	w7, #0x5c                  	// #92
  4040e0:	mov	w9, #0x24                  	// #36
  4040e4:	cbz	w2, 4041a4 <__fxstatat@plt+0x2604>
  4040e8:	cmp	w26, #0x2
  4040ec:	cset	w0, eq  // eq = none
  4040f0:	cbnz	w11, 4043e8 <__fxstatat@plt+0x2848>
  4040f4:	eor	w1, w24, #0x1
  4040f8:	ands	w0, w0, w1
  4040fc:	b.eq	404134 <__fxstatat@plt+0x2594>  // b.none
  404100:	cmp	x23, x19
  404104:	b.ls	40410c <__fxstatat@plt+0x256c>  // b.plast
  404108:	strb	w3, [x28, x19]
  40410c:	add	x1, x19, #0x1
  404110:	cmp	x23, x1
  404114:	b.ls	40411c <__fxstatat@plt+0x257c>  // b.plast
  404118:	strb	w9, [x28, x1]
  40411c:	add	x1, x19, #0x2
  404120:	cmp	x23, x1
  404124:	b.ls	40412c <__fxstatat@plt+0x258c>  // b.plast
  404128:	strb	w3, [x28, x1]
  40412c:	add	x19, x19, #0x3
  404130:	mov	w24, w0
  404134:	cmp	x23, x19
  404138:	b.ls	404140 <__fxstatat@plt+0x25a0>  // b.plast
  40413c:	strb	w7, [x28, x19]
  404140:	add	x0, x19, #0x1
  404144:	cmp	x23, x0
  404148:	b.ls	404158 <__fxstatat@plt+0x25b8>  // b.plast
  40414c:	lsr	w1, w4, #6
  404150:	add	w1, w1, #0x30
  404154:	strb	w1, [x28, x0]
  404158:	add	x0, x19, #0x2
  40415c:	cmp	x23, x0
  404160:	b.ls	404170 <__fxstatat@plt+0x25d0>  // b.plast
  404164:	ubfx	x1, x4, #3, #3
  404168:	add	w1, w1, #0x30
  40416c:	strb	w1, [x28, x0]
  404170:	and	w4, w4, #0x7
  404174:	add	x20, x20, #0x1
  404178:	add	w4, w4, #0x30
  40417c:	cmp	x20, x8
  404180:	add	x19, x19, #0x3
  404184:	b.cs	403a24 <__fxstatat@plt+0x1e84>  // b.hs, b.nlast
  404188:	mov	w14, w2
  40418c:	cmp	x23, x19
  404190:	b.ls	404198 <__fxstatat@plt+0x25f8>  // b.plast
  404194:	strb	w4, [x28, x19]
  404198:	ldrb	w4, [x27, x20]
  40419c:	add	x19, x19, #0x1
  4041a0:	cbnz	w2, 4040e8 <__fxstatat@plt+0x2548>
  4041a4:	eor	w0, w14, #0x1
  4041a8:	and	w0, w24, w0
  4041ac:	and	w0, w0, #0xff
  4041b0:	cbz	w5, 4041c4 <__fxstatat@plt+0x2624>
  4041b4:	cmp	x23, x19
  4041b8:	b.ls	4041c0 <__fxstatat@plt+0x2620>  // b.plast
  4041bc:	strb	w7, [x28, x19]
  4041c0:	add	x19, x19, #0x1
  4041c4:	add	x20, x20, #0x1
  4041c8:	cmp	x20, x8
  4041cc:	b.cs	4043e0 <__fxstatat@plt+0x2840>  // b.hs, b.nlast
  4041d0:	cbz	w0, 404450 <__fxstatat@plt+0x28b0>
  4041d4:	cmp	x23, x19
  4041d8:	b.ls	4041e0 <__fxstatat@plt+0x2640>  // b.plast
  4041dc:	strb	w3, [x28, x19]
  4041e0:	add	x0, x19, #0x1
  4041e4:	cmp	x23, x0
  4041e8:	b.ls	4041f0 <__fxstatat@plt+0x2650>  // b.plast
  4041ec:	strb	w3, [x28, x0]
  4041f0:	add	x19, x19, #0x2
  4041f4:	mov	w5, #0x0                   	// #0
  4041f8:	mov	w24, #0x0                   	// #0
  4041fc:	b	40418c <__fxstatat@plt+0x25ec>
  404200:	cmp	x3, #0x1
  404204:	b.eq	40407c <__fxstatat@plt+0x24dc>  // b.none
  404208:	add	x2, x24, #0x1
  40420c:	add	x0, x27, x3
  404210:	add	x2, x27, x2
  404214:	add	x9, x0, x24
  404218:	b	404228 <__fxstatat@plt+0x2688>
  40421c:	add	x2, x2, #0x1
  404220:	cmp	x9, x2
  404224:	b.eq	40407c <__fxstatat@plt+0x24dc>  // b.none
  404228:	ldrb	w0, [x2]
  40422c:	sub	w0, w0, #0x5b
  404230:	and	w0, w0, #0xff
  404234:	cmp	w0, #0x21
  404238:	b.hi	40421c <__fxstatat@plt+0x267c>  // b.pmore
  40423c:	lsl	x0, x7, x0
  404240:	tst	x0, x13
  404244:	b.eq	40421c <__fxstatat@plt+0x267c>  // b.none
  404248:	b	403be4 <__fxstatat@plt+0x2044>
  40424c:	mov	w10, w26
  404250:	mov	w11, w26
  404254:	adrp	x26, 40a000 <__fxstatat@plt+0x8460>
  404258:	add	x0, x26, #0xa38
  40425c:	str	x0, [sp, #112]
  404260:	str	wzr, [sp, #120]
  404264:	mov	w7, #0x0                   	// #0
  404268:	mov	w5, #0x0                   	// #0
  40426c:	mov	x12, #0x1                   	// #1
  404270:	mov	x19, #0x0                   	// #0
  404274:	mov	w26, #0x2                   	// #2
  404278:	str	xzr, [sp, #128]
  40427c:	b	403808 <__fxstatat@plt+0x1c68>
  404280:	mov	w10, #0x1                   	// #1
  404284:	mov	w7, #0x0                   	// #0
  404288:	mov	w5, w10
  40428c:	mov	w11, #0x0                   	// #0
  404290:	mov	x12, #0x0                   	// #0
  404294:	mov	x19, #0x0                   	// #0
  404298:	str	xzr, [sp, #112]
  40429c:	str	wzr, [sp, #120]
  4042a0:	str	xzr, [sp, #128]
  4042a4:	b	403808 <__fxstatat@plt+0x1c68>
  4042a8:	add	x19, x19, #0x4
  4042ac:	mov	w24, w1
  4042b0:	mov	w21, #0x0                   	// #0
  4042b4:	mov	w4, #0x30                  	// #48
  4042b8:	cbnz	w5, 4039b4 <__fxstatat@plt+0x1e14>
  4042bc:	b	403abc <__fxstatat@plt+0x1f1c>
  4042c0:	add	x20, x20, #0x1
  4042c4:	mov	w1, w24
  4042c8:	mov	w21, #0x0                   	// #0
  4042cc:	b	403acc <__fxstatat@plt+0x1f2c>
  4042d0:	mov	w0, w5
  4042d4:	mov	w5, #0x0                   	// #0
  4042d8:	b	403990 <__fxstatat@plt+0x1df0>
  4042dc:	mov	w0, #0x0                   	// #0
  4042e0:	cbnz	x20, 4043c4 <__fxstatat@plt+0x2824>
  4042e4:	mov	w21, w5
  4042e8:	mov	w1, #0x0                   	// #0
  4042ec:	mov	w5, w0
  4042f0:	b	403b78 <__fxstatat@plt+0x1fd8>
  4042f4:	mov	w1, w26
  4042f8:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4042fc:	add	x0, x0, #0xa40
  404300:	str	w11, [sp, #112]
  404304:	str	x6, [sp, #120]
  404308:	bl	403590 <__fxstatat@plt+0x19f0>
  40430c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  404310:	str	x0, [sp, #208]
  404314:	add	x0, x1, #0xa38
  404318:	mov	w1, w26
  40431c:	bl	403590 <__fxstatat@plt+0x19f0>
  404320:	str	x0, [sp, #240]
  404324:	ldr	w11, [sp, #112]
  404328:	ldr	x6, [sp, #120]
  40432c:	b	403780 <__fxstatat@plt+0x1be0>
  404330:	mov	w4, w0
  404334:	mov	w21, #0x0                   	// #0
  404338:	b	403d2c <__fxstatat@plt+0x218c>
  40433c:	cmp	x23, x19
  404340:	b.ls	404348 <__fxstatat@plt+0x27a8>  // b.plast
  404344:	strb	w4, [x28, x19]
  404348:	add	x1, x2, #0x2
  40434c:	cmp	x23, x1
  404350:	b.ls	40435c <__fxstatat@plt+0x27bc>  // b.plast
  404354:	mov	w3, #0x30                  	// #48
  404358:	strb	w3, [x28, x1]
  40435c:	add	x19, x2, #0x3
  404360:	mov	w4, #0x30                  	// #48
  404364:	b	403df0 <__fxstatat@plt+0x2250>
  404368:	mov	w0, #0x76                  	// #118
  40436c:	cbz	w22, 403c78 <__fxstatat@plt+0x20d8>
  404370:	b	404330 <__fxstatat@plt+0x2790>
  404374:	mov	w0, #0x72                  	// #114
  404378:	b	403cf0 <__fxstatat@plt+0x2150>
  40437c:	mov	w0, #0x61                  	// #97
  404380:	cbz	w22, 403c78 <__fxstatat@plt+0x20d8>
  404384:	b	404330 <__fxstatat@plt+0x2790>
  404388:	mov	w0, #0x6e                  	// #110
  40438c:	b	403cf0 <__fxstatat@plt+0x2150>
  404390:	mov	w0, #0x0                   	// #0
  404394:	mov	w21, w5
  404398:	mov	w1, #0x0                   	// #0
  40439c:	mov	w5, w0
  4043a0:	mov	w4, #0x20                  	// #32
  4043a4:	b	403b78 <__fxstatat@plt+0x1fd8>
  4043a8:	mov	w5, #0x0                   	// #0
  4043ac:	mov	w0, #0x74                  	// #116
  4043b0:	b	403cf0 <__fxstatat@plt+0x2150>
  4043b4:	mov	w5, #0x0                   	// #0
  4043b8:	mov	w0, #0x76                  	// #118
  4043bc:	cbz	w22, 403c78 <__fxstatat@plt+0x20d8>
  4043c0:	b	404330 <__fxstatat@plt+0x2790>
  4043c4:	mov	w5, w0
  4043c8:	mov	w21, #0x0                   	// #0
  4043cc:	mov	w1, #0x0                   	// #0
  4043d0:	b	4039a0 <__fxstatat@plt+0x1e00>
  4043d4:	mov	w2, w22
  4043d8:	mov	w21, #0x0                   	// #0
  4043dc:	b	4040d0 <__fxstatat@plt+0x2530>
  4043e0:	mov	w1, w0
  4043e4:	b	403acc <__fxstatat@plt+0x1f2c>
  4043e8:	mov	w5, w0
  4043ec:	b	403bec <__fxstatat@plt+0x204c>
  4043f0:	mov	w5, #0x1                   	// #1
  4043f4:	cbz	w20, 40441c <__fxstatat@plt+0x287c>
  4043f8:	mov	w10, #0x1                   	// #1
  4043fc:	adrp	x26, 40a000 <__fxstatat@plt+0x8460>
  404400:	mov	w11, w10
  404404:	add	x0, x26, #0xa38
  404408:	str	x0, [sp, #112]
  40440c:	str	wzr, [sp, #120]
  404410:	b	404264 <__fxstatat@plt+0x26c4>
  404414:	cbnz	w20, 4046bc <__fxstatat@plt+0x2b1c>
  404418:	mov	w5, #0x0                   	// #0
  40441c:	cbnz	x23, 4046f4 <__fxstatat@plt+0x2b54>
  404420:	adrp	x26, 40a000 <__fxstatat@plt+0x8460>
  404424:	mov	x12, #0x1                   	// #1
  404428:	add	x0, x26, #0xa38
  40442c:	mov	x19, x12
  404430:	mov	w10, #0x1                   	// #1
  404434:	mov	w7, #0x0                   	// #0
  404438:	mov	w11, #0x0                   	// #0
  40443c:	mov	w26, #0x2                   	// #2
  404440:	str	x0, [sp, #112]
  404444:	str	wzr, [sp, #120]
  404448:	str	xzr, [sp, #128]
  40444c:	b	403808 <__fxstatat@plt+0x1c68>
  404450:	mov	w5, #0x0                   	// #0
  404454:	b	40418c <__fxstatat@plt+0x25ec>
  404458:	mov	w10, #0x1                   	// #1
  40445c:	mov	x12, #0x1                   	// #1
  404460:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  404464:	mov	w5, w10
  404468:	add	x0, x0, #0xa10
  40446c:	mov	x19, x12
  404470:	mov	w7, #0x0                   	// #0
  404474:	mov	w11, #0x0                   	// #0
  404478:	str	x0, [sp, #112]
  40447c:	str	wzr, [sp, #120]
  404480:	str	xzr, [sp, #128]
  404484:	b	403808 <__fxstatat@plt+0x1c68>
  404488:	mov	w1, w21
  40448c:	mov	w4, #0x30                  	// #48
  404490:	mov	w21, #0x0                   	// #0
  404494:	cbnz	w5, 4039b4 <__fxstatat@plt+0x1e14>
  404498:	b	403abc <__fxstatat@plt+0x1f1c>
  40449c:	ldrb	w3, [x27, x7]
  4044a0:	cmp	w3, #0x3e
  4044a4:	b.hi	4046a8 <__fxstatat@plt+0x2b08>  // b.pmore
  4044a8:	mov	x0, #0x1                   	// #1
  4044ac:	mov	x2, #0xa38200000000        	// #179778741075968
  4044b0:	movk	x2, #0x7000, lsl #48
  4044b4:	lsl	x0, x0, x3
  4044b8:	mov	w1, #0x0                   	// #0
  4044bc:	tst	x0, x2
  4044c0:	mov	w21, #0x0                   	// #0
  4044c4:	b.eq	403b78 <__fxstatat@plt+0x1fd8>  // b.none
  4044c8:	cbnz	w11, 403bf8 <__fxstatat@plt+0x2058>
  4044cc:	cmp	x23, x19
  4044d0:	b.ls	4044d8 <__fxstatat@plt+0x2938>  // b.plast
  4044d4:	strb	w4, [x28, x19]
  4044d8:	add	x0, x19, #0x1
  4044dc:	cmp	x23, x0
  4044e0:	b.ls	4044ec <__fxstatat@plt+0x294c>  // b.plast
  4044e4:	mov	w1, #0x22                  	// #34
  4044e8:	strb	w1, [x28, x0]
  4044ec:	add	x0, x19, #0x2
  4044f0:	cmp	x23, x0
  4044f4:	b.ls	404500 <__fxstatat@plt+0x2960>  // b.plast
  4044f8:	mov	w1, #0x22                  	// #34
  4044fc:	strb	w1, [x28, x0]
  404500:	add	x0, x19, #0x3
  404504:	cmp	x23, x0
  404508:	b.ls	404514 <__fxstatat@plt+0x2974>  // b.plast
  40450c:	mov	w1, #0x3f                  	// #63
  404510:	strb	w1, [x28, x0]
  404514:	add	x19, x19, #0x4
  404518:	mov	w4, w3
  40451c:	mov	x20, x7
  404520:	mov	w0, #0x0                   	// #0
  404524:	mov	w21, #0x0                   	// #0
  404528:	b	403df0 <__fxstatat@plt+0x2250>
  40452c:	mov	w10, #0x1                   	// #1
  404530:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  404534:	mov	w11, w10
  404538:	add	x0, x0, #0xa10
  40453c:	mov	w5, w10
  404540:	mov	w7, #0x0                   	// #0
  404544:	mov	x12, #0x1                   	// #1
  404548:	mov	x19, #0x0                   	// #0
  40454c:	str	x0, [sp, #112]
  404550:	str	wzr, [sp, #120]
  404554:	str	xzr, [sp, #128]
  404558:	b	403808 <__fxstatat@plt+0x1c68>
  40455c:	mov	w0, w5
  404560:	b	4042e0 <__fxstatat@plt+0x2740>
  404564:	mov	w0, w5
  404568:	b	404394 <__fxstatat@plt+0x27f4>
  40456c:	ldr	x1, [sp, #208]
  404570:	ldrb	w0, [x1]
  404574:	cbz	w0, 403788 <__fxstatat@plt+0x1be8>
  404578:	cmp	x23, x19
  40457c:	b.ls	404584 <__fxstatat@plt+0x29e4>  // b.plast
  404580:	strb	w0, [x28, x19]
  404584:	add	x19, x19, #0x1
  404588:	ldrb	w0, [x1, x19]
  40458c:	cbnz	w0, 404578 <__fxstatat@plt+0x29d8>
  404590:	b	403788 <__fxstatat@plt+0x1be8>
  404594:	mov	x8, x21
  404598:	ldr	w11, [sp, #136]
  40459c:	ldr	w24, [sp, #152]
  4045a0:	mov	w2, w22
  4045a4:	ldr	w10, [sp, #160]
  4045a8:	mov	w21, #0x0                   	// #0
  4045ac:	ldp	w4, w5, [sp, #172]
  4045b0:	ldr	x12, [sp, #144]
  4045b4:	ldr	x19, [sp, #184]
  4045b8:	ldr	x6, [sp, #216]
  4045bc:	b	4040c8 <__fxstatat@plt+0x2528>
  4045c0:	mov	x9, x24
  4045c4:	cmp	x24, x25
  4045c8:	ldr	w11, [sp, #136]
  4045cc:	mov	x8, x21
  4045d0:	ldr	w24, [sp, #152]
  4045d4:	ldr	w10, [sp, #160]
  4045d8:	ldp	w4, w5, [sp, #172]
  4045dc:	ldr	x12, [sp, #144]
  4045e0:	ldr	x19, [sp, #184]
  4045e4:	ldr	x6, [sp, #216]
  4045e8:	b.cc	404600 <__fxstatat@plt+0x2a60>  // b.lo, b.ul, b.last
  4045ec:	b	404608 <__fxstatat@plt+0x2a68>
  4045f0:	add	x8, x8, #0x1
  4045f4:	add	x9, x20, x8
  4045f8:	cmp	x25, x9
  4045fc:	b.ls	404608 <__fxstatat@plt+0x2a68>  // b.plast
  404600:	ldrb	w0, [x27, x9]
  404604:	cbnz	w0, 4045f0 <__fxstatat@plt+0x2a50>
  404608:	mov	w2, w22
  40460c:	mov	w21, #0x0                   	// #0
  404610:	b	4040c8 <__fxstatat@plt+0x2528>
  404614:	mov	w0, w11
  404618:	ldr	x1, [sp, #112]
  40461c:	cmp	x1, #0x0
  404620:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404624:	b.eq	40464c <__fxstatat@plt+0x2aac>  // b.none
  404628:	ldrb	w0, [x1]
  40462c:	cbz	w0, 40464c <__fxstatat@plt+0x2aac>
  404630:	sub	x26, x1, x19
  404634:	cmp	x23, x19
  404638:	b.ls	404640 <__fxstatat@plt+0x2aa0>  // b.plast
  40463c:	strb	w0, [x28, x19]
  404640:	add	x19, x19, #0x1
  404644:	ldrb	w0, [x26, x19]
  404648:	cbnz	w0, 404634 <__fxstatat@plt+0x2a94>
  40464c:	cmp	x23, x19
  404650:	b.ls	403c2c <__fxstatat@plt+0x208c>  // b.plast
  404654:	strb	wzr, [x28, x19]
  404658:	b	403c2c <__fxstatat@plt+0x208c>
  40465c:	mov	w5, w22
  404660:	b	403bec <__fxstatat@plt+0x204c>
  404664:	cmp	w26, #0x2
  404668:	cset	w5, eq  // eq = none
  40466c:	b	403bec <__fxstatat@plt+0x204c>
  404670:	ldr	w5, [sp, #200]
  404674:	mov	x3, x25
  404678:	ldr	x1, [sp, #128]
  40467c:	mov	x2, x27
  404680:	ldr	x7, [sp, #208]
  404684:	mov	w4, #0x5                   	// #5
  404688:	ldr	x0, [sp, #240]
  40468c:	str	x0, [sp]
  404690:	mov	x0, x28
  404694:	bl	4036f8 <__fxstatat@plt+0x1b58>
  404698:	mov	x19, x0
  40469c:	b	403c2c <__fxstatat@plt+0x208c>
  4046a0:	ldr	w0, [sp, #120]
  4046a4:	b	404618 <__fxstatat@plt+0x2a78>
  4046a8:	mov	w1, #0x0                   	// #0
  4046ac:	mov	w21, #0x0                   	// #0
  4046b0:	b	403b78 <__fxstatat@plt+0x1fd8>
  4046b4:	mov	w26, #0x2                   	// #2
  4046b8:	b	403bec <__fxstatat@plt+0x204c>
  4046bc:	mov	w10, #0x1                   	// #1
  4046c0:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4046c4:	mov	w11, w10
  4046c8:	add	x0, x0, #0xa38
  4046cc:	mov	w7, #0x0                   	// #0
  4046d0:	mov	w5, #0x0                   	// #0
  4046d4:	mov	x12, #0x1                   	// #1
  4046d8:	mov	x19, #0x0                   	// #0
  4046dc:	str	x0, [sp, #112]
  4046e0:	str	wzr, [sp, #120]
  4046e4:	str	xzr, [sp, #128]
  4046e8:	b	403808 <__fxstatat@plt+0x1c68>
  4046ec:	ldr	x23, [sp, #128]
  4046f0:	b	403a98 <__fxstatat@plt+0x1ef8>
  4046f4:	mov	w7, #0x0                   	// #0
  4046f8:	mov	w0, #0x0                   	// #0
  4046fc:	mov	w10, #0x1                   	// #1
  404700:	mov	x1, #0x0                   	// #0
  404704:	str	x23, [sp, #128]
  404708:	b	403958 <__fxstatat@plt+0x1db8>
  40470c:	bl	4019a0 <abort@plt>
  404710:	sub	sp, sp, #0x80
  404714:	stp	x29, x30, [sp, #16]
  404718:	add	x29, sp, #0x10
  40471c:	stp	x19, x20, [sp, #32]
  404720:	mov	w19, w0
  404724:	mov	x20, x3
  404728:	stp	x21, x22, [sp, #48]
  40472c:	stp	x23, x24, [sp, #64]
  404730:	mov	x23, x1
  404734:	mov	x24, x2
  404738:	stp	x25, x26, [sp, #80]
  40473c:	stp	x27, x28, [sp, #96]
  404740:	bl	401b50 <__errno_location@plt>
  404744:	mov	x22, x0
  404748:	ldr	w0, [x0]
  40474c:	adrp	x27, 41e000 <__fxstatat@plt+0x1c460>
  404750:	str	w0, [sp, #116]
  404754:	ldr	x21, [x27, #584]
  404758:	tbnz	w19, #31, 4048b0 <__fxstatat@plt+0x2d10>
  40475c:	add	x26, x27, #0x248
  404760:	ldr	w0, [x26, #8]
  404764:	cmp	w0, w19
  404768:	b.gt	4047b8 <__fxstatat@plt+0x2c18>
  40476c:	mov	w0, #0x7fffffff            	// #2147483647
  404770:	cmp	w19, w0
  404774:	b.eq	4048ac <__fxstatat@plt+0x2d0c>  // b.none
  404778:	add	w28, w19, #0x1
  40477c:	add	x0, x26, #0x10
  404780:	cmp	x21, x0
  404784:	sbfiz	x1, x28, #4, #32
  404788:	b.eq	404890 <__fxstatat@plt+0x2cf0>  // b.none
  40478c:	mov	x0, x21
  404790:	bl	405588 <__fxstatat@plt+0x39e8>
  404794:	mov	x21, x0
  404798:	str	x0, [x27, #584]
  40479c:	ldr	w0, [x26, #8]
  4047a0:	mov	w1, #0x0                   	// #0
  4047a4:	sub	w2, w28, w0
  4047a8:	add	x0, x21, w0, sxtw #4
  4047ac:	sbfiz	x2, x2, #4, #32
  4047b0:	bl	401900 <memset@plt>
  4047b4:	str	w28, [x26, #8]
  4047b8:	sbfiz	x19, x19, #4, #32
  4047bc:	add	x26, x20, #0x8
  4047c0:	add	x0, x21, x19
  4047c4:	str	x0, [sp, #120]
  4047c8:	ldp	w4, w5, [x20]
  4047cc:	mov	x6, x26
  4047d0:	ldr	x7, [x20, #40]
  4047d4:	orr	w25, w5, #0x1
  4047d8:	ldr	x27, [x21, x19]
  4047dc:	mov	x3, x24
  4047e0:	ldr	x28, [x0, #8]
  4047e4:	mov	x1, x27
  4047e8:	ldr	x0, [x20, #48]
  4047ec:	str	x0, [sp]
  4047f0:	mov	x2, x23
  4047f4:	mov	w5, w25
  4047f8:	mov	x0, x28
  4047fc:	bl	4036f8 <__fxstatat@plt+0x1b58>
  404800:	cmp	x27, x0
  404804:	b.hi	404864 <__fxstatat@plt+0x2cc4>  // b.pmore
  404808:	add	x27, x0, #0x1
  40480c:	str	x27, [x21, x19]
  404810:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  404814:	add	x0, x0, #0x308
  404818:	cmp	x28, x0
  40481c:	b.eq	404828 <__fxstatat@plt+0x2c88>  // b.none
  404820:	mov	x0, x28
  404824:	bl	401a40 <free@plt>
  404828:	mov	x0, x27
  40482c:	bl	405528 <__fxstatat@plt+0x3988>
  404830:	ldr	x1, [sp, #120]
  404834:	mov	x28, x0
  404838:	ldr	w4, [x20]
  40483c:	mov	x6, x26
  404840:	ldr	x7, [x20, #40]
  404844:	str	x0, [x1, #8]
  404848:	ldr	x1, [x20, #48]
  40484c:	str	x1, [sp]
  404850:	mov	w5, w25
  404854:	mov	x3, x24
  404858:	mov	x2, x23
  40485c:	mov	x1, x27
  404860:	bl	4036f8 <__fxstatat@plt+0x1b58>
  404864:	ldr	w0, [sp, #116]
  404868:	ldp	x29, x30, [sp, #16]
  40486c:	ldp	x19, x20, [sp, #32]
  404870:	ldp	x23, x24, [sp, #64]
  404874:	ldp	x25, x26, [sp, #80]
  404878:	str	w0, [x22]
  40487c:	mov	x0, x28
  404880:	ldp	x21, x22, [sp, #48]
  404884:	ldp	x27, x28, [sp, #96]
  404888:	add	sp, sp, #0x80
  40488c:	ret
  404890:	mov	x0, #0x0                   	// #0
  404894:	bl	405588 <__fxstatat@plt+0x39e8>
  404898:	mov	x21, x0
  40489c:	str	x0, [x27, #584]
  4048a0:	ldp	x0, x1, [x26, #16]
  4048a4:	stp	x0, x1, [x21]
  4048a8:	b	40479c <__fxstatat@plt+0x2bfc>
  4048ac:	bl	405780 <__fxstatat@plt+0x3be0>
  4048b0:	bl	4019a0 <abort@plt>
  4048b4:	nop
  4048b8:	stp	x29, x30, [sp, #-48]!
  4048bc:	mov	x29, sp
  4048c0:	stp	x19, x20, [sp, #16]
  4048c4:	mov	x20, x0
  4048c8:	str	x21, [sp, #32]
  4048cc:	bl	401b50 <__errno_location@plt>
  4048d0:	adrp	x2, 41e000 <__fxstatat@plt+0x1c460>
  4048d4:	mov	x19, x0
  4048d8:	add	x2, x2, #0x308
  4048dc:	cmp	x20, #0x0
  4048e0:	add	x2, x2, #0x100
  4048e4:	mov	x1, #0x38                  	// #56
  4048e8:	ldr	w21, [x19]
  4048ec:	csel	x0, x2, x20, eq  // eq = none
  4048f0:	bl	405720 <__fxstatat@plt+0x3b80>
  4048f4:	str	w21, [x19]
  4048f8:	ldp	x19, x20, [sp, #16]
  4048fc:	ldr	x21, [sp, #32]
  404900:	ldp	x29, x30, [sp], #48
  404904:	ret
  404908:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  40490c:	add	x1, x1, #0x308
  404910:	cmp	x0, #0x0
  404914:	add	x1, x1, #0x100
  404918:	csel	x0, x1, x0, eq  // eq = none
  40491c:	ldr	w0, [x0]
  404920:	ret
  404924:	nop
  404928:	adrp	x2, 41e000 <__fxstatat@plt+0x1c460>
  40492c:	add	x2, x2, #0x308
  404930:	cmp	x0, #0x0
  404934:	add	x2, x2, #0x100
  404938:	csel	x0, x2, x0, eq  // eq = none
  40493c:	str	w1, [x0]
  404940:	ret
  404944:	nop
  404948:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  40494c:	add	x3, x3, #0x308
  404950:	cmp	x0, #0x0
  404954:	add	x3, x3, #0x100
  404958:	csel	x0, x3, x0, eq  // eq = none
  40495c:	ubfx	x4, x1, #5, #3
  404960:	add	x3, x0, #0x8
  404964:	and	w1, w1, #0x1f
  404968:	ldr	w5, [x3, x4, lsl #2]
  40496c:	lsr	w0, w5, w1
  404970:	eor	w2, w0, w2
  404974:	and	w2, w2, #0x1
  404978:	and	w0, w0, #0x1
  40497c:	lsl	w2, w2, w1
  404980:	eor	w2, w2, w5
  404984:	str	w2, [x3, x4, lsl #2]
  404988:	ret
  40498c:	nop
  404990:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404994:	add	x3, x3, #0x308
  404998:	cmp	x0, #0x0
  40499c:	add	x3, x3, #0x100
  4049a0:	csel	x2, x3, x0, eq  // eq = none
  4049a4:	ldr	w0, [x2, #4]
  4049a8:	str	w1, [x2, #4]
  4049ac:	ret
  4049b0:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  4049b4:	add	x3, x3, #0x308
  4049b8:	cmp	x0, #0x0
  4049bc:	add	x3, x3, #0x100
  4049c0:	csel	x0, x3, x0, eq  // eq = none
  4049c4:	mov	w3, #0xa                   	// #10
  4049c8:	cmp	x1, #0x0
  4049cc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4049d0:	str	w3, [x0]
  4049d4:	b.eq	4049e0 <__fxstatat@plt+0x2e40>  // b.none
  4049d8:	stp	x1, x2, [x0, #40]
  4049dc:	ret
  4049e0:	stp	x29, x30, [sp, #-16]!
  4049e4:	mov	x29, sp
  4049e8:	bl	4019a0 <abort@plt>
  4049ec:	nop
  4049f0:	sub	sp, sp, #0x50
  4049f4:	adrp	x5, 41e000 <__fxstatat@plt+0x1c460>
  4049f8:	stp	x29, x30, [sp, #16]
  4049fc:	add	x29, sp, #0x10
  404a00:	stp	x19, x20, [sp, #32]
  404a04:	mov	x19, x4
  404a08:	add	x4, x5, #0x308
  404a0c:	cmp	x19, #0x0
  404a10:	add	x4, x4, #0x100
  404a14:	csel	x19, x4, x19, eq  // eq = none
  404a18:	mov	x20, x3
  404a1c:	stp	x21, x22, [sp, #48]
  404a20:	mov	x21, x0
  404a24:	mov	x22, x1
  404a28:	str	x23, [sp, #64]
  404a2c:	mov	x23, x2
  404a30:	bl	401b50 <__errno_location@plt>
  404a34:	ldp	x7, x8, [x19, #40]
  404a38:	mov	x3, x20
  404a3c:	mov	x20, x0
  404a40:	mov	x0, x21
  404a44:	ldp	w4, w5, [x19]
  404a48:	mov	x2, x23
  404a4c:	ldr	w21, [x20]
  404a50:	mov	x1, x22
  404a54:	str	x8, [sp]
  404a58:	add	x6, x19, #0x8
  404a5c:	bl	4036f8 <__fxstatat@plt+0x1b58>
  404a60:	ldp	x29, x30, [sp, #16]
  404a64:	ldr	x23, [sp, #64]
  404a68:	str	w21, [x20]
  404a6c:	ldp	x19, x20, [sp, #32]
  404a70:	ldp	x21, x22, [sp, #48]
  404a74:	add	sp, sp, #0x50
  404a78:	ret
  404a7c:	nop
  404a80:	sub	sp, sp, #0x70
  404a84:	adrp	x4, 41e000 <__fxstatat@plt+0x1c460>
  404a88:	add	x4, x4, #0x308
  404a8c:	cmp	x3, #0x0
  404a90:	add	x4, x4, #0x100
  404a94:	stp	x29, x30, [sp, #16]
  404a98:	add	x29, sp, #0x10
  404a9c:	stp	x19, x20, [sp, #32]
  404aa0:	csel	x19, x4, x3, eq  // eq = none
  404aa4:	mov	x20, x2
  404aa8:	stp	x21, x22, [sp, #48]
  404aac:	mov	x22, x0
  404ab0:	stp	x23, x24, [sp, #64]
  404ab4:	mov	x23, x1
  404ab8:	stp	x25, x26, [sp, #80]
  404abc:	stp	x27, x28, [sp, #96]
  404ac0:	bl	401b50 <__errno_location@plt>
  404ac4:	ldr	w28, [x0]
  404ac8:	ldp	w4, w5, [x19]
  404acc:	mov	x21, x0
  404ad0:	ldp	x7, x0, [x19, #40]
  404ad4:	cmp	x20, #0x0
  404ad8:	cset	w24, eq  // eq = none
  404adc:	add	x27, x19, #0x8
  404ae0:	orr	w24, w24, w5
  404ae4:	mov	x6, x27
  404ae8:	mov	x3, x23
  404aec:	mov	x2, x22
  404af0:	mov	w5, w24
  404af4:	str	x0, [sp]
  404af8:	mov	x1, #0x0                   	// #0
  404afc:	mov	x0, #0x0                   	// #0
  404b00:	bl	4036f8 <__fxstatat@plt+0x1b58>
  404b04:	add	x26, x0, #0x1
  404b08:	mov	x25, x0
  404b0c:	mov	x0, x26
  404b10:	bl	405528 <__fxstatat@plt+0x3988>
  404b14:	ldp	x7, x1, [x19, #40]
  404b18:	mov	w5, w24
  404b1c:	ldr	w4, [x19]
  404b20:	mov	x6, x27
  404b24:	str	x1, [sp]
  404b28:	mov	x3, x23
  404b2c:	mov	x2, x22
  404b30:	mov	x19, x0
  404b34:	mov	x1, x26
  404b38:	bl	4036f8 <__fxstatat@plt+0x1b58>
  404b3c:	str	w28, [x21]
  404b40:	cbz	x20, 404b48 <__fxstatat@plt+0x2fa8>
  404b44:	str	x25, [x20]
  404b48:	mov	x0, x19
  404b4c:	ldp	x29, x30, [sp, #16]
  404b50:	ldp	x19, x20, [sp, #32]
  404b54:	ldp	x21, x22, [sp, #48]
  404b58:	ldp	x23, x24, [sp, #64]
  404b5c:	ldp	x25, x26, [sp, #80]
  404b60:	ldp	x27, x28, [sp, #96]
  404b64:	add	sp, sp, #0x70
  404b68:	ret
  404b6c:	nop
  404b70:	mov	x3, x2
  404b74:	mov	x2, #0x0                   	// #0
  404b78:	b	404a80 <__fxstatat@plt+0x2ee0>
  404b7c:	nop
  404b80:	stp	x29, x30, [sp, #-64]!
  404b84:	mov	x29, sp
  404b88:	stp	x21, x22, [sp, #32]
  404b8c:	str	x23, [sp, #48]
  404b90:	adrp	x23, 41e000 <__fxstatat@plt+0x1c460>
  404b94:	add	x22, x23, #0x248
  404b98:	stp	x19, x20, [sp, #16]
  404b9c:	ldr	x21, [x23, #584]
  404ba0:	ldr	w20, [x22, #8]
  404ba4:	cmp	w20, #0x1
  404ba8:	b.le	404bd0 <__fxstatat@plt+0x3030>
  404bac:	sub	w0, w20, #0x2
  404bb0:	add	x20, x21, #0x28
  404bb4:	add	x19, x21, #0x18
  404bb8:	add	x20, x20, w0, uxtw #4
  404bbc:	nop
  404bc0:	ldr	x0, [x19], #16
  404bc4:	bl	401a40 <free@plt>
  404bc8:	cmp	x19, x20
  404bcc:	b.ne	404bc0 <__fxstatat@plt+0x3020>  // b.any
  404bd0:	ldr	x0, [x21, #8]
  404bd4:	adrp	x19, 41e000 <__fxstatat@plt+0x1c460>
  404bd8:	add	x19, x19, #0x308
  404bdc:	cmp	x0, x19
  404be0:	b.eq	404bf0 <__fxstatat@plt+0x3050>  // b.none
  404be4:	bl	401a40 <free@plt>
  404be8:	mov	x0, #0x100                 	// #256
  404bec:	stp	x0, x19, [x22, #16]
  404bf0:	add	x19, x22, #0x10
  404bf4:	cmp	x21, x19
  404bf8:	b.eq	404c08 <__fxstatat@plt+0x3068>  // b.none
  404bfc:	mov	x0, x21
  404c00:	bl	401a40 <free@plt>
  404c04:	str	x19, [x23, #584]
  404c08:	mov	w0, #0x1                   	// #1
  404c0c:	str	w0, [x22, #8]
  404c10:	ldp	x19, x20, [sp, #16]
  404c14:	ldp	x21, x22, [sp, #32]
  404c18:	ldr	x23, [sp, #48]
  404c1c:	ldp	x29, x30, [sp], #64
  404c20:	ret
  404c24:	nop
  404c28:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404c2c:	add	x3, x3, #0x308
  404c30:	add	x3, x3, #0x100
  404c34:	mov	x2, #0xffffffffffffffff    	// #-1
  404c38:	b	404710 <__fxstatat@plt+0x2b70>
  404c3c:	nop
  404c40:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404c44:	add	x3, x3, #0x308
  404c48:	add	x3, x3, #0x100
  404c4c:	b	404710 <__fxstatat@plt+0x2b70>
  404c50:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404c54:	add	x3, x3, #0x308
  404c58:	mov	x1, x0
  404c5c:	add	x3, x3, #0x100
  404c60:	mov	x2, #0xffffffffffffffff    	// #-1
  404c64:	mov	w0, #0x0                   	// #0
  404c68:	b	404710 <__fxstatat@plt+0x2b70>
  404c6c:	nop
  404c70:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404c74:	add	x3, x3, #0x308
  404c78:	mov	x2, x1
  404c7c:	add	x3, x3, #0x100
  404c80:	mov	x1, x0
  404c84:	mov	w0, #0x0                   	// #0
  404c88:	b	404710 <__fxstatat@plt+0x2b70>
  404c8c:	nop
  404c90:	stp	x29, x30, [sp, #-96]!
  404c94:	add	x8, sp, #0x28
  404c98:	mov	x29, sp
  404c9c:	stp	x19, x20, [sp, #16]
  404ca0:	mov	x20, x2
  404ca4:	mov	w19, w0
  404ca8:	mov	w0, w1
  404cac:	bl	403560 <__fxstatat@plt+0x19c0>
  404cb0:	add	x3, sp, #0x28
  404cb4:	mov	x1, x20
  404cb8:	mov	w0, w19
  404cbc:	mov	x2, #0xffffffffffffffff    	// #-1
  404cc0:	bl	404710 <__fxstatat@plt+0x2b70>
  404cc4:	ldp	x19, x20, [sp, #16]
  404cc8:	ldp	x29, x30, [sp], #96
  404ccc:	ret
  404cd0:	stp	x29, x30, [sp, #-112]!
  404cd4:	add	x8, sp, #0x38
  404cd8:	mov	x29, sp
  404cdc:	stp	x19, x20, [sp, #16]
  404ce0:	mov	x20, x2
  404ce4:	mov	w19, w0
  404ce8:	mov	w0, w1
  404cec:	str	x21, [sp, #32]
  404cf0:	mov	x21, x3
  404cf4:	bl	403560 <__fxstatat@plt+0x19c0>
  404cf8:	add	x3, sp, #0x38
  404cfc:	mov	x2, x21
  404d00:	mov	x1, x20
  404d04:	mov	w0, w19
  404d08:	bl	404710 <__fxstatat@plt+0x2b70>
  404d0c:	ldp	x19, x20, [sp, #16]
  404d10:	ldr	x21, [sp, #32]
  404d14:	ldp	x29, x30, [sp], #112
  404d18:	ret
  404d1c:	nop
  404d20:	mov	x2, x1
  404d24:	mov	w1, w0
  404d28:	mov	w0, #0x0                   	// #0
  404d2c:	b	404c90 <__fxstatat@plt+0x30f0>
  404d30:	mov	x4, x1
  404d34:	mov	x3, x2
  404d38:	mov	w1, w0
  404d3c:	mov	x2, x4
  404d40:	mov	w0, #0x0                   	// #0
  404d44:	b	404cd0 <__fxstatat@plt+0x3130>
  404d48:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404d4c:	add	x3, x3, #0x308
  404d50:	stp	x29, x30, [sp, #-80]!
  404d54:	add	x5, x3, #0x100
  404d58:	ubfx	x7, x2, #5, #3
  404d5c:	mov	x29, sp
  404d60:	ldp	x8, x9, [x3, #256]
  404d64:	stp	x8, x9, [sp, #24]
  404d68:	add	x6, sp, #0x20
  404d6c:	and	w8, w2, #0x1f
  404d70:	add	x4, sp, #0x18
  404d74:	ldp	x2, x3, [x3, #272]
  404d78:	stp	x2, x3, [sp, #40]
  404d7c:	ldp	x2, x3, [x5, #32]
  404d80:	stp	x2, x3, [sp, #56]
  404d84:	mov	x2, x1
  404d88:	mov	x3, x4
  404d8c:	ldr	x1, [x5, #48]
  404d90:	str	x1, [sp, #72]
  404d94:	mov	x1, x0
  404d98:	mov	w0, #0x0                   	// #0
  404d9c:	ldr	w5, [x6, x7, lsl #2]
  404da0:	lsr	w4, w5, w8
  404da4:	mvn	w4, w4
  404da8:	and	w4, w4, #0x1
  404dac:	lsl	w4, w4, w8
  404db0:	eor	w4, w4, w5
  404db4:	str	w4, [x6, x7, lsl #2]
  404db8:	bl	404710 <__fxstatat@plt+0x2b70>
  404dbc:	ldp	x29, x30, [sp], #80
  404dc0:	ret
  404dc4:	nop
  404dc8:	mov	w2, w1
  404dcc:	mov	x1, #0xffffffffffffffff    	// #-1
  404dd0:	b	404d48 <__fxstatat@plt+0x31a8>
  404dd4:	nop
  404dd8:	mov	w2, #0x3a                  	// #58
  404ddc:	mov	x1, #0xffffffffffffffff    	// #-1
  404de0:	b	404d48 <__fxstatat@plt+0x31a8>
  404de4:	nop
  404de8:	mov	w2, #0x3a                  	// #58
  404dec:	b	404d48 <__fxstatat@plt+0x31a8>
  404df0:	stp	x29, x30, [sp, #-160]!
  404df4:	mov	x29, sp
  404df8:	add	x8, sp, #0x20
  404dfc:	stp	x19, x20, [sp, #16]
  404e00:	mov	x20, x2
  404e04:	mov	w19, w0
  404e08:	mov	w0, w1
  404e0c:	bl	403560 <__fxstatat@plt+0x19c0>
  404e10:	ldp	x0, x1, [sp, #32]
  404e14:	stp	x0, x1, [sp, #104]
  404e18:	add	x3, sp, #0x68
  404e1c:	ldr	w2, [sp, #116]
  404e20:	mov	x1, x20
  404e24:	ldp	x6, x7, [sp, #48]
  404e28:	mvn	w4, w2
  404e2c:	ldp	x8, x9, [sp, #64]
  404e30:	and	w4, w4, #0x4000000
  404e34:	ldr	x5, [sp, #80]
  404e38:	eor	w4, w4, w2
  404e3c:	mov	w0, w19
  404e40:	mov	x2, #0xffffffffffffffff    	// #-1
  404e44:	str	w4, [sp, #116]
  404e48:	stp	x6, x7, [sp, #120]
  404e4c:	stp	x8, x9, [sp, #136]
  404e50:	str	x5, [sp, #152]
  404e54:	bl	404710 <__fxstatat@plt+0x2b70>
  404e58:	ldp	x19, x20, [sp, #16]
  404e5c:	ldp	x29, x30, [sp], #160
  404e60:	ret
  404e64:	nop
  404e68:	adrp	x5, 41e000 <__fxstatat@plt+0x1c460>
  404e6c:	add	x5, x5, #0x308
  404e70:	stp	x29, x30, [sp, #-80]!
  404e74:	mov	x6, x1
  404e78:	mov	w1, #0xa                   	// #10
  404e7c:	mov	x29, sp
  404e80:	ldp	x8, x9, [x5, #256]
  404e84:	stp	x8, x9, [sp, #24]
  404e88:	cmp	x6, #0x0
  404e8c:	str	w1, [sp, #24]
  404e90:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404e94:	ldp	x10, x11, [x5, #272]
  404e98:	stp	x10, x11, [sp, #40]
  404e9c:	ldp	x8, x9, [x5, #288]
  404ea0:	stp	x8, x9, [sp, #56]
  404ea4:	ldr	x1, [x5, #304]
  404ea8:	str	x1, [sp, #72]
  404eac:	b.eq	404ed0 <__fxstatat@plt+0x3330>  // b.none
  404eb0:	mov	x5, x2
  404eb4:	mov	x1, x3
  404eb8:	mov	x2, x4
  404ebc:	add	x3, sp, #0x18
  404ec0:	stp	x6, x5, [sp, #64]
  404ec4:	bl	404710 <__fxstatat@plt+0x2b70>
  404ec8:	ldp	x29, x30, [sp], #80
  404ecc:	ret
  404ed0:	bl	4019a0 <abort@plt>
  404ed4:	nop
  404ed8:	mov	x4, #0xffffffffffffffff    	// #-1
  404edc:	b	404e68 <__fxstatat@plt+0x32c8>
  404ee0:	mov	x4, x1
  404ee4:	mov	x3, x2
  404ee8:	mov	x1, x0
  404eec:	mov	x2, x4
  404ef0:	mov	w0, #0x0                   	// #0
  404ef4:	mov	x4, #0xffffffffffffffff    	// #-1
  404ef8:	b	404e68 <__fxstatat@plt+0x32c8>
  404efc:	nop
  404f00:	mov	x4, x1
  404f04:	mov	x5, x2
  404f08:	mov	x1, x0
  404f0c:	mov	x2, x4
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	mov	x4, x3
  404f18:	mov	x3, x5
  404f1c:	b	404e68 <__fxstatat@plt+0x32c8>
  404f20:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404f24:	add	x3, x3, #0x248
  404f28:	add	x3, x3, #0x20
  404f2c:	b	404710 <__fxstatat@plt+0x2b70>
  404f30:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404f34:	add	x3, x3, #0x248
  404f38:	mov	x2, x1
  404f3c:	add	x3, x3, #0x20
  404f40:	mov	x1, x0
  404f44:	mov	w0, #0x0                   	// #0
  404f48:	b	404710 <__fxstatat@plt+0x2b70>
  404f4c:	nop
  404f50:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404f54:	add	x3, x3, #0x248
  404f58:	add	x3, x3, #0x20
  404f5c:	mov	x2, #0xffffffffffffffff    	// #-1
  404f60:	b	404710 <__fxstatat@plt+0x2b70>
  404f64:	nop
  404f68:	adrp	x3, 41e000 <__fxstatat@plt+0x1c460>
  404f6c:	add	x3, x3, #0x248
  404f70:	mov	x1, x0
  404f74:	add	x3, x3, #0x20
  404f78:	mov	x2, #0xffffffffffffffff    	// #-1
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	b	404710 <__fxstatat@plt+0x2b70>
  404f84:	nop
  404f88:	stp	x29, x30, [sp, #-160]!
  404f8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  404f90:	add	x1, x1, #0x300
  404f94:	mov	x29, sp
  404f98:	add	x2, sp, #0x20
  404f9c:	str	x19, [sp, #16]
  404fa0:	mov	x19, x0
  404fa4:	mov	w0, #0x0                   	// #0
  404fa8:	bl	401ad0 <__lxstat@plt>
  404fac:	cbnz	w0, 404fc8 <__fxstatat@plt+0x3428>
  404fb0:	ldp	x1, x2, [sp, #32]
  404fb4:	stp	x2, x1, [x19]
  404fb8:	mov	x0, x19
  404fbc:	ldr	x19, [sp, #16]
  404fc0:	ldp	x29, x30, [sp], #160
  404fc4:	ret
  404fc8:	mov	x0, #0x0                   	// #0
  404fcc:	ldr	x19, [sp, #16]
  404fd0:	ldp	x29, x30, [sp], #160
  404fd4:	ret
  404fd8:	sub	sp, sp, #0x50
  404fdc:	stp	x29, x30, [sp, #32]
  404fe0:	add	x29, sp, #0x20
  404fe4:	stp	x19, x20, [sp, #48]
  404fe8:	mov	x19, x5
  404fec:	mov	x20, x4
  404ff0:	str	x21, [sp, #64]
  404ff4:	mov	x5, x3
  404ff8:	mov	x21, x0
  404ffc:	cbz	x1, 4051d8 <__fxstatat@plt+0x3638>
  405000:	mov	x4, x2
  405004:	mov	x3, x1
  405008:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40500c:	mov	w1, #0x1                   	// #1
  405010:	add	x2, x2, #0xe30
  405014:	bl	4019f0 <__fprintf_chk@plt>
  405018:	mov	w2, #0x5                   	// #5
  40501c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405020:	mov	x0, #0x0                   	// #0
  405024:	add	x1, x1, #0xe48
  405028:	bl	401af0 <dcgettext@plt>
  40502c:	mov	x3, x0
  405030:	mov	w4, #0x7e3                 	// #2019
  405034:	mov	w1, #0x1                   	// #1
  405038:	mov	x0, x21
  40503c:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  405040:	add	x2, x2, #0x140
  405044:	bl	4019f0 <__fprintf_chk@plt>
  405048:	mov	w2, #0x5                   	// #5
  40504c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405050:	mov	x0, #0x0                   	// #0
  405054:	add	x1, x1, #0xe50
  405058:	bl	401af0 <dcgettext@plt>
  40505c:	mov	x1, x21
  405060:	bl	401b00 <fputs_unlocked@plt>
  405064:	cmp	x19, #0x5
  405068:	b.eq	4051f4 <__fxstatat@plt+0x3654>  // b.none
  40506c:	b.hi	4050c0 <__fxstatat@plt+0x3520>  // b.pmore
  405070:	cmp	x19, #0x2
  405074:	b.eq	405234 <__fxstatat@plt+0x3694>  // b.none
  405078:	b.ls	405134 <__fxstatat@plt+0x3594>  // b.plast
  40507c:	cmp	x19, #0x3
  405080:	b.eq	4052b4 <__fxstatat@plt+0x3714>  // b.none
  405084:	mov	w2, #0x5                   	// #5
  405088:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40508c:	mov	x0, #0x0                   	// #0
  405090:	add	x1, x1, #0xf68
  405094:	bl	401af0 <dcgettext@plt>
  405098:	mov	x2, x0
  40509c:	ldp	x3, x4, [x20]
  4050a0:	mov	x0, x21
  4050a4:	ldp	x5, x6, [x20, #16]
  4050a8:	mov	w1, #0x1                   	// #1
  4050ac:	ldp	x29, x30, [sp, #32]
  4050b0:	ldp	x19, x20, [sp, #48]
  4050b4:	ldr	x21, [sp, #64]
  4050b8:	add	sp, sp, #0x50
  4050bc:	b	4019f0 <__fprintf_chk@plt>
  4050c0:	cmp	x19, #0x8
  4050c4:	b.eq	4052f0 <__fxstatat@plt+0x3750>  // b.none
  4050c8:	b.ls	405178 <__fxstatat@plt+0x35d8>  // b.plast
  4050cc:	cmp	x19, #0x9
  4050d0:	b.ne	4052a4 <__fxstatat@plt+0x3704>  // b.any
  4050d4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4050d8:	add	x1, x1, #0x38
  4050dc:	mov	w2, #0x5                   	// #5
  4050e0:	mov	x0, #0x0                   	// #0
  4050e4:	bl	401af0 <dcgettext@plt>
  4050e8:	ldp	x7, x8, [x20, #32]
  4050ec:	mov	x2, x0
  4050f0:	ldp	x3, x4, [x20]
  4050f4:	mov	x0, x21
  4050f8:	ldp	x5, x6, [x20, #16]
  4050fc:	str	x8, [sp]
  405100:	mov	w1, #0x1                   	// #1
  405104:	ldr	x8, [x20, #48]
  405108:	str	x8, [sp, #8]
  40510c:	ldr	x8, [x20, #56]
  405110:	str	x8, [sp, #16]
  405114:	ldr	x8, [x20, #64]
  405118:	str	x8, [sp, #24]
  40511c:	bl	4019f0 <__fprintf_chk@plt>
  405120:	ldp	x29, x30, [sp, #32]
  405124:	ldp	x19, x20, [sp, #48]
  405128:	ldr	x21, [sp, #64]
  40512c:	add	sp, sp, #0x50
  405130:	ret
  405134:	cbz	x19, 4051c4 <__fxstatat@plt+0x3624>
  405138:	cmp	x19, #0x1
  40513c:	b.ne	4052a4 <__fxstatat@plt+0x3704>  // b.any
  405140:	mov	w2, #0x5                   	// #5
  405144:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405148:	mov	x0, #0x0                   	// #0
  40514c:	add	x1, x1, #0xf20
  405150:	bl	401af0 <dcgettext@plt>
  405154:	mov	x2, x0
  405158:	mov	w1, w19
  40515c:	mov	x0, x21
  405160:	ldr	x3, [x20]
  405164:	ldp	x29, x30, [sp, #32]
  405168:	ldp	x19, x20, [sp, #48]
  40516c:	ldr	x21, [sp, #64]
  405170:	add	sp, sp, #0x50
  405174:	b	4019f0 <__fprintf_chk@plt>
  405178:	cmp	x19, #0x6
  40517c:	b.eq	40526c <__fxstatat@plt+0x36cc>  // b.none
  405180:	cmp	x19, #0x7
  405184:	b.ne	4052a4 <__fxstatat@plt+0x3704>  // b.any
  405188:	mov	w2, #0x5                   	// #5
  40518c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405190:	mov	x0, #0x0                   	// #0
  405194:	add	x1, x1, #0xfd8
  405198:	bl	401af0 <dcgettext@plt>
  40519c:	mov	x2, x0
  4051a0:	ldp	x7, x8, [x20, #32]
  4051a4:	mov	x0, x21
  4051a8:	ldp	x3, x4, [x20]
  4051ac:	mov	w1, #0x1                   	// #1
  4051b0:	ldp	x5, x6, [x20, #16]
  4051b4:	str	x8, [sp]
  4051b8:	ldr	x8, [x20, #48]
  4051bc:	str	x8, [sp, #8]
  4051c0:	bl	4019f0 <__fprintf_chk@plt>
  4051c4:	ldp	x29, x30, [sp, #32]
  4051c8:	ldp	x19, x20, [sp, #48]
  4051cc:	ldr	x21, [sp, #64]
  4051d0:	add	sp, sp, #0x50
  4051d4:	ret
  4051d8:	mov	x4, x3
  4051dc:	mov	w1, #0x1                   	// #1
  4051e0:	mov	x3, x2
  4051e4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4051e8:	add	x2, x2, #0xe40
  4051ec:	bl	4019f0 <__fprintf_chk@plt>
  4051f0:	b	405018 <__fxstatat@plt+0x3478>
  4051f4:	mov	w2, w19
  4051f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4051fc:	mov	x0, #0x0                   	// #0
  405200:	add	x1, x1, #0xf88
  405204:	bl	401af0 <dcgettext@plt>
  405208:	mov	x2, x0
  40520c:	ldp	x3, x4, [x20]
  405210:	mov	x0, x21
  405214:	ldp	x5, x6, [x20, #16]
  405218:	mov	w1, #0x1                   	// #1
  40521c:	ldp	x29, x30, [sp, #32]
  405220:	ldr	x7, [x20, #32]
  405224:	ldp	x19, x20, [sp, #48]
  405228:	ldr	x21, [sp, #64]
  40522c:	add	sp, sp, #0x50
  405230:	b	4019f0 <__fprintf_chk@plt>
  405234:	mov	w2, #0x5                   	// #5
  405238:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40523c:	mov	x0, #0x0                   	// #0
  405240:	add	x1, x1, #0xf30
  405244:	bl	401af0 <dcgettext@plt>
  405248:	mov	x2, x0
  40524c:	ldp	x3, x4, [x20]
  405250:	mov	x0, x21
  405254:	ldp	x29, x30, [sp, #32]
  405258:	mov	w1, #0x1                   	// #1
  40525c:	ldp	x19, x20, [sp, #48]
  405260:	ldr	x21, [sp, #64]
  405264:	add	sp, sp, #0x50
  405268:	b	4019f0 <__fprintf_chk@plt>
  40526c:	mov	w2, #0x5                   	// #5
  405270:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405274:	mov	x0, #0x0                   	// #0
  405278:	add	x1, x1, #0xfb0
  40527c:	bl	401af0 <dcgettext@plt>
  405280:	mov	x2, x0
  405284:	ldp	x3, x4, [x20]
  405288:	mov	x0, x21
  40528c:	ldp	x5, x6, [x20, #16]
  405290:	mov	w1, #0x1                   	// #1
  405294:	ldp	x7, x8, [x20, #32]
  405298:	str	x8, [sp]
  40529c:	bl	4019f0 <__fprintf_chk@plt>
  4052a0:	b	4051c4 <__fxstatat@plt+0x3624>
  4052a4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4052a8:	mov	w2, #0x5                   	// #5
  4052ac:	add	x1, x1, #0x70
  4052b0:	b	4050e0 <__fxstatat@plt+0x3540>
  4052b4:	mov	w2, #0x5                   	// #5
  4052b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4052bc:	mov	x0, #0x0                   	// #0
  4052c0:	add	x1, x1, #0xf48
  4052c4:	bl	401af0 <dcgettext@plt>
  4052c8:	mov	x2, x0
  4052cc:	ldp	x3, x4, [x20]
  4052d0:	mov	x0, x21
  4052d4:	ldr	x5, [x20, #16]
  4052d8:	mov	w1, #0x1                   	// #1
  4052dc:	ldp	x29, x30, [sp, #32]
  4052e0:	ldp	x19, x20, [sp, #48]
  4052e4:	ldr	x21, [sp, #64]
  4052e8:	add	sp, sp, #0x50
  4052ec:	b	4019f0 <__fprintf_chk@plt>
  4052f0:	mov	w2, #0x5                   	// #5
  4052f4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4052f8:	mov	x0, #0x0                   	// #0
  4052fc:	add	x1, x1, #0x8
  405300:	bl	401af0 <dcgettext@plt>
  405304:	mov	x2, x0
  405308:	ldp	x7, x8, [x20, #32]
  40530c:	mov	x0, x21
  405310:	ldp	x3, x4, [x20]
  405314:	mov	w1, #0x1                   	// #1
  405318:	ldp	x5, x6, [x20, #16]
  40531c:	str	x8, [sp]
  405320:	ldr	x8, [x20, #48]
  405324:	str	x8, [sp, #8]
  405328:	ldr	x8, [x20, #56]
  40532c:	str	x8, [sp, #16]
  405330:	bl	4019f0 <__fprintf_chk@plt>
  405334:	b	4051c4 <__fxstatat@plt+0x3624>
  405338:	ldr	x5, [x4]
  40533c:	cbz	x5, 405358 <__fxstatat@plt+0x37b8>
  405340:	mov	x5, #0x0                   	// #0
  405344:	nop
  405348:	add	x5, x5, #0x1
  40534c:	ldr	x6, [x4, x5, lsl #3]
  405350:	cbnz	x6, 405348 <__fxstatat@plt+0x37a8>
  405354:	b	404fd8 <__fxstatat@plt+0x3438>
  405358:	mov	x5, #0x0                   	// #0
  40535c:	b	404fd8 <__fxstatat@plt+0x3438>
  405360:	stp	x29, x30, [sp, #-96]!
  405364:	mov	x5, #0x0                   	// #0
  405368:	mov	x29, sp
  40536c:	add	x8, sp, #0x10
  405370:	ldr	w7, [x4, #24]
  405374:	ldp	x6, x11, [x4]
  405378:	b	4053a0 <__fxstatat@plt+0x3800>
  40537c:	mov	x4, x6
  405380:	add	x8, x8, #0x8
  405384:	and	x6, x10, #0xfffffffffffffff8
  405388:	ldr	x4, [x4]
  40538c:	stur	x4, [x8, #-8]
  405390:	cbz	x4, 4053d0 <__fxstatat@plt+0x3830>
  405394:	add	x5, x5, #0x1
  405398:	cmp	x5, #0xa
  40539c:	b.eq	4053d0 <__fxstatat@plt+0x3830>  // b.none
  4053a0:	add	x10, x6, #0xf
  4053a4:	add	w9, w7, #0x8
  4053a8:	tbz	w7, #31, 40537c <__fxstatat@plt+0x37dc>
  4053ac:	add	x4, x11, w7, sxtw
  4053b0:	add	x10, x6, #0xf
  4053b4:	mov	w7, w9
  4053b8:	cmp	w9, #0x0
  4053bc:	b.gt	40537c <__fxstatat@plt+0x37dc>
  4053c0:	ldr	x4, [x4]
  4053c4:	str	x4, [x8]
  4053c8:	add	x8, x8, #0x8
  4053cc:	cbnz	x4, 405394 <__fxstatat@plt+0x37f4>
  4053d0:	add	x4, sp, #0x10
  4053d4:	bl	404fd8 <__fxstatat@plt+0x3438>
  4053d8:	ldp	x29, x30, [sp], #96
  4053dc:	ret
  4053e0:	stp	x29, x30, [sp, #-288]!
  4053e4:	mov	w12, #0xffffffe0            	// #-32
  4053e8:	mov	w13, #0xffffff80            	// #-128
  4053ec:	mov	x29, sp
  4053f0:	add	x14, sp, #0x100
  4053f4:	add	x11, sp, #0x120
  4053f8:	add	x9, sp, #0x30
  4053fc:	mov	w8, w12
  405400:	mov	x10, #0x0                   	// #0
  405404:	stp	x11, x11, [sp, #16]
  405408:	str	x14, [sp, #32]
  40540c:	stp	w12, w13, [sp, #40]
  405410:	str	q0, [sp, #128]
  405414:	str	q1, [sp, #144]
  405418:	str	q2, [sp, #160]
  40541c:	str	q3, [sp, #176]
  405420:	str	q4, [sp, #192]
  405424:	str	q5, [sp, #208]
  405428:	str	q6, [sp, #224]
  40542c:	str	q7, [sp, #240]
  405430:	stp	x4, x5, [sp, #256]
  405434:	stp	x6, x7, [sp, #272]
  405438:	b	405460 <__fxstatat@plt+0x38c0>
  40543c:	mov	x4, x11
  405440:	add	x9, x9, #0x8
  405444:	add	x11, x11, #0x8
  405448:	ldr	x4, [x4]
  40544c:	stur	x4, [x9, #-8]
  405450:	cbz	x4, 40548c <__fxstatat@plt+0x38ec>
  405454:	add	x10, x10, #0x1
  405458:	cmp	x10, #0xa
  40545c:	b.eq	40548c <__fxstatat@plt+0x38ec>  // b.none
  405460:	add	w5, w8, #0x8
  405464:	tbz	w8, #31, 40543c <__fxstatat@plt+0x389c>
  405468:	add	x4, sp, #0x120
  40546c:	cmp	w5, #0x0
  405470:	add	x4, x4, w8, sxtw
  405474:	mov	w8, w5
  405478:	b.gt	40543c <__fxstatat@plt+0x389c>
  40547c:	ldr	x4, [x4]
  405480:	str	x4, [x9]
  405484:	add	x9, x9, #0x8
  405488:	cbnz	x4, 405454 <__fxstatat@plt+0x38b4>
  40548c:	add	x4, sp, #0x30
  405490:	mov	x5, x10
  405494:	bl	404fd8 <__fxstatat@plt+0x3438>
  405498:	ldp	x29, x30, [sp], #288
  40549c:	ret
  4054a0:	stp	x29, x30, [sp, #-16]!
  4054a4:	mov	w2, #0x5                   	// #5
  4054a8:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4054ac:	mov	x29, sp
  4054b0:	add	x1, x1, #0xb0
  4054b4:	mov	x0, #0x0                   	// #0
  4054b8:	bl	401af0 <dcgettext@plt>
  4054bc:	mov	x1, x0
  4054c0:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4054c4:	mov	w0, #0x1                   	// #1
  4054c8:	add	x2, x2, #0xc8
  4054cc:	bl	4018e0 <__printf_chk@plt>
  4054d0:	mov	w2, #0x5                   	// #5
  4054d4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4054d8:	mov	x0, #0x0                   	// #0
  4054dc:	add	x1, x1, #0xe0
  4054e0:	bl	401af0 <dcgettext@plt>
  4054e4:	mov	x1, x0
  4054e8:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  4054ec:	add	x3, x3, #0x140
  4054f0:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4054f4:	mov	w0, #0x1                   	// #1
  4054f8:	add	x2, x2, #0x168
  4054fc:	bl	4018e0 <__printf_chk@plt>
  405500:	mov	w2, #0x5                   	// #5
  405504:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405508:	mov	x0, #0x0                   	// #0
  40550c:	add	x1, x1, #0xf8
  405510:	bl	401af0 <dcgettext@plt>
  405514:	ldp	x29, x30, [sp], #16
  405518:	adrp	x1, 41e000 <__fxstatat@plt+0x1c460>
  40551c:	ldr	x1, [x1, #704]
  405520:	b	401b00 <fputs_unlocked@plt>
  405524:	nop
  405528:	stp	x29, x30, [sp, #-32]!
  40552c:	mov	x29, sp
  405530:	str	x19, [sp, #16]
  405534:	mov	x19, x0
  405538:	bl	401890 <malloc@plt>
  40553c:	cmp	x0, #0x0
  405540:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405544:	b.ne	405554 <__fxstatat@plt+0x39b4>  // b.any
  405548:	ldr	x19, [sp, #16]
  40554c:	ldp	x29, x30, [sp], #32
  405550:	ret
  405554:	bl	405780 <__fxstatat@plt+0x3be0>
  405558:	umulh	x2, x0, x1
  40555c:	mul	x0, x0, x1
  405560:	cmp	x2, #0x0
  405564:	cset	x1, ne  // ne = any
  405568:	tbnz	x0, #63, 405574 <__fxstatat@plt+0x39d4>
  40556c:	cbnz	x1, 405574 <__fxstatat@plt+0x39d4>
  405570:	b	405528 <__fxstatat@plt+0x3988>
  405574:	stp	x29, x30, [sp, #-16]!
  405578:	mov	x29, sp
  40557c:	bl	405780 <__fxstatat@plt+0x3be0>
  405580:	b	405528 <__fxstatat@plt+0x3988>
  405584:	nop
  405588:	stp	x29, x30, [sp, #-32]!
  40558c:	cmp	x1, #0x0
  405590:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405594:	mov	x29, sp
  405598:	b.ne	4055c0 <__fxstatat@plt+0x3a20>  // b.any
  40559c:	str	x19, [sp, #16]
  4055a0:	mov	x19, x1
  4055a4:	bl	401930 <realloc@plt>
  4055a8:	cmp	x0, #0x0
  4055ac:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4055b0:	b.ne	4055d0 <__fxstatat@plt+0x3a30>  // b.any
  4055b4:	ldr	x19, [sp, #16]
  4055b8:	ldp	x29, x30, [sp], #32
  4055bc:	ret
  4055c0:	bl	401a40 <free@plt>
  4055c4:	mov	x0, #0x0                   	// #0
  4055c8:	ldp	x29, x30, [sp], #32
  4055cc:	ret
  4055d0:	bl	405780 <__fxstatat@plt+0x3be0>
  4055d4:	nop
  4055d8:	umulh	x3, x1, x2
  4055dc:	mul	x1, x1, x2
  4055e0:	cmp	x3, #0x0
  4055e4:	cset	x2, ne  // ne = any
  4055e8:	tbnz	x1, #63, 4055f4 <__fxstatat@plt+0x3a54>
  4055ec:	cbnz	x2, 4055f4 <__fxstatat@plt+0x3a54>
  4055f0:	b	405588 <__fxstatat@plt+0x39e8>
  4055f4:	stp	x29, x30, [sp, #-16]!
  4055f8:	mov	x29, sp
  4055fc:	bl	405780 <__fxstatat@plt+0x3be0>
  405600:	mov	x4, x1
  405604:	ldr	x3, [x1]
  405608:	cbz	x0, 405634 <__fxstatat@plt+0x3a94>
  40560c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  405610:	movk	x1, #0x5554
  405614:	udiv	x1, x1, x2
  405618:	cmp	x1, x3
  40561c:	b.ls	405650 <__fxstatat@plt+0x3ab0>  // b.plast
  405620:	add	x1, x3, #0x1
  405624:	add	x3, x1, x3, lsr #1
  405628:	mul	x1, x3, x2
  40562c:	str	x3, [x4]
  405630:	b	405588 <__fxstatat@plt+0x39e8>
  405634:	cbz	x3, 40565c <__fxstatat@plt+0x3abc>
  405638:	umulh	x5, x3, x2
  40563c:	mul	x1, x3, x2
  405640:	cmp	x5, #0x0
  405644:	cset	x2, ne  // ne = any
  405648:	tbnz	x1, #63, 405650 <__fxstatat@plt+0x3ab0>
  40564c:	cbz	x2, 40562c <__fxstatat@plt+0x3a8c>
  405650:	stp	x29, x30, [sp, #-16]!
  405654:	mov	x29, sp
  405658:	bl	405780 <__fxstatat@plt+0x3be0>
  40565c:	mov	x3, #0x80                  	// #128
  405660:	cmp	x2, x3
  405664:	udiv	x3, x3, x2
  405668:	cinc	x3, x3, hi  // hi = pmore
  40566c:	b	405638 <__fxstatat@plt+0x3a98>
  405670:	mov	x2, x1
  405674:	ldr	x1, [x1]
  405678:	cbz	x0, 40569c <__fxstatat@plt+0x3afc>
  40567c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405680:	movk	x3, #0x5553
  405684:	cmp	x1, x3
  405688:	b.hi	4056b4 <__fxstatat@plt+0x3b14>  // b.pmore
  40568c:	add	x3, x1, #0x1
  405690:	add	x1, x3, x1, lsr #1
  405694:	str	x1, [x2]
  405698:	b	405588 <__fxstatat@plt+0x39e8>
  40569c:	cmp	x1, #0x0
  4056a0:	cbnz	x1, 4056b0 <__fxstatat@plt+0x3b10>
  4056a4:	mov	x1, #0x80                  	// #128
  4056a8:	str	x1, [x2]
  4056ac:	b	405588 <__fxstatat@plt+0x39e8>
  4056b0:	b.ge	405694 <__fxstatat@plt+0x3af4>  // b.tcont
  4056b4:	stp	x29, x30, [sp, #-16]!
  4056b8:	mov	x29, sp
  4056bc:	bl	405780 <__fxstatat@plt+0x3be0>
  4056c0:	stp	x29, x30, [sp, #-32]!
  4056c4:	mov	x29, sp
  4056c8:	str	x19, [sp, #16]
  4056cc:	mov	x19, x0
  4056d0:	bl	405528 <__fxstatat@plt+0x3988>
  4056d4:	mov	x2, x19
  4056d8:	mov	w1, #0x0                   	// #0
  4056dc:	ldr	x19, [sp, #16]
  4056e0:	ldp	x29, x30, [sp], #32
  4056e4:	b	401900 <memset@plt>
  4056e8:	umulh	x4, x0, x1
  4056ec:	stp	x29, x30, [sp, #-16]!
  4056f0:	mul	x2, x0, x1
  4056f4:	cmp	x4, #0x0
  4056f8:	mov	x29, sp
  4056fc:	cset	x3, ne  // ne = any
  405700:	tbnz	x2, #63, 405718 <__fxstatat@plt+0x3b78>
  405704:	cbnz	x3, 405718 <__fxstatat@plt+0x3b78>
  405708:	bl	401910 <calloc@plt>
  40570c:	cbz	x0, 405718 <__fxstatat@plt+0x3b78>
  405710:	ldp	x29, x30, [sp], #16
  405714:	ret
  405718:	bl	405780 <__fxstatat@plt+0x3be0>
  40571c:	nop
  405720:	stp	x29, x30, [sp, #-32]!
  405724:	mov	x29, sp
  405728:	stp	x19, x20, [sp, #16]
  40572c:	mov	x19, x1
  405730:	mov	x20, x0
  405734:	mov	x0, x1
  405738:	bl	405528 <__fxstatat@plt+0x3988>
  40573c:	mov	x2, x19
  405740:	mov	x1, x20
  405744:	ldp	x19, x20, [sp, #16]
  405748:	ldp	x29, x30, [sp], #32
  40574c:	b	401770 <memcpy@plt>
  405750:	stp	x29, x30, [sp, #-32]!
  405754:	mov	x29, sp
  405758:	str	x19, [sp, #16]
  40575c:	mov	x19, x0
  405760:	bl	4017b0 <strlen@plt>
  405764:	mov	x1, x0
  405768:	mov	x0, x19
  40576c:	add	x1, x1, #0x1
  405770:	ldr	x19, [sp, #16]
  405774:	ldp	x29, x30, [sp], #32
  405778:	b	405720 <__fxstatat@plt+0x3b80>
  40577c:	nop
  405780:	stp	x29, x30, [sp, #-32]!
  405784:	adrp	x0, 41e000 <__fxstatat@plt+0x1c460>
  405788:	mov	w2, #0x5                   	// #5
  40578c:	mov	x29, sp
  405790:	str	x19, [sp, #16]
  405794:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405798:	ldr	w19, [x0, #576]
  40579c:	add	x1, x1, #0x170
  4057a0:	mov	x0, #0x0                   	// #0
  4057a4:	bl	401af0 <dcgettext@plt>
  4057a8:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4057ac:	mov	x3, x0
  4057b0:	add	x2, x2, #0x680
  4057b4:	mov	w0, w19
  4057b8:	mov	w1, #0x0                   	// #0
  4057bc:	bl	4017d0 <error@plt>
  4057c0:	bl	4019a0 <abort@plt>
  4057c4:	nop
  4057c8:	stp	x29, x30, [sp, #-16]!
  4057cc:	orr	w1, w1, #0x200
  4057d0:	mov	x29, sp
  4057d4:	bl	4072f8 <__fxstatat@plt+0x5758>
  4057d8:	cbz	x0, 4057e4 <__fxstatat@plt+0x3c44>
  4057dc:	ldp	x29, x30, [sp], #16
  4057e0:	ret
  4057e4:	bl	401b50 <__errno_location@plt>
  4057e8:	ldr	w0, [x0]
  4057ec:	cmp	w0, #0x16
  4057f0:	b.eq	4057f8 <__fxstatat@plt+0x3c58>  // b.none
  4057f4:	bl	405780 <__fxstatat@plt+0x3be0>
  4057f8:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  4057fc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405800:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  405804:	add	x3, x3, #0x1a8
  405808:	add	x1, x1, #0x188
  40580c:	add	x0, x0, #0x198
  405810:	mov	w2, #0x29                  	// #41
  405814:	bl	401b40 <__assert_fail@plt>
  405818:	ldr	w0, [x0, #72]
  40581c:	mov	w2, #0x11                  	// #17
  405820:	and	w0, w0, w2
  405824:	cmp	w0, #0x10
  405828:	b.eq	40584c <__fxstatat@plt+0x3cac>  // b.none
  40582c:	cmp	w0, w2
  405830:	mov	w0, #0x0                   	// #0
  405834:	b.eq	40583c <__fxstatat@plt+0x3c9c>  // b.none
  405838:	ret
  40583c:	ldr	x0, [x1, #88]
  405840:	cmp	x0, #0x0
  405844:	cset	w0, ne  // ne = any
  405848:	ret
  40584c:	mov	w0, #0x1                   	// #1
  405850:	ret
  405854:	nop
  405858:	stp	x29, x30, [sp, #-112]!
  40585c:	cmp	w2, #0x24
  405860:	mov	x29, sp
  405864:	stp	x19, x20, [sp, #16]
  405868:	stp	x21, x22, [sp, #32]
  40586c:	stp	x23, x24, [sp, #48]
  405870:	stp	x25, x26, [sp, #64]
  405874:	stp	x27, x28, [sp, #80]
  405878:	b.hi	405d98 <__fxstatat@plt+0x41f8>  // b.pmore
  40587c:	cmp	x1, #0x0
  405880:	mov	x19, x0
  405884:	add	x0, sp, #0x68
  405888:	mov	x21, x3
  40588c:	csel	x25, x0, x1, eq  // eq = none
  405890:	mov	w22, w2
  405894:	mov	x23, x4
  405898:	bl	401b50 <__errno_location@plt>
  40589c:	str	wzr, [x0]
  4058a0:	mov	x20, x0
  4058a4:	bl	401a20 <__ctype_b_loc@plt>
  4058a8:	ldrb	w3, [x19]
  4058ac:	mov	x5, x19
  4058b0:	ldr	x1, [x0]
  4058b4:	b	4058bc <__fxstatat@plt+0x3d1c>
  4058b8:	ldrb	w3, [x5, #1]!
  4058bc:	ubfiz	x4, x3, #1, #8
  4058c0:	ldrh	w4, [x1, x4]
  4058c4:	tbnz	w4, #13, 4058b8 <__fxstatat@plt+0x3d18>
  4058c8:	cmp	w3, #0x2d
  4058cc:	b.eq	405948 <__fxstatat@plt+0x3da8>  // b.none
  4058d0:	mov	w2, w22
  4058d4:	mov	x1, x25
  4058d8:	mov	x0, x19
  4058dc:	bl	4017a0 <strtoul@plt>
  4058e0:	ldr	x28, [x25]
  4058e4:	mov	x26, x0
  4058e8:	cmp	x28, x19
  4058ec:	b.eq	40593c <__fxstatat@plt+0x3d9c>  // b.none
  4058f0:	ldr	w0, [x20]
  4058f4:	cbz	w0, 405934 <__fxstatat@plt+0x3d94>
  4058f8:	cmp	w0, #0x22
  4058fc:	mov	w27, #0x1                   	// #1
  405900:	b.ne	405948 <__fxstatat@plt+0x3da8>  // b.any
  405904:	cbz	x23, 405910 <__fxstatat@plt+0x3d70>
  405908:	ldrb	w24, [x28]
  40590c:	cbnz	w24, 405a18 <__fxstatat@plt+0x3e78>
  405910:	str	x26, [x21]
  405914:	mov	w0, w27
  405918:	ldp	x19, x20, [sp, #16]
  40591c:	ldp	x21, x22, [sp, #32]
  405920:	ldp	x23, x24, [sp, #48]
  405924:	ldp	x25, x26, [sp, #64]
  405928:	ldp	x27, x28, [sp, #80]
  40592c:	ldp	x29, x30, [sp], #112
  405930:	ret
  405934:	mov	w27, #0x0                   	// #0
  405938:	b	405904 <__fxstatat@plt+0x3d64>
  40593c:	cbz	x23, 405948 <__fxstatat@plt+0x3da8>
  405940:	ldrb	w24, [x19]
  405944:	cbnz	w24, 40596c <__fxstatat@plt+0x3dcc>
  405948:	mov	w27, #0x4                   	// #4
  40594c:	mov	w0, w27
  405950:	ldp	x19, x20, [sp, #16]
  405954:	ldp	x21, x22, [sp, #32]
  405958:	ldp	x23, x24, [sp, #48]
  40595c:	ldp	x25, x26, [sp, #64]
  405960:	ldp	x27, x28, [sp, #80]
  405964:	ldp	x29, x30, [sp], #112
  405968:	ret
  40596c:	mov	w1, w24
  405970:	mov	x0, x23
  405974:	mov	w27, #0x0                   	// #0
  405978:	mov	x26, #0x1                   	// #1
  40597c:	bl	401a70 <strchr@plt>
  405980:	cbz	x0, 405948 <__fxstatat@plt+0x3da8>
  405984:	sub	w2, w24, #0x45
  405988:	and	w2, w2, #0xff
  40598c:	cmp	w2, #0x2f
  405990:	b.hi	405a30 <__fxstatat@plt+0x3e90>  // b.pmore
  405994:	mov	x3, #0x8945                	// #35141
  405998:	mov	x19, #0x1                   	// #1
  40599c:	movk	x3, #0x30, lsl #16
  4059a0:	lsl	x2, x19, x2
  4059a4:	movk	x3, #0x8144, lsl #32
  4059a8:	mov	w22, w19
  4059ac:	tst	x2, x3
  4059b0:	mov	x20, #0x400                 	// #1024
  4059b4:	b.ne	405b98 <__fxstatat@plt+0x3ff8>  // b.any
  4059b8:	cmp	w24, #0x5a
  4059bc:	b.eq	405d4c <__fxstatat@plt+0x41ac>  // b.none
  4059c0:	b.hi	405acc <__fxstatat@plt+0x3f2c>  // b.pmore
  4059c4:	cmp	w24, #0x4d
  4059c8:	b.eq	405b74 <__fxstatat@plt+0x3fd4>  // b.none
  4059cc:	b.hi	405a60 <__fxstatat@plt+0x3ec0>  // b.pmore
  4059d0:	cmp	w24, #0x45
  4059d4:	b.eq	405cf4 <__fxstatat@plt+0x4154>  // b.none
  4059d8:	b.ls	405a3c <__fxstatat@plt+0x3e9c>  // b.plast
  4059dc:	cmp	w24, #0x47
  4059e0:	b.eq	405ae8 <__fxstatat@plt+0x3f48>  // b.none
  4059e4:	cmp	w24, #0x4b
  4059e8:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  4059ec:	sxtw	x19, w22
  4059f0:	umulh	x0, x26, x20
  4059f4:	cbnz	x0, 405b8c <__fxstatat@plt+0x3fec>
  4059f8:	mul	x26, x26, x20
  4059fc:	add	x0, x28, x19
  405a00:	str	x0, [x25]
  405a04:	orr	w0, w27, #0x2
  405a08:	ldrb	w1, [x28, x19]
  405a0c:	cmp	w1, #0x0
  405a10:	csel	w27, w0, w27, ne  // ne = any
  405a14:	b	405910 <__fxstatat@plt+0x3d70>
  405a18:	mov	w1, w24
  405a1c:	mov	x0, x23
  405a20:	bl	401a70 <strchr@plt>
  405a24:	cbnz	x0, 405984 <__fxstatat@plt+0x3de4>
  405a28:	orr	w27, w27, #0x2
  405a2c:	b	405910 <__fxstatat@plt+0x3d70>
  405a30:	mov	w22, #0x1                   	// #1
  405a34:	mov	x20, #0x400                 	// #1024
  405a38:	b	4059b8 <__fxstatat@plt+0x3e18>
  405a3c:	sxtw	x19, w22
  405a40:	cmp	w24, #0x42
  405a44:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  405a48:	lsr	x0, x26, #54
  405a4c:	lsl	x26, x26, #10
  405a50:	cmp	x0, #0x0
  405a54:	csinc	w27, w27, wzr, eq  // eq = none
  405a58:	csinv	x26, x26, xzr, eq  // eq = none
  405a5c:	b	4059fc <__fxstatat@plt+0x3e5c>
  405a60:	cmp	w24, #0x54
  405a64:	b.eq	405d24 <__fxstatat@plt+0x4184>  // b.none
  405a68:	sxtw	x19, w22
  405a6c:	cmp	w24, #0x59
  405a70:	b.ne	405a9c <__fxstatat@plt+0x3efc>  // b.any
  405a74:	mov	w0, #0x8                   	// #8
  405a78:	mov	w2, #0x0                   	// #0
  405a7c:	nop
  405a80:	umulh	x1, x26, x20
  405a84:	cbnz	x1, 405de8 <__fxstatat@plt+0x4248>
  405a88:	mul	x26, x26, x20
  405a8c:	subs	w0, w0, #0x1
  405a90:	b.ne	405a80 <__fxstatat@plt+0x3ee0>  // b.any
  405a94:	orr	w27, w27, w2
  405a98:	b	4059fc <__fxstatat@plt+0x3e5c>
  405a9c:	sxtw	x19, w22
  405aa0:	cmp	w24, #0x50
  405aa4:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  405aa8:	mov	w0, #0x5                   	// #5
  405aac:	mov	w2, #0x0                   	// #0
  405ab0:	umulh	x1, x26, x20
  405ab4:	cbnz	x1, 405ddc <__fxstatat@plt+0x423c>
  405ab8:	mul	x26, x26, x20
  405abc:	subs	w0, w0, #0x1
  405ac0:	b.ne	405ab0 <__fxstatat@plt+0x3f10>  // b.any
  405ac4:	orr	w27, w27, w2
  405ac8:	b	4059fc <__fxstatat@plt+0x3e5c>
  405acc:	cmp	w24, #0x6b
  405ad0:	b.eq	4059ec <__fxstatat@plt+0x3e4c>  // b.none
  405ad4:	b.hi	405b40 <__fxstatat@plt+0x3fa0>  // b.pmore
  405ad8:	cmp	w24, #0x63
  405adc:	b.eq	405d1c <__fxstatat@plt+0x417c>  // b.none
  405ae0:	cmp	w24, #0x67
  405ae4:	b.ne	405b1c <__fxstatat@plt+0x3f7c>  // b.any
  405ae8:	sxtw	x19, w22
  405aec:	umulh	x0, x26, x20
  405af0:	cbnz	x0, 405d88 <__fxstatat@plt+0x41e8>
  405af4:	mul	x26, x26, x20
  405af8:	umulh	x0, x26, x20
  405afc:	cbnz	x0, 405d88 <__fxstatat@plt+0x41e8>
  405b00:	mul	x26, x26, x20
  405b04:	umulh	x0, x26, x20
  405b08:	cbnz	x0, 405d88 <__fxstatat@plt+0x41e8>
  405b0c:	mov	w0, #0x0                   	// #0
  405b10:	mul	x26, x26, x20
  405b14:	orr	w27, w27, w0
  405b18:	b	4059fc <__fxstatat@plt+0x3e5c>
  405b1c:	sxtw	x19, w22
  405b20:	cmp	w24, #0x62
  405b24:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  405b28:	lsr	x0, x26, #55
  405b2c:	lsl	x26, x26, #9
  405b30:	cmp	x0, #0x0
  405b34:	csinc	w27, w27, wzr, eq  // eq = none
  405b38:	csinv	x26, x26, xzr, eq  // eq = none
  405b3c:	b	4059fc <__fxstatat@plt+0x3e5c>
  405b40:	cmp	w24, #0x74
  405b44:	b.eq	405d24 <__fxstatat@plt+0x4184>  // b.none
  405b48:	cmp	w24, #0x77
  405b4c:	sxtw	x19, w22
  405b50:	b.ne	405b6c <__fxstatat@plt+0x3fcc>  // b.any
  405b54:	lsr	x0, x26, #63
  405b58:	lsl	x26, x26, #1
  405b5c:	cmp	x0, #0x0
  405b60:	csinc	w27, w27, wzr, eq  // eq = none
  405b64:	csinv	x26, x26, xzr, eq  // eq = none
  405b68:	b	4059fc <__fxstatat@plt+0x3e5c>
  405b6c:	cmp	w24, #0x6d
  405b70:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  405b74:	sxtw	x19, w22
  405b78:	umulh	x0, x26, x20
  405b7c:	cbnz	x0, 405b8c <__fxstatat@plt+0x3fec>
  405b80:	mul	x26, x26, x20
  405b84:	umulh	x0, x26, x20
  405b88:	cbz	x0, 4059f8 <__fxstatat@plt+0x3e58>
  405b8c:	mov	w27, #0x1                   	// #1
  405b90:	mov	x26, #0xffffffffffffffff    	// #-1
  405b94:	b	4059fc <__fxstatat@plt+0x3e5c>
  405b98:	mov	x0, x23
  405b9c:	mov	w1, #0x30                  	// #48
  405ba0:	bl	401a70 <strchr@plt>
  405ba4:	cbz	x0, 4059b8 <__fxstatat@plt+0x3e18>
  405ba8:	ldrb	w0, [x28, #1]
  405bac:	cmp	w0, #0x44
  405bb0:	b.eq	405c44 <__fxstatat@plt+0x40a4>  // b.none
  405bb4:	cmp	w0, #0x69
  405bb8:	b.eq	405c04 <__fxstatat@plt+0x4064>  // b.none
  405bbc:	cmp	w0, #0x42
  405bc0:	b.eq	405c44 <__fxstatat@plt+0x40a4>  // b.none
  405bc4:	cmp	w24, #0x5a
  405bc8:	b.eq	405c18 <__fxstatat@plt+0x4078>  // b.none
  405bcc:	b.hi	405c6c <__fxstatat@plt+0x40cc>  // b.pmore
  405bd0:	cmp	w24, #0x4d
  405bd4:	b.eq	405c64 <__fxstatat@plt+0x40c4>  // b.none
  405bd8:	b.hi	405c98 <__fxstatat@plt+0x40f8>  // b.pmore
  405bdc:	cmp	w24, #0x45
  405be0:	b.eq	405d74 <__fxstatat@plt+0x41d4>  // b.none
  405be4:	b.ls	405cb4 <__fxstatat@plt+0x4114>  // b.plast
  405be8:	cmp	w24, #0x47
  405bec:	b.eq	405d54 <__fxstatat@plt+0x41b4>  // b.none
  405bf0:	cmp	w24, #0x4b
  405bf4:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  405bf8:	mov	x19, #0x1                   	// #1
  405bfc:	mov	x20, #0x400                 	// #1024
  405c00:	b	4059f0 <__fxstatat@plt+0x3e50>
  405c04:	ldrb	w1, [x28, #2]
  405c08:	mov	w0, #0x3                   	// #3
  405c0c:	cmp	w1, #0x42
  405c10:	csel	w22, w19, w0, ne  // ne = any
  405c14:	b	4059b8 <__fxstatat@plt+0x3e18>
  405c18:	mov	x20, #0x400                 	// #1024
  405c1c:	mov	w0, #0x7                   	// #7
  405c20:	mov	w2, #0x0                   	// #0
  405c24:	nop
  405c28:	umulh	x1, x26, x20
  405c2c:	cbnz	x1, 405dc4 <__fxstatat@plt+0x4224>
  405c30:	mul	x26, x26, x20
  405c34:	subs	w0, w0, #0x1
  405c38:	b.ne	405c28 <__fxstatat@plt+0x4088>  // b.any
  405c3c:	orr	w27, w27, w2
  405c40:	b	4059fc <__fxstatat@plt+0x3e5c>
  405c44:	mov	w22, #0x2                   	// #2
  405c48:	mov	x20, #0x3e8                 	// #1000
  405c4c:	b	4059b8 <__fxstatat@plt+0x3e18>
  405c50:	cmp	w24, #0x6b
  405c54:	b.eq	405bf8 <__fxstatat@plt+0x4058>  // b.none
  405c58:	cmp	w24, #0x6d
  405c5c:	mov	x19, #0x1                   	// #1
  405c60:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  405c64:	mov	x20, #0x400                 	// #1024
  405c68:	b	405b78 <__fxstatat@plt+0x3fd8>
  405c6c:	cmp	w24, #0x67
  405c70:	b.eq	405d80 <__fxstatat@plt+0x41e0>  // b.none
  405c74:	b.ls	405cc8 <__fxstatat@plt+0x4128>  // b.plast
  405c78:	cmp	w24, #0x74
  405c7c:	b.eq	405d68 <__fxstatat@plt+0x41c8>  // b.none
  405c80:	b.ls	405c50 <__fxstatat@plt+0x40b0>  // b.plast
  405c84:	cmp	w24, #0x77
  405c88:	mov	x19, #0x1                   	// #1
  405c8c:	b.eq	405b54 <__fxstatat@plt+0x3fb4>  // b.none
  405c90:	orr	w27, w27, #0x2
  405c94:	b	405910 <__fxstatat@plt+0x3d70>
  405c98:	cmp	w24, #0x54
  405c9c:	b.eq	405d68 <__fxstatat@plt+0x41c8>  // b.none
  405ca0:	cmp	w24, #0x59
  405ca4:	b.ne	405ce0 <__fxstatat@plt+0x4140>  // b.any
  405ca8:	mov	x19, #0x1                   	// #1
  405cac:	mov	x20, #0x400                 	// #1024
  405cb0:	b	405a74 <__fxstatat@plt+0x3ed4>
  405cb4:	cmp	w24, #0x42
  405cb8:	mov	x19, #0x1                   	// #1
  405cbc:	b.eq	405a48 <__fxstatat@plt+0x3ea8>  // b.none
  405cc0:	orr	w27, w27, #0x2
  405cc4:	b	405910 <__fxstatat@plt+0x3d70>
  405cc8:	cmp	w24, #0x62
  405ccc:	b.eq	405d60 <__fxstatat@plt+0x41c0>  // b.none
  405cd0:	cmp	w24, #0x63
  405cd4:	mov	x19, #0x1                   	// #1
  405cd8:	b.eq	4059fc <__fxstatat@plt+0x3e5c>  // b.none
  405cdc:	b	405a28 <__fxstatat@plt+0x3e88>
  405ce0:	cmp	w24, #0x50
  405ce4:	b.ne	405a28 <__fxstatat@plt+0x3e88>  // b.any
  405ce8:	mov	x19, #0x1                   	// #1
  405cec:	mov	x20, #0x400                 	// #1024
  405cf0:	b	405aa8 <__fxstatat@plt+0x3f08>
  405cf4:	sxtw	x19, w22
  405cf8:	mov	w0, #0x6                   	// #6
  405cfc:	mov	w2, #0x0                   	// #0
  405d00:	umulh	x1, x26, x20
  405d04:	cbnz	x1, 405db8 <__fxstatat@plt+0x4218>
  405d08:	mul	x26, x26, x20
  405d0c:	subs	w0, w0, #0x1
  405d10:	b.ne	405d00 <__fxstatat@plt+0x4160>  // b.any
  405d14:	orr	w27, w27, w2
  405d18:	b	4059fc <__fxstatat@plt+0x3e5c>
  405d1c:	sxtw	x19, w22
  405d20:	b	4059fc <__fxstatat@plt+0x3e5c>
  405d24:	sxtw	x19, w22
  405d28:	mov	w0, #0x4                   	// #4
  405d2c:	mov	w2, #0x0                   	// #0
  405d30:	umulh	x1, x26, x20
  405d34:	cbnz	x1, 405dd0 <__fxstatat@plt+0x4230>
  405d38:	mul	x26, x26, x20
  405d3c:	subs	w0, w0, #0x1
  405d40:	b.ne	405d30 <__fxstatat@plt+0x4190>  // b.any
  405d44:	orr	w27, w27, w2
  405d48:	b	4059fc <__fxstatat@plt+0x3e5c>
  405d4c:	sxtw	x19, w22
  405d50:	b	405c1c <__fxstatat@plt+0x407c>
  405d54:	mov	x19, #0x1                   	// #1
  405d58:	mov	x20, #0x400                 	// #1024
  405d5c:	b	405aec <__fxstatat@plt+0x3f4c>
  405d60:	mov	x19, #0x1                   	// #1
  405d64:	b	405b28 <__fxstatat@plt+0x3f88>
  405d68:	mov	x19, #0x1                   	// #1
  405d6c:	mov	x20, #0x400                 	// #1024
  405d70:	b	405d28 <__fxstatat@plt+0x4188>
  405d74:	mov	x19, #0x1                   	// #1
  405d78:	mov	x20, #0x400                 	// #1024
  405d7c:	b	405cf8 <__fxstatat@plt+0x4158>
  405d80:	mov	x20, #0x400                 	// #1024
  405d84:	b	405aec <__fxstatat@plt+0x3f4c>
  405d88:	mov	w0, #0x1                   	// #1
  405d8c:	mov	x26, #0xffffffffffffffff    	// #-1
  405d90:	orr	w27, w27, w0
  405d94:	b	4059fc <__fxstatat@plt+0x3e5c>
  405d98:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  405d9c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405da0:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  405da4:	add	x3, x3, #0x1f0
  405da8:	add	x1, x1, #0x1b8
  405dac:	add	x0, x0, #0x1c8
  405db0:	mov	w2, #0x54                  	// #84
  405db4:	bl	401b40 <__assert_fail@plt>
  405db8:	mov	w2, #0x1                   	// #1
  405dbc:	mov	x26, #0xffffffffffffffff    	// #-1
  405dc0:	b	405d0c <__fxstatat@plt+0x416c>
  405dc4:	mov	w2, #0x1                   	// #1
  405dc8:	mov	x26, #0xffffffffffffffff    	// #-1
  405dcc:	b	405c34 <__fxstatat@plt+0x4094>
  405dd0:	mov	w2, #0x1                   	// #1
  405dd4:	mov	x26, #0xffffffffffffffff    	// #-1
  405dd8:	b	405d3c <__fxstatat@plt+0x419c>
  405ddc:	mov	w2, #0x1                   	// #1
  405de0:	mov	x26, #0xffffffffffffffff    	// #-1
  405de4:	b	405abc <__fxstatat@plt+0x3f1c>
  405de8:	mov	w2, #0x1                   	// #1
  405dec:	mov	x26, #0xffffffffffffffff    	// #-1
  405df0:	b	405a8c <__fxstatat@plt+0x3eec>
  405df4:	nop
  405df8:	ldr	x3, [x0, #8]
  405dfc:	ldr	x2, [x1, #8]
  405e00:	cmp	x3, x2
  405e04:	b.eq	405e10 <__fxstatat@plt+0x4270>  // b.none
  405e08:	mov	w0, #0x0                   	// #0
  405e0c:	ret
  405e10:	ldr	x2, [x0]
  405e14:	ldr	x0, [x1]
  405e18:	cmp	x2, x0
  405e1c:	cset	w0, eq  // eq = none
  405e20:	ret
  405e24:	nop
  405e28:	ldr	x0, [x0, #8]
  405e2c:	udiv	x2, x0, x1
  405e30:	msub	x0, x2, x1, x0
  405e34:	ret
  405e38:	ldr	x0, [x0]
  405e3c:	udiv	x2, x0, x1
  405e40:	msub	x0, x2, x1, x0
  405e44:	ret
  405e48:	ldr	x2, [x0]
  405e4c:	ldr	x0, [x1]
  405e50:	cmp	x2, x0
  405e54:	cset	w0, eq  // eq = none
  405e58:	ret
  405e5c:	nop
  405e60:	ldr	x2, [x0]
  405e64:	mov	w3, #0xffffffff            	// #-1
  405e68:	ldr	x0, [x1]
  405e6c:	ldr	x2, [x2, #128]
  405e70:	ldr	x1, [x0, #128]
  405e74:	cmp	x2, x1
  405e78:	cset	w0, hi  // hi = pmore
  405e7c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  405e80:	ret
  405e84:	nop
  405e88:	stp	x29, x30, [sp, #-48]!
  405e8c:	mov	x29, sp
  405e90:	stp	x19, x20, [sp, #16]
  405e94:	mov	x19, x1
  405e98:	mov	x20, x2
  405e9c:	stp	x21, x22, [sp, #32]
  405ea0:	mov	x21, x0
  405ea4:	ldr	x1, [x0, #56]
  405ea8:	ldr	x0, [x0, #16]
  405eac:	cmp	x1, x2
  405eb0:	ldr	x22, [x21, #64]
  405eb4:	b.cs	405edc <__fxstatat@plt+0x433c>  // b.hs, b.nlast
  405eb8:	add	x1, x2, #0x28
  405ebc:	str	x1, [x21, #56]
  405ec0:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405ec4:	cmp	x1, x2
  405ec8:	b.hi	405f5c <__fxstatat@plt+0x43bc>  // b.pmore
  405ecc:	lsl	x1, x1, #3
  405ed0:	bl	401930 <realloc@plt>
  405ed4:	cbz	x0, 405f58 <__fxstatat@plt+0x43b8>
  405ed8:	str	x0, [x21, #16]
  405edc:	mov	x1, x0
  405ee0:	cbz	x19, 405ef4 <__fxstatat@plt+0x4354>
  405ee4:	nop
  405ee8:	str	x19, [x1], #8
  405eec:	ldr	x19, [x19, #16]
  405ef0:	cbnz	x19, 405ee8 <__fxstatat@plt+0x4348>
  405ef4:	mov	x3, x22
  405ef8:	mov	x1, x20
  405efc:	mov	x2, #0x8                   	// #8
  405f00:	bl	401810 <qsort@plt>
  405f04:	ldr	x2, [x21, #16]
  405f08:	subs	x6, x20, #0x1
  405f0c:	mov	x1, #0x0                   	// #0
  405f10:	mov	x5, x2
  405f14:	ldr	x0, [x5], #8
  405f18:	mov	x3, x0
  405f1c:	b.ne	405f28 <__fxstatat@plt+0x4388>  // b.any
  405f20:	b	405f7c <__fxstatat@plt+0x43dc>
  405f24:	ldr	x3, [x2, x1, lsl #3]
  405f28:	ldr	x4, [x5, x1, lsl #3]
  405f2c:	str	x4, [x3, #16]
  405f30:	add	x1, x1, #0x1
  405f34:	cmp	x1, x6
  405f38:	b.ne	405f24 <__fxstatat@plt+0x4384>  // b.any
  405f3c:	add	x20, x2, x20, lsl #3
  405f40:	ldur	x1, [x20, #-8]
  405f44:	str	xzr, [x1, #16]
  405f48:	ldp	x19, x20, [sp, #16]
  405f4c:	ldp	x21, x22, [sp, #32]
  405f50:	ldp	x29, x30, [sp], #48
  405f54:	ret
  405f58:	ldr	x0, [x21, #16]
  405f5c:	bl	401a40 <free@plt>
  405f60:	str	xzr, [x21, #16]
  405f64:	mov	x0, x19
  405f68:	str	xzr, [x21, #56]
  405f6c:	ldp	x19, x20, [sp, #16]
  405f70:	ldp	x21, x22, [sp, #32]
  405f74:	ldp	x29, x30, [sp], #48
  405f78:	ret
  405f7c:	mov	x1, x0
  405f80:	b	405f44 <__fxstatat@plt+0x43a4>
  405f84:	nop
  405f88:	stp	x29, x30, [sp, #-48]!
  405f8c:	mov	x29, sp
  405f90:	stp	x19, x20, [sp, #16]
  405f94:	mov	x20, x2
  405f98:	add	x2, x2, #0x100
  405f9c:	stp	x21, x22, [sp, #32]
  405fa0:	mov	x21, x0
  405fa4:	mov	x22, x1
  405fa8:	and	x0, x2, #0xfffffffffffffff8
  405fac:	bl	401890 <malloc@plt>
  405fb0:	mov	x19, x0
  405fb4:	cbz	x0, 405ff4 <__fxstatat@plt+0x4454>
  405fb8:	mov	x1, x22
  405fbc:	mov	x2, x20
  405fc0:	add	x0, x0, #0xf8
  405fc4:	bl	401770 <memcpy@plt>
  405fc8:	add	x2, x19, x20
  405fcc:	mov	w0, #0x30000               	// #196608
  405fd0:	ldr	x1, [x21, #32]
  405fd4:	strb	wzr, [x2, #248]
  405fd8:	stp	xzr, xzr, [x19, #24]
  405fdc:	str	xzr, [x19, #40]
  405fe0:	str	x1, [x19, #56]
  405fe4:	str	wzr, [x19, #64]
  405fe8:	str	x21, [x19, #80]
  405fec:	str	x20, [x19, #96]
  405ff0:	stur	w0, [x19, #110]
  405ff4:	mov	x0, x19
  405ff8:	ldp	x19, x20, [sp, #16]
  405ffc:	ldp	x21, x22, [sp, #32]
  406000:	ldp	x29, x30, [sp], #48
  406004:	ret
  406008:	cbz	x0, 40604c <__fxstatat@plt+0x44ac>
  40600c:	stp	x29, x30, [sp, #-32]!
  406010:	mov	x29, sp
  406014:	stp	x19, x20, [sp, #16]
  406018:	mov	x19, x0
  40601c:	nop
  406020:	mov	x20, x19
  406024:	ldr	x19, [x19, #16]
  406028:	ldr	x0, [x20, #24]
  40602c:	cbz	x0, 406034 <__fxstatat@plt+0x4494>
  406030:	bl	401940 <closedir@plt>
  406034:	mov	x0, x20
  406038:	bl	401a40 <free@plt>
  40603c:	cbnz	x19, 406020 <__fxstatat@plt+0x4480>
  406040:	ldp	x19, x20, [sp, #16]
  406044:	ldp	x29, x30, [sp], #32
  406048:	ret
  40604c:	ret
  406050:	stp	x29, x30, [sp, #-32]!
  406054:	mov	x29, sp
  406058:	str	x19, [sp, #16]
  40605c:	mov	x19, x0
  406060:	b	40606c <__fxstatat@plt+0x44cc>
  406064:	bl	409310 <__fxstatat@plt+0x7770>
  406068:	tbz	w0, #31, 406090 <__fxstatat@plt+0x44f0>
  40606c:	mov	x0, x19
  406070:	bl	4092c0 <__fxstatat@plt+0x7720>
  406074:	mov	w1, w0
  406078:	mov	x0, x19
  40607c:	tst	w1, #0xff
  406080:	b.eq	406064 <__fxstatat@plt+0x44c4>  // b.none
  406084:	ldr	x19, [sp, #16]
  406088:	ldp	x29, x30, [sp], #32
  40608c:	ret
  406090:	bl	401960 <close@plt>
  406094:	b	40606c <__fxstatat@plt+0x44cc>
  406098:	stp	x29, x30, [sp, #-176]!
  40609c:	mov	x29, sp
  4060a0:	stp	x21, x22, [sp, #32]
  4060a4:	ldr	x22, [x0, #80]
  4060a8:	stp	x19, x20, [sp, #16]
  4060ac:	mov	x19, x0
  4060b0:	ldr	w0, [x22, #72]
  4060b4:	tbz	w0, #9, 406138 <__fxstatat@plt+0x4598>
  4060b8:	ldr	x21, [x22, #80]
  4060bc:	mov	w20, w1
  4060c0:	cbz	x21, 4060f4 <__fxstatat@plt+0x4554>
  4060c4:	ldr	x2, [x19, #120]
  4060c8:	add	x1, sp, #0x38
  4060cc:	mov	x0, x21
  4060d0:	str	x2, [sp, #56]
  4060d4:	bl	408968 <__fxstatat@plt+0x6dc8>
  4060d8:	cbz	x0, 406124 <__fxstatat@plt+0x4584>
  4060dc:	ldr	x20, [x0, #8]
  4060e0:	ldp	x21, x22, [sp, #32]
  4060e4:	mov	x0, x20
  4060e8:	ldp	x19, x20, [sp, #16]
  4060ec:	ldp	x29, x30, [sp], #176
  4060f0:	ret
  4060f4:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  4060f8:	adrp	x3, 405000 <__fxstatat@plt+0x3460>
  4060fc:	add	x4, x4, #0xa40
  406100:	add	x3, x3, #0xe48
  406104:	adrp	x2, 405000 <__fxstatat@plt+0x3460>
  406108:	mov	x1, #0x0                   	// #0
  40610c:	add	x2, x2, #0xe38
  406110:	mov	x0, #0xd                   	// #13
  406114:	bl	408c00 <__fxstatat@plt+0x7060>
  406118:	str	x0, [x22, #80]
  40611c:	mov	x21, x0
  406120:	cbnz	x0, 4060c4 <__fxstatat@plt+0x4524>
  406124:	tbnz	w20, #31, 406138 <__fxstatat@plt+0x4598>
  406128:	mov	w0, w20
  40612c:	add	x1, sp, #0x38
  406130:	bl	4018f0 <fstatfs@plt>
  406134:	cbz	w0, 406150 <__fxstatat@plt+0x45b0>
  406138:	mov	x20, #0x0                   	// #0
  40613c:	mov	x0, x20
  406140:	ldp	x19, x20, [sp, #16]
  406144:	ldp	x21, x22, [sp, #32]
  406148:	ldp	x29, x30, [sp], #176
  40614c:	ret
  406150:	ldr	x20, [sp, #56]
  406154:	cbz	x21, 40613c <__fxstatat@plt+0x459c>
  406158:	mov	x0, #0x10                  	// #16
  40615c:	bl	401890 <malloc@plt>
  406160:	mov	x22, x0
  406164:	cbz	x0, 40613c <__fxstatat@plt+0x459c>
  406168:	ldr	x2, [x19, #120]
  40616c:	stp	x2, x20, [x22]
  406170:	mov	x0, x21
  406174:	mov	x1, x22
  406178:	bl	409158 <__fxstatat@plt+0x75b8>
  40617c:	cbz	x0, 406190 <__fxstatat@plt+0x45f0>
  406180:	cmp	x22, x0
  406184:	b.ne	4061a0 <__fxstatat@plt+0x4600>  // b.any
  406188:	ldr	x20, [sp, #56]
  40618c:	b	40613c <__fxstatat@plt+0x459c>
  406190:	mov	x0, x22
  406194:	bl	401a40 <free@plt>
  406198:	ldr	x20, [sp, #56]
  40619c:	b	40613c <__fxstatat@plt+0x459c>
  4061a0:	bl	4019a0 <abort@plt>
  4061a4:	nop
  4061a8:	stp	x29, x30, [sp, #-16]!
  4061ac:	mov	x29, sp
  4061b0:	bl	406098 <__fxstatat@plt+0x44f8>
  4061b4:	mov	x1, x0
  4061b8:	mov	x0, #0x4973                	// #18803
  4061bc:	movk	x0, #0x5265, lsl #16
  4061c0:	cmp	x1, x0
  4061c4:	b.eq	406240 <__fxstatat@plt+0x46a0>  // b.none
  4061c8:	b.le	40620c <__fxstatat@plt+0x466c>
  4061cc:	mov	x2, #0x5342                	// #21314
  4061d0:	mov	w0, #0x2                   	// #2
  4061d4:	movk	x2, #0x5846, lsl #16
  4061d8:	cmp	x1, x2
  4061dc:	b.eq	406204 <__fxstatat@plt+0x4664>  // b.none
  4061e0:	mov	x2, #0x4d42                	// #19778
  4061e4:	mov	w0, #0x0                   	// #0
  4061e8:	movk	x2, #0xff53, lsl #16
  4061ec:	cmp	x1, x2
  4061f0:	b.eq	406204 <__fxstatat@plt+0x4664>  // b.none
  4061f4:	mov	x0, #0x414f                	// #16719
  4061f8:	movk	x0, #0x5346, lsl #16
  4061fc:	cmp	x1, x0
  406200:	cset	w0, ne  // ne = any
  406204:	ldp	x29, x30, [sp], #16
  406208:	ret
  40620c:	mov	x0, #0x6969                	// #26985
  406210:	cmp	x1, x0
  406214:	b.eq	406238 <__fxstatat@plt+0x4698>  // b.none
  406218:	mov	x2, #0x9fa0                	// #40864
  40621c:	mov	w0, #0x0                   	// #0
  406220:	cmp	x1, x2
  406224:	b.eq	406204 <__fxstatat@plt+0x4664>  // b.none
  406228:	cmp	x1, #0x0
  40622c:	cset	w0, ne  // ne = any
  406230:	ldp	x29, x30, [sp], #16
  406234:	ret
  406238:	mov	w0, #0x0                   	// #0
  40623c:	b	406204 <__fxstatat@plt+0x4664>
  406240:	mov	w0, #0x2                   	// #2
  406244:	b	406204 <__fxstatat@plt+0x4664>
  406248:	stp	x29, x30, [sp, #-32]!
  40624c:	mov	x29, sp
  406250:	stp	x19, x20, [sp, #16]
  406254:	mov	x19, x0
  406258:	mov	w20, w1
  40625c:	mov	w0, #0xffffff9c            	// #-100
  406260:	ldr	w1, [x19, #44]
  406264:	cmp	w1, w20
  406268:	ccmp	w1, w0, #0x4, eq  // eq = none
  40626c:	b.ne	4062c4 <__fxstatat@plt+0x4724>  // b.any
  406270:	and	w2, w2, #0xff
  406274:	cbnz	w2, 406298 <__fxstatat@plt+0x46f8>
  406278:	ldr	w0, [x19, #72]
  40627c:	tst	x0, #0x4
  406280:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  406284:	b.ge	4062b8 <__fxstatat@plt+0x4718>  // b.tcont
  406288:	str	w20, [x19, #44]
  40628c:	ldp	x19, x20, [sp, #16]
  406290:	ldp	x29, x30, [sp], #32
  406294:	ret
  406298:	add	x0, x19, #0x60
  40629c:	bl	4092c8 <__fxstatat@plt+0x7728>
  4062a0:	tbnz	w0, #31, 406288 <__fxstatat@plt+0x46e8>
  4062a4:	bl	401960 <close@plt>
  4062a8:	str	w20, [x19, #44]
  4062ac:	ldp	x19, x20, [sp, #16]
  4062b0:	ldp	x29, x30, [sp], #32
  4062b4:	ret
  4062b8:	mov	w0, w1
  4062bc:	bl	401960 <close@plt>
  4062c0:	b	4062a8 <__fxstatat@plt+0x4708>
  4062c4:	bl	4019a0 <abort@plt>
  4062c8:	stp	x29, x30, [sp, #-32]!
  4062cc:	mov	x29, sp
  4062d0:	ldr	w1, [x0, #72]
  4062d4:	stp	x19, x20, [sp, #16]
  4062d8:	mov	x19, x0
  4062dc:	mov	w20, #0x0                   	// #0
  4062e0:	tbnz	w1, #2, 4062f8 <__fxstatat@plt+0x4758>
  4062e4:	tbz	w1, #9, 406310 <__fxstatat@plt+0x4770>
  4062e8:	and	w20, w1, #0x4
  4062ec:	mov	w2, #0x1                   	// #1
  4062f0:	mov	w1, #0xffffff9c            	// #-100
  4062f4:	bl	406248 <__fxstatat@plt+0x46a8>
  4062f8:	add	x0, x19, #0x60
  4062fc:	bl	406050 <__fxstatat@plt+0x44b0>
  406300:	mov	w0, w20
  406304:	ldp	x19, x20, [sp, #16]
  406308:	ldp	x29, x30, [sp], #32
  40630c:	ret
  406310:	ldr	w0, [x0, #40]
  406314:	bl	4017e0 <fchdir@plt>
  406318:	cmp	w0, #0x0
  40631c:	cset	w20, ne  // ne = any
  406320:	add	x0, x19, #0x60
  406324:	bl	406050 <__fxstatat@plt+0x44b0>
  406328:	mov	w0, w20
  40632c:	ldp	x19, x20, [sp, #16]
  406330:	ldp	x29, x30, [sp], #32
  406334:	ret
  406338:	stp	x29, x30, [sp, #-48]!
  40633c:	and	w3, w3, #0xff
  406340:	mov	x29, sp
  406344:	ldr	x5, [x2, #88]
  406348:	stp	x19, x20, [sp, #16]
  40634c:	ldr	w4, [x1]
  406350:	str	x21, [sp, #32]
  406354:	mov	x19, x2
  406358:	mov	x21, x1
  40635c:	add	x20, x2, #0x78
  406360:	ldr	x1, [x2, #48]
  406364:	cbnz	x5, 4063bc <__fxstatat@plt+0x481c>
  406368:	tbz	w4, #0, 4063bc <__fxstatat@plt+0x481c>
  40636c:	mov	x2, x20
  406370:	mov	w0, #0x0                   	// #0
  406374:	bl	401b60 <__xstat@plt>
  406378:	cbz	w0, 4063e4 <__fxstatat@plt+0x4844>
  40637c:	bl	401b50 <__errno_location@plt>
  406380:	mov	x21, x0
  406384:	ldr	w0, [x0]
  406388:	cmp	w0, #0x2
  40638c:	b.ne	406424 <__fxstatat@plt+0x4884>  // b.any
  406390:	ldr	x1, [x19, #48]
  406394:	mov	x2, x20
  406398:	mov	w0, #0x0                   	// #0
  40639c:	bl	401ad0 <__lxstat@plt>
  4063a0:	cbnz	w0, 4064c8 <__fxstatat@plt+0x4928>
  4063a4:	str	wzr, [x21]
  4063a8:	mov	w0, #0xd                   	// #13
  4063ac:	ldp	x19, x20, [sp, #16]
  4063b0:	ldr	x21, [sp, #32]
  4063b4:	ldp	x29, x30, [sp], #48
  4063b8:	ret
  4063bc:	tst	x4, #0x2
  4063c0:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  4063c4:	b.ne	40636c <__fxstatat@plt+0x47cc>  // b.any
  4063c8:	mov	x2, x1
  4063cc:	mov	x3, x20
  4063d0:	mov	w1, w0
  4063d4:	mov	w4, #0x100                 	// #256
  4063d8:	mov	w0, #0x0                   	// #0
  4063dc:	bl	401ba0 <__fxstatat@plt>
  4063e0:	cbnz	w0, 40641c <__fxstatat@plt+0x487c>
  4063e4:	ldr	w0, [x20, #16]
  4063e8:	and	w0, w0, #0xf000
  4063ec:	cmp	w0, #0x4, lsl #12
  4063f0:	b.eq	40645c <__fxstatat@plt+0x48bc>  // b.none
  4063f4:	cmp	w0, #0xa, lsl #12
  4063f8:	b.eq	4064d8 <__fxstatat@plt+0x4938>  // b.none
  4063fc:	cmp	w0, #0x8, lsl #12
  406400:	mov	w1, #0x8                   	// #8
  406404:	mov	w0, #0x3                   	// #3
  406408:	csel	w0, w0, w1, ne  // ne = any
  40640c:	ldp	x19, x20, [sp, #16]
  406410:	ldr	x21, [sp, #32]
  406414:	ldp	x29, x30, [sp], #48
  406418:	ret
  40641c:	bl	401b50 <__errno_location@plt>
  406420:	ldr	w0, [x0]
  406424:	str	w0, [x19, #64]
  406428:	mov	w0, #0xa                   	// #10
  40642c:	stp	xzr, xzr, [x19, #120]
  406430:	stp	xzr, xzr, [x20, #16]
  406434:	stp	xzr, xzr, [x20, #32]
  406438:	stp	xzr, xzr, [x20, #48]
  40643c:	stp	xzr, xzr, [x20, #64]
  406440:	stp	xzr, xzr, [x20, #80]
  406444:	stp	xzr, xzr, [x20, #96]
  406448:	stp	xzr, xzr, [x20, #112]
  40644c:	ldp	x19, x20, [sp, #16]
  406450:	ldr	x21, [sp, #32]
  406454:	ldp	x29, x30, [sp], #48
  406458:	ret
  40645c:	ldr	w1, [x20, #20]
  406460:	cmp	w1, #0x1
  406464:	b.ls	4064d0 <__fxstatat@plt+0x4930>  // b.plast
  406468:	ldr	x0, [x19, #88]
  40646c:	cmp	x0, #0x0
  406470:	b.le	4064d0 <__fxstatat@plt+0x4930>
  406474:	ldr	w2, [x21]
  406478:	sub	w0, w1, #0x2
  40647c:	tst	x2, #0x20
  406480:	csel	w1, w0, w1, eq  // eq = none
  406484:	ldrb	w2, [x19, #248]
  406488:	mov	w0, #0x1                   	// #1
  40648c:	str	w1, [x19, #104]
  406490:	cmp	w2, #0x2e
  406494:	b.ne	40640c <__fxstatat@plt+0x486c>  // b.any
  406498:	ldrb	w1, [x19, #249]
  40649c:	cbz	w1, 4064b4 <__fxstatat@plt+0x4914>
  4064a0:	ldr	w1, [x19, #248]
  4064a4:	mov	w2, #0x2e00                	// #11776
  4064a8:	and	w1, w1, #0xffff00
  4064ac:	cmp	w1, w2
  4064b0:	b.ne	40640c <__fxstatat@plt+0x486c>  // b.any
  4064b4:	ldr	x1, [x19, #88]
  4064b8:	mov	w0, #0x5                   	// #5
  4064bc:	cmp	x1, #0x0
  4064c0:	csinc	w0, w0, wzr, ne  // ne = any
  4064c4:	b	40640c <__fxstatat@plt+0x486c>
  4064c8:	ldr	w0, [x21]
  4064cc:	b	406424 <__fxstatat@plt+0x4884>
  4064d0:	mov	w1, #0xffffffff            	// #-1
  4064d4:	b	406484 <__fxstatat@plt+0x48e4>
  4064d8:	mov	w0, #0xc                   	// #12
  4064dc:	b	40640c <__fxstatat@plt+0x486c>
  4064e0:	stp	x29, x30, [sp, #-32]!
  4064e4:	mov	x4, x1
  4064e8:	mov	x29, sp
  4064ec:	ldr	x5, [x1]
  4064f0:	str	x19, [sp, #16]
  4064f4:	mov	x19, x0
  4064f8:	add	x3, x5, #0x100
  4064fc:	add	x1, x3, x2
  406500:	cmp	x5, x1
  406504:	ldr	x0, [x0]
  406508:	b.hi	406530 <__fxstatat@plt+0x4990>  // b.pmore
  40650c:	str	x1, [x4]
  406510:	bl	401930 <realloc@plt>
  406514:	mov	x1, x0
  406518:	cbz	x0, 406558 <__fxstatat@plt+0x49b8>
  40651c:	mov	w0, #0x1                   	// #1
  406520:	str	x1, [x19]
  406524:	ldr	x19, [sp, #16]
  406528:	ldp	x29, x30, [sp], #32
  40652c:	ret
  406530:	bl	401a40 <free@plt>
  406534:	str	xzr, [x19]
  406538:	bl	401b50 <__errno_location@plt>
  40653c:	mov	x1, x0
  406540:	mov	w2, #0x24                  	// #36
  406544:	mov	w0, #0x0                   	// #0
  406548:	ldr	x19, [sp, #16]
  40654c:	str	w2, [x1]
  406550:	ldp	x29, x30, [sp], #32
  406554:	ret
  406558:	ldr	x0, [x19]
  40655c:	bl	401a40 <free@plt>
  406560:	str	xzr, [x19]
  406564:	mov	w0, #0x0                   	// #0
  406568:	b	406524 <__fxstatat@plt+0x4984>
  40656c:	nop
  406570:	stp	x29, x30, [sp, #-32]!
  406574:	mov	x29, sp
  406578:	str	x19, [sp, #16]
  40657c:	mov	x19, x1
  406580:	mov	w1, #0x102                 	// #258
  406584:	tst	w0, w1
  406588:	b.eq	4065c8 <__fxstatat@plt+0x4a28>  // b.none
  40658c:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  406590:	adrp	x3, 405000 <__fxstatat@plt+0x3460>
  406594:	add	x4, x4, #0xa40
  406598:	add	x3, x3, #0xdf8
  40659c:	adrp	x2, 405000 <__fxstatat@plt+0x3460>
  4065a0:	mov	x1, #0x0                   	// #0
  4065a4:	add	x2, x2, #0xe28
  4065a8:	mov	x0, #0x1f                  	// #31
  4065ac:	bl	408c00 <__fxstatat@plt+0x7060>
  4065b0:	cmp	x0, #0x0
  4065b4:	str	x0, [x19]
  4065b8:	cset	w0, ne  // ne = any
  4065bc:	ldr	x19, [sp, #16]
  4065c0:	ldp	x29, x30, [sp], #32
  4065c4:	ret
  4065c8:	mov	x0, #0x20                  	// #32
  4065cc:	bl	401890 <malloc@plt>
  4065d0:	str	x0, [x19]
  4065d4:	cbz	x0, 4065ec <__fxstatat@plt+0x4a4c>
  4065d8:	bl	4081b0 <__fxstatat@plt+0x6610>
  4065dc:	mov	w0, #0x1                   	// #1
  4065e0:	ldr	x19, [sp, #16]
  4065e4:	ldp	x29, x30, [sp], #32
  4065e8:	ret
  4065ec:	mov	w0, #0x0                   	// #0
  4065f0:	b	4065bc <__fxstatat@plt+0x4a1c>
  4065f4:	nop
  4065f8:	lsl	w3, w1, #11
  4065fc:	mov	x4, x2
  406600:	and	w3, w3, #0x8000
  406604:	mov	w2, #0x4900                	// #18688
  406608:	movk	w2, #0x8, lsl #16
  40660c:	orr	w2, w3, w2
  406610:	tbz	w1, #9, 40661c <__fxstatat@plt+0x4a7c>
  406614:	mov	x1, x4
  406618:	b	4093a0 <__fxstatat@plt+0x7800>
  40661c:	mov	w1, w2
  406620:	mov	x0, x4
  406624:	b	408278 <__fxstatat@plt+0x66d8>
  406628:	stp	x29, x30, [sp, #-208]!
  40662c:	mov	x29, sp
  406630:	stp	x19, x20, [sp, #16]
  406634:	mov	w20, w2
  406638:	mov	x19, x3
  40663c:	stp	x21, x22, [sp, #32]
  406640:	mov	x21, x0
  406644:	ldr	w22, [x0, #72]
  406648:	stp	x23, x24, [sp, #48]
  40664c:	mov	x23, x1
  406650:	and	w0, w22, #0x4
  406654:	str	x25, [sp, #64]
  406658:	cbz	x3, 406668 <__fxstatat@plt+0x4ac8>
  40665c:	ldrb	w1, [x3]
  406660:	cmp	w1, #0x2e
  406664:	b.eq	4066d8 <__fxstatat@plt+0x4b38>  // b.none
  406668:	cbnz	w0, 40679c <__fxstatat@plt+0x4bfc>
  40666c:	mov	w25, #0x0                   	// #0
  406670:	tbnz	w20, #31, 40670c <__fxstatat@plt+0x4b6c>
  406674:	mov	w24, w20
  406678:	mov	w25, #0x0                   	// #0
  40667c:	tbnz	w22, #1, 406730 <__fxstatat@plt+0x4b90>
  406680:	cbz	x19, 406690 <__fxstatat@plt+0x4af0>
  406684:	ldrb	w1, [x19]
  406688:	cmp	w1, #0x2e
  40668c:	b.eq	4067e0 <__fxstatat@plt+0x4c40>  // b.none
  406690:	tbnz	w22, #9, 40676c <__fxstatat@plt+0x4bcc>
  406694:	mov	w0, w24
  406698:	bl	4017e0 <fchdir@plt>
  40669c:	mov	w19, w0
  4066a0:	tbz	w20, #31, 4067ac <__fxstatat@plt+0x4c0c>
  4066a4:	bl	401b50 <__errno_location@plt>
  4066a8:	mov	x20, x0
  4066ac:	mov	w0, w24
  4066b0:	ldr	w21, [x20]
  4066b4:	bl	401960 <close@plt>
  4066b8:	str	w21, [x20]
  4066bc:	mov	w0, w19
  4066c0:	ldp	x19, x20, [sp, #16]
  4066c4:	ldp	x21, x22, [sp, #32]
  4066c8:	ldp	x23, x24, [sp, #48]
  4066cc:	ldr	x25, [sp, #64]
  4066d0:	ldp	x29, x30, [sp], #208
  4066d4:	ret
  4066d8:	ldrb	w2, [x3, #1]
  4066dc:	cmp	w2, #0x2e
  4066e0:	b.ne	406668 <__fxstatat@plt+0x4ac8>  // b.any
  4066e4:	ldrb	w2, [x3, #2]
  4066e8:	cbnz	w2, 406668 <__fxstatat@plt+0x4ac8>
  4066ec:	cbnz	w0, 40679c <__fxstatat@plt+0x4bfc>
  4066f0:	tbz	w20, #31, 406844 <__fxstatat@plt+0x4ca4>
  4066f4:	tbz	w22, #9, 4067f8 <__fxstatat@plt+0x4c58>
  4066f8:	add	x24, x21, #0x60
  4066fc:	mov	x0, x24
  406700:	bl	4092c0 <__fxstatat@plt+0x7720>
  406704:	ands	w25, w0, #0xff
  406708:	b.eq	40680c <__fxstatat@plt+0x4c6c>  // b.none
  40670c:	ldr	w0, [x21, #44]
  406710:	mov	w1, w22
  406714:	mov	x2, x19
  406718:	bl	4065f8 <__fxstatat@plt+0x4a58>
  40671c:	mov	w24, w0
  406720:	tbnz	w0, #31, 40683c <__fxstatat@plt+0x4c9c>
  406724:	ldr	w22, [x21, #72]
  406728:	tbz	w22, #1, 406680 <__fxstatat@plt+0x4ae0>
  40672c:	nop
  406730:	add	x2, sp, #0x50
  406734:	mov	w1, w24
  406738:	mov	w0, #0x0                   	// #0
  40673c:	bl	401ae0 <__fxstat@plt>
  406740:	cbnz	w0, 4067d4 <__fxstatat@plt+0x4c34>
  406744:	ldr	x0, [sp, #80]
  406748:	ldr	x1, [x23, #120]
  40674c:	cmp	x1, x0
  406750:	b.ne	4067c8 <__fxstatat@plt+0x4c28>  // b.any
  406754:	ldr	x0, [sp, #88]
  406758:	ldr	x1, [x23, #128]
  40675c:	cmp	x1, x0
  406760:	b.ne	4067c8 <__fxstatat@plt+0x4c28>  // b.any
  406764:	ldr	w22, [x21, #72]
  406768:	tbz	w22, #9, 406694 <__fxstatat@plt+0x4af4>
  40676c:	eor	w2, w25, #0x1
  406770:	mov	w1, w24
  406774:	mov	x0, x21
  406778:	mov	w19, #0x0                   	// #0
  40677c:	bl	406248 <__fxstatat@plt+0x46a8>
  406780:	mov	w0, w19
  406784:	ldp	x19, x20, [sp, #16]
  406788:	ldp	x21, x22, [sp, #32]
  40678c:	ldp	x23, x24, [sp, #48]
  406790:	ldr	x25, [sp, #64]
  406794:	ldp	x29, x30, [sp], #208
  406798:	ret
  40679c:	tst	x22, #0x200
  4067a0:	mov	w19, #0x0                   	// #0
  4067a4:	ccmp	w20, #0x0, #0x1, ne  // ne = any
  4067a8:	b.ge	406800 <__fxstatat@plt+0x4c60>  // b.tcont
  4067ac:	mov	w0, w19
  4067b0:	ldp	x19, x20, [sp, #16]
  4067b4:	ldp	x21, x22, [sp, #32]
  4067b8:	ldp	x23, x24, [sp, #48]
  4067bc:	ldr	x25, [sp, #64]
  4067c0:	ldp	x29, x30, [sp], #208
  4067c4:	ret
  4067c8:	bl	401b50 <__errno_location@plt>
  4067cc:	mov	w1, #0x2                   	// #2
  4067d0:	str	w1, [x0]
  4067d4:	mov	w19, #0xffffffff            	// #-1
  4067d8:	tbz	w20, #31, 4067ac <__fxstatat@plt+0x4c0c>
  4067dc:	b	4066a4 <__fxstatat@plt+0x4b04>
  4067e0:	ldrb	w0, [x19, #1]
  4067e4:	cmp	w0, #0x2e
  4067e8:	b.ne	406690 <__fxstatat@plt+0x4af0>  // b.any
  4067ec:	ldrb	w0, [x19, #2]
  4067f0:	cbz	w0, 406730 <__fxstatat@plt+0x4b90>
  4067f4:	b	406690 <__fxstatat@plt+0x4af0>
  4067f8:	mov	w25, #0x1                   	// #1
  4067fc:	b	40670c <__fxstatat@plt+0x4b6c>
  406800:	mov	w0, w20
  406804:	bl	401960 <close@plt>
  406808:	b	4067ac <__fxstatat@plt+0x4c0c>
  40680c:	mov	x0, x24
  406810:	bl	409310 <__fxstatat@plt+0x7770>
  406814:	mov	w24, w0
  406818:	tbnz	w0, #31, 406830 <__fxstatat@plt+0x4c90>
  40681c:	ldr	w22, [x21, #72]
  406820:	mov	w20, w0
  406824:	mov	w25, #0x1                   	// #1
  406828:	tbz	w22, #1, 406690 <__fxstatat@plt+0x4af0>
  40682c:	b	406730 <__fxstatat@plt+0x4b90>
  406830:	ldr	w22, [x21, #72]
  406834:	mov	w25, #0x1                   	// #1
  406838:	b	40670c <__fxstatat@plt+0x4b6c>
  40683c:	mov	w19, #0xffffffff            	// #-1
  406840:	b	4067ac <__fxstatat@plt+0x4c0c>
  406844:	mov	w24, w20
  406848:	mov	w25, #0x1                   	// #1
  40684c:	tbz	w22, #1, 406688 <__fxstatat@plt+0x4ae8>
  406850:	b	406730 <__fxstatat@plt+0x4b90>
  406854:	nop
  406858:	stp	x29, x30, [sp, #-48]!
  40685c:	mov	x29, sp
  406860:	stp	x19, x20, [sp, #16]
  406864:	mov	x19, x2
  406868:	str	x21, [sp, #32]
  40686c:	mov	x21, x1
  406870:	mov	w1, #0x102                 	// #258
  406874:	tst	w0, w1
  406878:	b.eq	4068e8 <__fxstatat@plt+0x4d48>  // b.none
  40687c:	mov	x0, #0x18                  	// #24
  406880:	bl	401890 <malloc@plt>
  406884:	mov	x20, x0
  406888:	cbz	x0, 40692c <__fxstatat@plt+0x4d8c>
  40688c:	ldr	x2, [x19, #120]
  406890:	mov	x1, x0
  406894:	str	x2, [x20]
  406898:	ldr	x0, [x21]
  40689c:	str	x19, [x20, #16]
  4068a0:	ldr	x2, [x19, #128]
  4068a4:	str	x2, [x20, #8]
  4068a8:	bl	409158 <__fxstatat@plt+0x75b8>
  4068ac:	mov	x21, x0
  4068b0:	cmp	x20, x0
  4068b4:	b.eq	406918 <__fxstatat@plt+0x4d78>  // b.none
  4068b8:	mov	x0, x20
  4068bc:	bl	401a40 <free@plt>
  4068c0:	cbz	x21, 40692c <__fxstatat@plt+0x4d8c>
  4068c4:	ldr	x2, [x21, #16]
  4068c8:	mov	w1, #0x2                   	// #2
  4068cc:	mov	w0, #0x1                   	// #1
  4068d0:	str	x2, [x19]
  4068d4:	strh	w1, [x19, #108]
  4068d8:	ldp	x19, x20, [sp, #16]
  4068dc:	ldr	x21, [sp, #32]
  4068e0:	ldp	x29, x30, [sp], #48
  4068e4:	ret
  4068e8:	ldr	x0, [x21]
  4068ec:	add	x1, x2, #0x78
  4068f0:	bl	4081c8 <__fxstatat@plt+0x6628>
  4068f4:	ands	w0, w0, #0xff
  4068f8:	b.eq	406918 <__fxstatat@plt+0x4d78>  // b.none
  4068fc:	mov	w1, #0x2                   	// #2
  406900:	str	x19, [x19]
  406904:	strh	w1, [x19, #108]
  406908:	ldp	x19, x20, [sp, #16]
  40690c:	ldr	x21, [sp, #32]
  406910:	ldp	x29, x30, [sp], #48
  406914:	ret
  406918:	mov	w0, #0x1                   	// #1
  40691c:	ldp	x19, x20, [sp, #16]
  406920:	ldr	x21, [sp, #32]
  406924:	ldp	x29, x30, [sp], #48
  406928:	ret
  40692c:	mov	w0, #0x0                   	// #0
  406930:	b	4068d8 <__fxstatat@plt+0x4d38>
  406934:	nop
  406938:	stp	x29, x30, [sp, #-48]!
  40693c:	mov	w3, #0x102                 	// #258
  406940:	tst	w0, w3
  406944:	mov	x29, sp
  406948:	b.ne	406980 <__fxstatat@plt+0x4de0>  // b.any
  40694c:	ldr	x0, [x2, #8]
  406950:	cbz	x0, 406978 <__fxstatat@plt+0x4dd8>
  406954:	ldr	x3, [x0, #88]
  406958:	tbnz	x3, #63, 406978 <__fxstatat@plt+0x4dd8>
  40695c:	ldr	x1, [x1]
  406960:	ldr	x3, [x1, #16]
  406964:	cbz	x3, 4069c0 <__fxstatat@plt+0x4e20>
  406968:	ldr	x4, [x1]
  40696c:	ldr	x3, [x2, #128]
  406970:	cmp	x4, x3
  406974:	b.eq	4069a4 <__fxstatat@plt+0x4e04>  // b.none
  406978:	ldp	x29, x30, [sp], #48
  40697c:	ret
  406980:	ldp	x3, x2, [x2, #120]
  406984:	stp	x3, x2, [sp, #24]
  406988:	ldr	x0, [x1]
  40698c:	add	x1, sp, #0x18
  406990:	bl	4091a0 <__fxstatat@plt+0x7600>
  406994:	cbz	x0, 4069c0 <__fxstatat@plt+0x4e20>
  406998:	bl	401a40 <free@plt>
  40699c:	ldp	x29, x30, [sp], #48
  4069a0:	ret
  4069a4:	ldr	x3, [x1, #8]
  4069a8:	ldr	x2, [x2, #120]
  4069ac:	cmp	x3, x2
  4069b0:	b.ne	406978 <__fxstatat@plt+0x4dd8>  // b.any
  4069b4:	ldp	x2, x0, [x0, #120]
  4069b8:	stp	x0, x2, [x1]
  4069bc:	b	406978 <__fxstatat@plt+0x4dd8>
  4069c0:	bl	4019a0 <abort@plt>
  4069c4:	nop
  4069c8:	stp	x29, x30, [sp, #-192]!
  4069cc:	mov	x29, sp
  4069d0:	stp	x21, x22, [sp, #32]
  4069d4:	ldr	x21, [x0]
  4069d8:	stp	x27, x28, [sp, #80]
  4069dc:	mov	x28, x0
  4069e0:	stp	x19, x20, [sp, #16]
  4069e4:	ldr	x0, [x21, #24]
  4069e8:	stp	x23, x24, [sp, #48]
  4069ec:	str	w1, [sp, #156]
  4069f0:	str	x0, [sp, #160]
  4069f4:	cbz	x0, 406d48 <__fxstatat@plt+0x51a8>
  4069f8:	bl	401ac0 <dirfd@plt>
  4069fc:	str	w0, [sp, #188]
  406a00:	tbnz	w0, #31, 4071c8 <__fxstatat@plt+0x5628>
  406a04:	ldr	x0, [x28, #64]
  406a08:	stp	x25, x26, [sp, #64]
  406a0c:	cbz	x0, 407128 <__fxstatat@plt+0x5588>
  406a10:	ldr	w0, [x28, #72]
  406a14:	mov	x1, #0xffffffffffffffff    	// #-1
  406a18:	str	x1, [sp, #128]
  406a1c:	mov	w1, #0x1                   	// #1
  406a20:	str	w1, [sp, #172]
  406a24:	ldr	x20, [x21, #72]
  406a28:	ldr	x1, [x21, #56]
  406a2c:	sub	x2, x20, #0x1
  406a30:	str	x2, [sp, #136]
  406a34:	ldrb	w1, [x1, x2]
  406a38:	cmp	w1, #0x2f
  406a3c:	b.eq	406a48 <__fxstatat@plt+0x4ea8>  // b.none
  406a40:	str	x20, [sp, #136]
  406a44:	add	x20, x20, #0x1
  406a48:	str	xzr, [sp, #120]
  406a4c:	tbz	w0, #2, 406a6c <__fxstatat@plt+0x4ecc>
  406a50:	ldr	x0, [x28, #32]
  406a54:	mov	w1, #0x2f                  	// #47
  406a58:	ldr	x2, [sp, #136]
  406a5c:	add	x26, x0, x2
  406a60:	add	x3, x26, #0x1
  406a64:	strb	w1, [x0, x2]
  406a68:	str	x3, [sp, #120]
  406a6c:	ldr	x0, [x21, #88]
  406a70:	ldr	x27, [x21, #24]
  406a74:	add	x1, x0, #0x1
  406a78:	ldr	x22, [x28, #48]
  406a7c:	str	x1, [sp, #112]
  406a80:	sub	x22, x22, x20
  406a84:	cbz	x27, 407298 <__fxstatat@plt+0x56f8>
  406a88:	bl	401b50 <__errno_location@plt>
  406a8c:	mov	x24, #0x0                   	// #0
  406a90:	mov	x19, #0x0                   	// #0
  406a94:	mov	x23, #0x0                   	// #0
  406a98:	str	x0, [sp, #104]
  406a9c:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  406aa0:	add	x0, x0, #0x210
  406aa4:	str	x0, [sp, #144]
  406aa8:	str	wzr, [sp, #152]
  406aac:	str	wzr, [sp, #168]
  406ab0:	ldr	x0, [sp, #104]
  406ab4:	str	wzr, [x0]
  406ab8:	mov	x0, x27
  406abc:	bl	401920 <readdir@plt>
  406ac0:	mov	x26, x0
  406ac4:	cbz	x0, 407018 <__fxstatat@plt+0x5478>
  406ac8:	ldr	w0, [x28, #72]
  406acc:	tbnz	w0, #5, 406adc <__fxstatat@plt+0x4f3c>
  406ad0:	ldrb	w0, [x26, #19]
  406ad4:	cmp	w0, #0x2e
  406ad8:	b.eq	406ce8 <__fxstatat@plt+0x5148>  // b.none
  406adc:	add	x25, x26, #0x13
  406ae0:	mov	x0, x25
  406ae4:	bl	4017b0 <strlen@plt>
  406ae8:	mov	x1, x25
  406aec:	mov	x25, x0
  406af0:	mov	x2, x25
  406af4:	mov	x0, x28
  406af8:	bl	405f88 <__fxstatat@plt+0x43e8>
  406afc:	mov	x27, x0
  406b00:	cbz	x0, 406ef4 <__fxstatat@plt+0x5354>
  406b04:	cmp	x25, x22
  406b08:	b.cs	406c68 <__fxstatat@plt+0x50c8>  // b.hs, b.nlast
  406b0c:	adds	x3, x25, x20
  406b10:	b.cs	4072b0 <__fxstatat@plt+0x5710>  // b.hs, b.nlast
  406b14:	ldr	w0, [x28, #72]
  406b18:	add	x1, x27, #0xf8
  406b1c:	ldr	x2, [x28]
  406b20:	str	x2, [x27, #8]
  406b24:	ldr	x2, [x26]
  406b28:	str	x3, [x27, #72]
  406b2c:	ldr	x3, [sp, #112]
  406b30:	str	x3, [x27, #88]
  406b34:	str	x2, [x27, #128]
  406b38:	tbnz	w0, #2, 406cc0 <__fxstatat@plt+0x5120>
  406b3c:	str	x1, [x27, #48]
  406b40:	ldr	x1, [x28, #64]
  406b44:	cbz	x1, 406b4c <__fxstatat@plt+0x4fac>
  406b48:	tbz	w0, #10, 406d24 <__fxstatat@plt+0x5184>
  406b4c:	ldrb	w1, [x26, #18]
  406b50:	and	w0, w0, #0x18
  406b54:	cmp	w0, #0x18
  406b58:	sub	w0, w1, #0x1
  406b5c:	b.eq	406d00 <__fxstatat@plt+0x5160>  // b.none
  406b60:	mov	w1, #0xb                   	// #11
  406b64:	strh	w1, [x27, #108]
  406b68:	cmp	w0, #0xb
  406b6c:	b.ls	406c40 <__fxstatat@plt+0x50a0>  // b.plast
  406b70:	mov	x1, #0x2                   	// #2
  406b74:	str	wzr, [x27, #136]
  406b78:	str	x1, [x27, #168]
  406b7c:	str	xzr, [x27, #16]
  406b80:	cbz	x23, 406ce0 <__fxstatat@plt+0x5140>
  406b84:	str	x27, [x24, #16]
  406b88:	mov	x0, #0x2710                	// #10000
  406b8c:	cmp	x19, x0
  406b90:	b.eq	406c54 <__fxstatat@plt+0x50b4>  // b.none
  406b94:	ldr	x0, [sp, #128]
  406b98:	add	x19, x19, #0x1
  406b9c:	cmp	x19, x0
  406ba0:	b.cs	406bb0 <__fxstatat@plt+0x5010>  // b.hs, b.nlast
  406ba4:	mov	x24, x27
  406ba8:	ldr	x27, [x21, #24]
  406bac:	cbnz	x27, 406ab0 <__fxstatat@plt+0x4f10>
  406bb0:	ldr	w0, [sp, #152]
  406bb4:	cbnz	w0, 40705c <__fxstatat@plt+0x54bc>
  406bb8:	ldr	w0, [x28, #72]
  406bbc:	tbz	w0, #2, 406be4 <__fxstatat@plt+0x5044>
  406bc0:	ldr	x0, [x28, #48]
  406bc4:	cmp	x19, #0x0
  406bc8:	ccmp	x0, x20, #0x4, ne  // ne = any
  406bcc:	b.ne	406bdc <__fxstatat@plt+0x503c>  // b.any
  406bd0:	ldr	x0, [sp, #120]
  406bd4:	sub	x0, x0, #0x1
  406bd8:	str	x0, [sp, #120]
  406bdc:	ldr	x0, [sp, #120]
  406be0:	strb	wzr, [x0]
  406be4:	ldr	x0, [sp, #160]
  406be8:	cmp	x0, #0x0
  406bec:	ldr	w0, [sp, #172]
  406bf0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  406bf4:	b.eq	406ec0 <__fxstatat@plt+0x5320>  // b.none
  406bf8:	ldr	w0, [sp, #156]
  406bfc:	cmp	x19, #0x0
  406c00:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  406c04:	b.eq	406f54 <__fxstatat@plt+0x53b4>  // b.none
  406c08:	ldr	w0, [sp, #168]
  406c0c:	cbnz	w0, 4070e4 <__fxstatat@plt+0x5544>
  406c10:	ldr	x0, [x28, #64]
  406c14:	cmp	x0, #0x0
  406c18:	ccmp	x19, #0x1, #0x4, ne  // ne = any
  406c1c:	b.ne	406f5c <__fxstatat@plt+0x53bc>  // b.any
  406c20:	mov	x0, x23
  406c24:	ldp	x19, x20, [sp, #16]
  406c28:	ldp	x21, x22, [sp, #32]
  406c2c:	ldp	x23, x24, [sp, #48]
  406c30:	ldp	x25, x26, [sp, #64]
  406c34:	ldp	x27, x28, [sp, #80]
  406c38:	ldp	x29, x30, [sp], #192
  406c3c:	ret
  406c40:	mov	x1, #0x2                   	// #2
  406c44:	ldr	x2, [sp, #144]
  406c48:	ldr	w0, [x2, w0, uxtw #2]
  406c4c:	str	w0, [x27, #136]
  406c50:	b	406b78 <__fxstatat@plt+0x4fd8>
  406c54:	ldr	x0, [x28, #64]
  406c58:	cbz	x0, 406e44 <__fxstatat@plt+0x52a4>
  406c5c:	mov	x24, x27
  406c60:	mov	x19, #0x2711                	// #10001
  406c64:	b	406ba8 <__fxstatat@plt+0x5008>
  406c68:	ldr	x0, [sp, #136]
  406c6c:	add	x1, x28, #0x30
  406c70:	ldr	x22, [x28, #32]
  406c74:	add	x2, x0, #0x2
  406c78:	add	x2, x2, x25
  406c7c:	add	x0, x28, #0x20
  406c80:	bl	4064e0 <__fxstatat@plt+0x4940>
  406c84:	ands	w0, w0, #0xff
  406c88:	b.eq	406ef4 <__fxstatat@plt+0x5354>  // b.none
  406c8c:	ldr	x1, [x28, #32]
  406c90:	cmp	x1, x22
  406c94:	b.eq	406d40 <__fxstatat@plt+0x51a0>  // b.none
  406c98:	ldr	w2, [x28, #72]
  406c9c:	add	x1, x1, x20
  406ca0:	tst	x2, #0x4
  406ca4:	ldr	x2, [sp, #120]
  406ca8:	csel	x1, x1, x2, ne  // ne = any
  406cac:	str	x1, [sp, #120]
  406cb0:	ldr	x22, [x28, #48]
  406cb4:	str	w0, [sp, #152]
  406cb8:	sub	x22, x22, x20
  406cbc:	b	406b0c <__fxstatat@plt+0x4f6c>
  406cc0:	ldr	x0, [x27, #56]
  406cc4:	str	x0, [x27, #48]
  406cc8:	ldr	x0, [sp, #120]
  406ccc:	ldr	x2, [x27, #96]
  406cd0:	add	x2, x2, #0x1
  406cd4:	bl	401780 <memmove@plt>
  406cd8:	ldr	w0, [x28, #72]
  406cdc:	b	406b40 <__fxstatat@plt+0x4fa0>
  406ce0:	mov	x23, x27
  406ce4:	b	406b88 <__fxstatat@plt+0x4fe8>
  406ce8:	ldrb	w0, [x26, #20]
  406cec:	cbz	w0, 406ba8 <__fxstatat@plt+0x5008>
  406cf0:	ldrh	w0, [x26, #20]
  406cf4:	cmp	w0, #0x2e
  406cf8:	b.ne	406adc <__fxstatat@plt+0x4f3c>  // b.any
  406cfc:	b	406ba8 <__fxstatat@plt+0x5008>
  406d00:	and	w1, w1, #0xfffffffb
  406d04:	cbz	w1, 406b60 <__fxstatat@plt+0x4fc0>
  406d08:	mov	w1, #0xb                   	// #11
  406d0c:	strh	w1, [x27, #108]
  406d10:	cmp	w0, #0xb
  406d14:	mov	x1, #0x1                   	// #1
  406d18:	b.ls	406c44 <__fxstatat@plt+0x50a4>  // b.plast
  406d1c:	str	wzr, [x27, #136]
  406d20:	b	406b78 <__fxstatat@plt+0x4fd8>
  406d24:	ldr	w0, [x28, #44]
  406d28:	mov	x2, x27
  406d2c:	add	x1, x28, #0x48
  406d30:	mov	w3, #0x0                   	// #0
  406d34:	bl	406338 <__fxstatat@plt+0x4798>
  406d38:	strh	w0, [x27, #108]
  406d3c:	b	406b7c <__fxstatat@plt+0x4fdc>
  406d40:	ldr	w0, [sp, #152]
  406d44:	b	406cb0 <__fxstatat@plt+0x5110>
  406d48:	ldr	w3, [x28, #72]
  406d4c:	mov	w1, #0x204                 	// #516
  406d50:	mov	w0, #0xffffff9c            	// #-100
  406d54:	and	w1, w3, w1
  406d58:	cmp	w1, #0x200
  406d5c:	b.ne	406d64 <__fxstatat@plt+0x51c4>  // b.any
  406d60:	ldr	w0, [x28, #44]
  406d64:	and	w2, w3, #0x10
  406d68:	ldr	x1, [x21, #48]
  406d6c:	tbz	w3, #4, 406d78 <__fxstatat@plt+0x51d8>
  406d70:	mov	w2, #0x8000                	// #32768
  406d74:	tbnz	w3, #0, 406f90 <__fxstatat@plt+0x53f0>
  406d78:	add	x3, sp, #0xbc
  406d7c:	bl	4093f0 <__fxstatat@plt+0x7850>
  406d80:	str	x0, [x21, #24]
  406d84:	mov	x23, x0
  406d88:	cbz	x0, 407258 <__fxstatat@plt+0x56b8>
  406d8c:	ldrh	w0, [x21, #108]
  406d90:	cmp	w0, #0xb
  406d94:	b.eq	407150 <__fxstatat@plt+0x55b0>  // b.none
  406d98:	ldr	w0, [x28, #72]
  406d9c:	tbnz	w0, #8, 406fa4 <__fxstatat@plt+0x5404>
  406da0:	stp	x25, x26, [sp, #64]
  406da4:	mov	x0, #0x86a0                	// #34464
  406da8:	ldr	x1, [x28, #64]
  406dac:	movk	x0, #0x1, lsl #16
  406db0:	cmp	x1, #0x0
  406db4:	csinv	x0, x0, xzr, eq  // eq = none
  406db8:	str	x0, [sp, #128]
  406dbc:	ldr	w0, [sp, #156]
  406dc0:	cmp	w0, #0x2
  406dc4:	b.eq	407144 <__fxstatat@plt+0x55a4>  // b.none
  406dc8:	ldr	w3, [x28, #72]
  406dcc:	ldr	w0, [sp, #188]
  406dd0:	and	w3, w3, #0x38
  406dd4:	cmp	w3, #0x18
  406dd8:	b.eq	406ff4 <__fxstatat@plt+0x5454>  // b.none
  406ddc:	ldr	w1, [sp, #156]
  406de0:	mov	w20, #0x1                   	// #1
  406de4:	cmp	w1, #0x3
  406de8:	cset	w19, eq  // eq = none
  406dec:	ldr	w1, [x28, #72]
  406df0:	tbnz	w1, #9, 4071b4 <__fxstatat@plt+0x5614>
  406df4:	tbz	w0, #31, 407198 <__fxstatat@plt+0x55f8>
  406df8:	cmp	w19, #0x0
  406dfc:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  406e00:	b.eq	406e10 <__fxstatat@plt+0x5270>  // b.none
  406e04:	bl	401b50 <__errno_location@plt>
  406e08:	ldr	w0, [x0]
  406e0c:	str	w0, [x21, #64]
  406e10:	ldrh	w1, [x21, #110]
  406e14:	ldr	x0, [x21, #24]
  406e18:	orr	w1, w1, #0x1
  406e1c:	strh	w1, [x21, #110]
  406e20:	bl	401940 <closedir@plt>
  406e24:	ldr	w0, [x28, #72]
  406e28:	str	xzr, [x21, #24]
  406e2c:	tbz	w0, #9, 406e38 <__fxstatat@plt+0x5298>
  406e30:	ldr	w1, [sp, #188]
  406e34:	tbz	w1, #31, 4071e8 <__fxstatat@plt+0x5648>
  406e38:	str	xzr, [x21, #24]
  406e3c:	str	wzr, [sp, #172]
  406e40:	b	406a24 <__fxstatat@plt+0x4e84>
  406e44:	ldr	w1, [sp, #188]
  406e48:	mov	x0, x21
  406e4c:	bl	406098 <__fxstatat@plt+0x44f8>
  406e50:	mov	x1, #0x1994                	// #6548
  406e54:	movk	x1, #0x102, lsl #16
  406e58:	cmp	x0, x1
  406e5c:	b.eq	406ee4 <__fxstatat@plt+0x5344>  // b.none
  406e60:	mov	x1, #0x4d42                	// #19778
  406e64:	movk	x1, #0xff53, lsl #16
  406e68:	cmp	x0, x1
  406e6c:	b.eq	406ee4 <__fxstatat@plt+0x5344>  // b.none
  406e70:	mov	x1, #0x6969                	// #26985
  406e74:	cmp	x0, x1
  406e78:	b.eq	406ee4 <__fxstatat@plt+0x5344>  // b.none
  406e7c:	mov	w0, #0x1                   	// #1
  406e80:	str	w0, [sp, #168]
  406e84:	b	406c5c <__fxstatat@plt+0x50bc>
  406e88:	ldr	x1, [sp, #160]
  406e8c:	mov	x23, #0x0                   	// #0
  406e90:	cmp	x1, #0x0
  406e94:	ldr	w1, [sp, #172]
  406e98:	csel	w1, w1, wzr, eq  // eq = none
  406e9c:	cbz	w1, 406ec4 <__fxstatat@plt+0x5324>
  406ea0:	mov	x19, #0x0                   	// #0
  406ea4:	str	wzr, [sp, #168]
  406ea8:	cbnz	x0, 407170 <__fxstatat@plt+0x55d0>
  406eac:	mov	x0, x28
  406eb0:	bl	4062c8 <__fxstatat@plt+0x4728>
  406eb4:	cmp	w0, #0x0
  406eb8:	cset	w0, ne  // ne = any
  406ebc:	cbnz	w0, 407214 <__fxstatat@plt+0x5674>
  406ec0:	cbnz	x19, 406c08 <__fxstatat@plt+0x5068>
  406ec4:	ldr	w0, [sp, #156]
  406ec8:	cmp	w0, #0x3
  406ecc:	b.eq	40727c <__fxstatat@plt+0x56dc>  // b.none
  406ed0:	mov	x0, x23
  406ed4:	mov	x23, #0x0                   	// #0
  406ed8:	bl	406008 <__fxstatat@plt+0x4468>
  406edc:	ldp	x25, x26, [sp, #64]
  406ee0:	b	406f38 <__fxstatat@plt+0x5398>
  406ee4:	mov	x24, x27
  406ee8:	mov	x19, #0x2711                	// #10001
  406eec:	str	wzr, [sp, #168]
  406ef0:	b	406ba8 <__fxstatat@plt+0x5008>
  406ef4:	ldr	x20, [sp, #104]
  406ef8:	mov	x0, x27
  406efc:	ldr	w19, [x20]
  406f00:	bl	401a40 <free@plt>
  406f04:	mov	x0, x23
  406f08:	bl	406008 <__fxstatat@plt+0x4468>
  406f0c:	ldr	x0, [x21, #24]
  406f10:	mov	x23, #0x0                   	// #0
  406f14:	bl	401940 <closedir@plt>
  406f18:	ldr	w0, [x28, #72]
  406f1c:	mov	w1, #0x7                   	// #7
  406f20:	ldp	x25, x26, [sp, #64]
  406f24:	str	xzr, [x21, #24]
  406f28:	strh	w1, [x21, #108]
  406f2c:	orr	w0, w0, #0x2000
  406f30:	str	w0, [x28, #72]
  406f34:	str	w19, [x20]
  406f38:	mov	x0, x23
  406f3c:	ldp	x19, x20, [sp, #16]
  406f40:	ldp	x21, x22, [sp, #32]
  406f44:	ldp	x23, x24, [sp, #48]
  406f48:	ldp	x27, x28, [sp, #80]
  406f4c:	ldp	x29, x30, [sp], #192
  406f50:	ret
  406f54:	ldr	x0, [x21, #88]
  406f58:	b	406ea8 <__fxstatat@plt+0x5308>
  406f5c:	mov	x2, x19
  406f60:	mov	x1, x23
  406f64:	mov	x0, x28
  406f68:	bl	405e88 <__fxstatat@plt+0x42e8>
  406f6c:	mov	x23, x0
  406f70:	mov	x0, x23
  406f74:	ldp	x19, x20, [sp, #16]
  406f78:	ldp	x21, x22, [sp, #32]
  406f7c:	ldp	x23, x24, [sp, #48]
  406f80:	ldp	x25, x26, [sp, #64]
  406f84:	ldp	x27, x28, [sp, #80]
  406f88:	ldp	x29, x30, [sp], #192
  406f8c:	ret
  406f90:	ldr	x2, [x21, #88]
  406f94:	cmp	x2, #0x0
  406f98:	cset	w2, ne  // ne = any
  406f9c:	lsl	w2, w2, #15
  406fa0:	b	406d78 <__fxstatat@plt+0x51d8>
  406fa4:	add	x19, x28, #0x58
  406fa8:	mov	x2, x21
  406fac:	mov	x1, x19
  406fb0:	bl	406938 <__fxstatat@plt+0x4d98>
  406fb4:	ldr	w0, [x28, #44]
  406fb8:	mov	x2, x21
  406fbc:	add	x1, x28, #0x48
  406fc0:	mov	w3, #0x0                   	// #0
  406fc4:	bl	406338 <__fxstatat@plt+0x4798>
  406fc8:	ldr	w0, [x28, #72]
  406fcc:	mov	x2, x21
  406fd0:	mov	x1, x19
  406fd4:	bl	406858 <__fxstatat@plt+0x4cb8>
  406fd8:	tst	w0, #0xff
  406fdc:	b.ne	406da0 <__fxstatat@plt+0x5200>  // b.any
  406fe0:	bl	401b50 <__errno_location@plt>
  406fe4:	mov	x23, #0x0                   	// #0
  406fe8:	mov	w1, #0xc                   	// #12
  406fec:	str	w1, [x0]
  406ff0:	b	406f38 <__fxstatat@plt+0x5398>
  406ff4:	ldr	w1, [x21, #140]
  406ff8:	cmp	w1, #0x2
  406ffc:	b.ne	406ddc <__fxstatat@plt+0x523c>  // b.any
  407000:	mov	w1, w0
  407004:	mov	x0, x21
  407008:	bl	4061a8 <__fxstatat@plt+0x4608>
  40700c:	cbnz	w0, 40723c <__fxstatat@plt+0x569c>
  407010:	ldr	w0, [sp, #188]
  407014:	b	406ddc <__fxstatat@plt+0x523c>
  407018:	ldr	x0, [sp, #104]
  40701c:	ldr	w0, [x0]
  407020:	cbz	w0, 407044 <__fxstatat@plt+0x54a4>
  407024:	ldr	x1, [sp, #160]
  407028:	str	w0, [x21, #64]
  40702c:	orr	x2, x1, x19
  407030:	mov	w1, #0x4                   	// #4
  407034:	cmp	x2, #0x0
  407038:	mov	w2, #0x7                   	// #7
  40703c:	csel	w1, w1, w2, eq  // eq = none
  407040:	strh	w1, [x21, #108]
  407044:	ldr	x0, [x21, #24]
  407048:	cbz	x0, 406bb0 <__fxstatat@plt+0x5010>
  40704c:	bl	401940 <closedir@plt>
  407050:	str	xzr, [x21, #24]
  407054:	ldr	w0, [sp, #152]
  407058:	cbz	w0, 406bb8 <__fxstatat@plt+0x5018>
  40705c:	ldr	x0, [x28, #8]
  407060:	ldr	x2, [x28, #32]
  407064:	cbz	x0, 407094 <__fxstatat@plt+0x54f4>
  407068:	ldr	x1, [x0, #48]
  40706c:	add	x3, x0, #0xf8
  407070:	cmp	x1, x3
  407074:	b.eq	407088 <__fxstatat@plt+0x54e8>  // b.none
  407078:	ldr	x3, [x0, #56]
  40707c:	sub	x1, x1, x3
  407080:	add	x1, x2, x1
  407084:	str	x1, [x0, #48]
  407088:	str	x2, [x0, #56]
  40708c:	ldr	x0, [x0, #16]
  407090:	cbnz	x0, 407068 <__fxstatat@plt+0x54c8>
  407094:	ldr	x1, [x23, #88]
  407098:	mov	x0, x23
  40709c:	tbz	x1, #63, 4070b0 <__fxstatat@plt+0x5510>
  4070a0:	b	406bb8 <__fxstatat@plt+0x5018>
  4070a4:	mov	x0, x1
  4070a8:	ldr	x1, [x0, #88]
  4070ac:	tbnz	x1, #63, 406bb8 <__fxstatat@plt+0x5018>
  4070b0:	ldr	x1, [x0, #48]
  4070b4:	add	x3, x0, #0xf8
  4070b8:	cmp	x1, x3
  4070bc:	b.eq	4070d0 <__fxstatat@plt+0x5530>  // b.none
  4070c0:	ldr	x3, [x0, #56]
  4070c4:	sub	x1, x1, x3
  4070c8:	add	x1, x2, x1
  4070cc:	str	x1, [x0, #48]
  4070d0:	ldr	x1, [x0, #16]
  4070d4:	str	x2, [x0, #56]
  4070d8:	cbnz	x1, 4070a4 <__fxstatat@plt+0x5504>
  4070dc:	ldr	x0, [x0, #8]
  4070e0:	b	4070a8 <__fxstatat@plt+0x5508>
  4070e4:	adrp	x0, 405000 <__fxstatat@plt+0x3460>
  4070e8:	add	x0, x0, #0xe60
  4070ec:	str	x0, [x28, #64]
  4070f0:	mov	x2, x19
  4070f4:	mov	x1, x23
  4070f8:	mov	x0, x28
  4070fc:	bl	405e88 <__fxstatat@plt+0x42e8>
  407100:	mov	x23, x0
  407104:	ldp	x25, x26, [sp, #64]
  407108:	str	xzr, [x28, #64]
  40710c:	mov	x0, x23
  407110:	ldp	x19, x20, [sp, #16]
  407114:	ldp	x21, x22, [sp, #32]
  407118:	ldp	x23, x24, [sp, #48]
  40711c:	ldp	x27, x28, [sp, #80]
  407120:	ldp	x29, x30, [sp], #192
  407124:	ret
  407128:	mov	x0, #0x86a0                	// #34464
  40712c:	movk	x0, #0x1, lsl #16
  407130:	str	x0, [sp, #128]
  407134:	mov	w0, #0x1                   	// #1
  407138:	str	w0, [sp, #172]
  40713c:	ldr	w0, [x28, #72]
  407140:	b	406a24 <__fxstatat@plt+0x4e84>
  407144:	ldr	w0, [x28, #72]
  407148:	str	wzr, [sp, #172]
  40714c:	b	406a24 <__fxstatat@plt+0x4e84>
  407150:	ldr	w0, [x28, #44]
  407154:	mov	x2, x21
  407158:	add	x1, x28, #0x48
  40715c:	mov	w3, #0x0                   	// #0
  407160:	stp	x25, x26, [sp, #64]
  407164:	bl	406338 <__fxstatat@plt+0x4798>
  407168:	strh	w0, [x21, #108]
  40716c:	b	406da4 <__fxstatat@plt+0x5204>
  407170:	ldr	x1, [x21, #8]
  407174:	mov	x0, x28
  407178:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  40717c:	mov	w2, #0xffffffff            	// #-1
  407180:	add	x3, x3, #0x200
  407184:	bl	406628 <__fxstatat@plt+0x4a88>
  407188:	cmp	w0, #0x0
  40718c:	cset	w0, ne  // ne = any
  407190:	cbz	w0, 406ec0 <__fxstatat@plt+0x5320>
  407194:	b	407214 <__fxstatat@plt+0x5674>
  407198:	mov	w2, w0
  40719c:	mov	x1, x21
  4071a0:	mov	x0, x28
  4071a4:	mov	x3, #0x0                   	// #0
  4071a8:	bl	406628 <__fxstatat@plt+0x4a88>
  4071ac:	cbnz	w0, 406df8 <__fxstatat@plt+0x5258>
  4071b0:	b	407134 <__fxstatat@plt+0x5594>
  4071b4:	mov	w2, #0x3                   	// #3
  4071b8:	mov	w1, #0x406                 	// #1030
  4071bc:	bl	409558 <__fxstatat@plt+0x79b8>
  4071c0:	str	w0, [sp, #188]
  4071c4:	b	406df4 <__fxstatat@plt+0x5254>
  4071c8:	ldr	x0, [x21, #24]
  4071cc:	bl	401940 <closedir@plt>
  4071d0:	str	xzr, [x21, #24]
  4071d4:	ldr	w0, [sp, #156]
  4071d8:	cmp	w0, #0x3
  4071dc:	b.eq	4071f8 <__fxstatat@plt+0x5658>  // b.none
  4071e0:	mov	x23, #0x0                   	// #0
  4071e4:	b	406f38 <__fxstatat@plt+0x5398>
  4071e8:	mov	w0, w1
  4071ec:	bl	401960 <close@plt>
  4071f0:	ldr	w0, [x28, #72]
  4071f4:	b	406e38 <__fxstatat@plt+0x5298>
  4071f8:	mov	w0, #0x4                   	// #4
  4071fc:	strh	w0, [x21, #108]
  407200:	mov	x23, #0x0                   	// #0
  407204:	bl	401b50 <__errno_location@plt>
  407208:	ldr	w0, [x0]
  40720c:	str	w0, [x21, #64]
  407210:	b	406f38 <__fxstatat@plt+0x5398>
  407214:	ldr	w1, [x28, #72]
  407218:	mov	w0, #0x7                   	// #7
  40721c:	strh	w0, [x21, #108]
  407220:	mov	x0, x23
  407224:	orr	w1, w1, #0x2000
  407228:	str	w1, [x28, #72]
  40722c:	mov	x23, #0x0                   	// #0
  407230:	bl	406008 <__fxstatat@plt+0x4468>
  407234:	ldp	x25, x26, [sp, #64]
  407238:	b	406f38 <__fxstatat@plt+0x5398>
  40723c:	ldr	w0, [sp, #156]
  407240:	cmp	w0, #0x3
  407244:	b.ne	407144 <__fxstatat@plt+0x55a4>  // b.any
  407248:	ldr	w0, [sp, #188]
  40724c:	mov	w20, #0x0                   	// #0
  407250:	mov	w19, #0x1                   	// #1
  407254:	b	406dec <__fxstatat@plt+0x524c>
  407258:	ldr	w0, [sp, #156]
  40725c:	cmp	w0, #0x3
  407260:	b.ne	4071e0 <__fxstatat@plt+0x5640>  // b.any
  407264:	mov	w0, #0x4                   	// #4
  407268:	strh	w0, [x21, #108]
  40726c:	bl	401b50 <__errno_location@plt>
  407270:	ldr	w0, [x0]
  407274:	str	w0, [x21, #64]
  407278:	b	406f38 <__fxstatat@plt+0x5398>
  40727c:	ldrh	w0, [x21, #108]
  407280:	cmp	w0, #0x4
  407284:	ccmp	w0, #0x7, #0x4, ne  // ne = any
  407288:	b.eq	406ed0 <__fxstatat@plt+0x5330>  // b.none
  40728c:	mov	w0, #0x6                   	// #6
  407290:	strh	w0, [x21, #108]
  407294:	b	406ed0 <__fxstatat@plt+0x5330>
  407298:	ldr	w1, [x28, #72]
  40729c:	tbz	w1, #2, 406e88 <__fxstatat@plt+0x52e8>
  4072a0:	mov	x23, #0x0                   	// #0
  4072a4:	mov	x19, #0x0                   	// #0
  4072a8:	str	wzr, [sp, #168]
  4072ac:	b	406bd0 <__fxstatat@plt+0x5030>
  4072b0:	mov	x0, x27
  4072b4:	bl	401a40 <free@plt>
  4072b8:	mov	x0, x23
  4072bc:	bl	406008 <__fxstatat@plt+0x4468>
  4072c0:	ldr	x0, [x21, #24]
  4072c4:	mov	x23, #0x0                   	// #0
  4072c8:	bl	401940 <closedir@plt>
  4072cc:	mov	w1, #0x7                   	// #7
  4072d0:	ldr	w0, [x28, #72]
  4072d4:	ldp	x25, x26, [sp, #64]
  4072d8:	strh	w1, [x21, #108]
  4072dc:	ldr	x1, [sp, #104]
  4072e0:	str	xzr, [x21, #24]
  4072e4:	orr	w0, w0, #0x2000
  4072e8:	str	w0, [x28, #72]
  4072ec:	mov	w0, #0x24                  	// #36
  4072f0:	str	w0, [x1]
  4072f4:	b	406f38 <__fxstatat@plt+0x5398>
  4072f8:	stp	x29, x30, [sp, #-112]!
  4072fc:	tst	w1, #0xfffff000
  407300:	mov	x29, sp
  407304:	stp	x19, x20, [sp, #16]
  407308:	b.ne	40763c <__fxstatat@plt+0x5a9c>  // b.any
  40730c:	stp	x23, x24, [sp, #48]
  407310:	mov	x23, x0
  407314:	mov	w0, #0x204                 	// #516
  407318:	and	w0, w1, w0
  40731c:	mov	w20, w1
  407320:	cmp	w0, #0x204
  407324:	b.eq	4075fc <__fxstatat@plt+0x5a5c>  // b.none
  407328:	mov	w0, #0x12                  	// #18
  40732c:	tst	w1, w0
  407330:	b.eq	4075fc <__fxstatat@plt+0x5a5c>  // b.none
  407334:	mov	x24, x2
  407338:	mov	x1, #0x1                   	// #1
  40733c:	mov	x0, #0x80                  	// #128
  407340:	bl	401910 <calloc@plt>
  407344:	mov	x19, x0
  407348:	cbz	x0, 40768c <__fxstatat@plt+0x5aec>
  40734c:	and	w1, w20, #0xfffffdff
  407350:	tst	x20, #0x2
  407354:	ldr	x0, [x23]
  407358:	orr	w1, w1, #0x4
  40735c:	stp	x21, x22, [sp, #32]
  407360:	csel	w1, w20, w1, eq  // eq = none
  407364:	mov	w2, #0xffffff9c            	// #-100
  407368:	stp	x25, x26, [sp, #64]
  40736c:	str	w2, [x19, #44]
  407370:	str	x24, [x19, #64]
  407374:	str	w1, [x19, #72]
  407378:	cbz	x0, 407634 <__fxstatat@plt+0x5a94>
  40737c:	mov	x22, x23
  407380:	mov	x21, #0x0                   	// #0
  407384:	nop
  407388:	bl	4017b0 <strlen@plt>
  40738c:	mov	x3, x0
  407390:	ldr	x0, [x22, #8]!
  407394:	cmp	x21, x3
  407398:	csel	x21, x21, x3, cs  // cs = hs, nlast
  40739c:	cbnz	x0, 407388 <__fxstatat@plt+0x57e8>
  4073a0:	add	x2, x21, #0x1
  4073a4:	mov	x0, #0x1000                	// #4096
  4073a8:	cmp	x2, x0
  4073ac:	csel	x2, x2, x0, cs  // cs = hs, nlast
  4073b0:	add	x1, x19, #0x30
  4073b4:	add	x0, x19, #0x20
  4073b8:	bl	4064e0 <__fxstatat@plt+0x4940>
  4073bc:	ands	w25, w0, #0xff
  4073c0:	b.eq	4075d4 <__fxstatat@plt+0x5a34>  // b.none
  4073c4:	ldr	x26, [x23]
  4073c8:	stp	x27, x28, [sp, #80]
  4073cc:	cbz	x26, 407620 <__fxstatat@plt+0x5a80>
  4073d0:	mov	x0, x19
  4073d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4073d8:	mov	x2, #0x0                   	// #0
  4073dc:	add	x1, x1, #0x30
  4073e0:	bl	405f88 <__fxstatat@plt+0x43e8>
  4073e4:	mov	x26, x0
  4073e8:	cbz	x0, 4075c8 <__fxstatat@plt+0x5a28>
  4073ec:	mov	x0, #0xffffffffffffffff    	// #-1
  4073f0:	ldr	x27, [x23]
  4073f4:	str	x0, [x26, #88]
  4073f8:	str	w0, [x26, #104]
  4073fc:	cbz	x24, 407408 <__fxstatat@plt+0x5868>
  407400:	ldr	w25, [x19, #72]
  407404:	ubfx	x25, x25, #10, #1
  407408:	cbz	x27, 40765c <__fxstatat@plt+0x5abc>
  40740c:	eor	x20, x20, #0x800
  407410:	add	x0, x19, #0x48
  407414:	mov	x21, #0x0                   	// #0
  407418:	mov	x22, #0x0                   	// #0
  40741c:	ubfx	w20, w20, #11, #1
  407420:	mov	w28, #0xb                   	// #11
  407424:	stp	xzr, x0, [sp, #96]
  407428:	b	407450 <__fxstatat@plt+0x58b0>
  40742c:	mov	x0, #0x2                   	// #2
  407430:	strh	w28, [x27, #108]
  407434:	str	x0, [x27, #168]
  407438:	cbz	x24, 4075a4 <__fxstatat@plt+0x5a04>
  40743c:	str	x22, [x27, #16]
  407440:	mov	x22, x27
  407444:	add	x21, x21, #0x1
  407448:	ldr	x27, [x23, x21, lsl #3]
  40744c:	cbz	x27, 4074d0 <__fxstatat@plt+0x5930>
  407450:	mov	x0, x27
  407454:	bl	4017b0 <strlen@plt>
  407458:	cmp	w20, #0x0
  40745c:	mov	x2, x0
  407460:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  407464:	b.hi	407574 <__fxstatat@plt+0x59d4>  // b.pmore
  407468:	mov	x1, x27
  40746c:	mov	x0, x19
  407470:	bl	405f88 <__fxstatat@plt+0x43e8>
  407474:	mov	x27, x0
  407478:	cbz	x0, 4075b8 <__fxstatat@plt+0x5a18>
  40747c:	add	x0, x0, #0xf8
  407480:	str	x26, [x27, #8]
  407484:	str	x0, [x27, #48]
  407488:	cmp	x22, #0x0
  40748c:	str	xzr, [x27, #88]
  407490:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  407494:	b.ne	40742c <__fxstatat@plt+0x588c>  // b.any
  407498:	ldr	w0, [x19, #44]
  40749c:	mov	x2, x27
  4074a0:	ldr	x1, [sp, #104]
  4074a4:	mov	w3, #0x0                   	// #0
  4074a8:	bl	406338 <__fxstatat@plt+0x4798>
  4074ac:	strh	w0, [x27, #108]
  4074b0:	cbnz	x24, 40743c <__fxstatat@plt+0x589c>
  4074b4:	str	xzr, [x27, #16]
  4074b8:	cbnz	x22, 4075a8 <__fxstatat@plt+0x5a08>
  4074bc:	add	x21, x21, #0x1
  4074c0:	mov	x22, x27
  4074c4:	str	x27, [sp, #96]
  4074c8:	ldr	x27, [x23, x21, lsl #3]
  4074cc:	cbnz	x27, 407450 <__fxstatat@plt+0x58b0>
  4074d0:	cmp	x24, #0x0
  4074d4:	ccmp	x21, #0x1, #0x0, ne  // ne = any
  4074d8:	b.ls	4074f0 <__fxstatat@plt+0x5950>  // b.plast
  4074dc:	mov	x1, x22
  4074e0:	mov	x2, x21
  4074e4:	mov	x0, x19
  4074e8:	bl	405e88 <__fxstatat@plt+0x42e8>
  4074ec:	mov	x22, x0
  4074f0:	mov	x2, #0x0                   	// #0
  4074f4:	mov	x0, x19
  4074f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4074fc:	add	x1, x1, #0x30
  407500:	bl	405f88 <__fxstatat@plt+0x43e8>
  407504:	str	x0, [x19]
  407508:	mov	x2, x0
  40750c:	cbz	x0, 4075b8 <__fxstatat@plt+0x5a18>
  407510:	ldr	w0, [x19, #72]
  407514:	mov	w3, #0x9                   	// #9
  407518:	mov	x1, #0x1                   	// #1
  40751c:	str	x22, [x2, #16]
  407520:	str	x1, [x2, #88]
  407524:	add	x1, x19, #0x58
  407528:	strh	w3, [x2, #108]
  40752c:	bl	406570 <__fxstatat@plt+0x49d0>
  407530:	tst	w0, #0xff
  407534:	b.eq	4075b8 <__fxstatat@plt+0x5a18>  // b.none
  407538:	ldr	w1, [x19, #72]
  40753c:	mov	w0, #0x204                 	// #516
  407540:	tst	w1, w0
  407544:	b.eq	407664 <__fxstatat@plt+0x5ac4>  // b.none
  407548:	add	x0, x19, #0x60
  40754c:	mov	w1, #0xffffffff            	// #-1
  407550:	bl	4092a0 <__fxstatat@plt+0x7700>
  407554:	mov	x0, x19
  407558:	ldp	x19, x20, [sp, #16]
  40755c:	ldp	x21, x22, [sp, #32]
  407560:	ldp	x23, x24, [sp, #48]
  407564:	ldp	x25, x26, [sp, #64]
  407568:	ldp	x27, x28, [sp, #80]
  40756c:	ldp	x29, x30, [sp], #112
  407570:	ret
  407574:	add	x0, x27, x0
  407578:	sub	x3, x27, #0x2
  40757c:	ldurb	w0, [x0, #-1]
  407580:	cmp	w0, #0x2f
  407584:	b.ne	407468 <__fxstatat@plt+0x58c8>  // b.any
  407588:	ldrb	w0, [x3, x2]
  40758c:	cmp	w0, #0x2f
  407590:	b.ne	407468 <__fxstatat@plt+0x58c8>  // b.any
  407594:	sub	x2, x2, #0x1
  407598:	cmp	x2, #0x1
  40759c:	b.ne	407588 <__fxstatat@plt+0x59e8>  // b.any
  4075a0:	b	407468 <__fxstatat@plt+0x58c8>
  4075a4:	str	xzr, [x27, #16]
  4075a8:	ldr	x0, [sp, #96]
  4075ac:	str	x27, [sp, #96]
  4075b0:	str	x27, [x0, #16]
  4075b4:	b	407444 <__fxstatat@plt+0x58a4>
  4075b8:	mov	x0, x22
  4075bc:	bl	406008 <__fxstatat@plt+0x4468>
  4075c0:	mov	x0, x26
  4075c4:	bl	401a40 <free@plt>
  4075c8:	ldr	x0, [x19, #32]
  4075cc:	bl	401a40 <free@plt>
  4075d0:	ldp	x27, x28, [sp, #80]
  4075d4:	mov	x0, x19
  4075d8:	bl	401a40 <free@plt>
  4075dc:	mov	x19, #0x0                   	// #0
  4075e0:	ldp	x21, x22, [sp, #32]
  4075e4:	ldp	x23, x24, [sp, #48]
  4075e8:	ldp	x25, x26, [sp, #64]
  4075ec:	mov	x0, x19
  4075f0:	ldp	x19, x20, [sp, #16]
  4075f4:	ldp	x29, x30, [sp], #112
  4075f8:	ret
  4075fc:	bl	401b50 <__errno_location@plt>
  407600:	mov	x19, #0x0                   	// #0
  407604:	mov	w1, #0x16                  	// #22
  407608:	ldp	x23, x24, [sp, #48]
  40760c:	str	w1, [x0]
  407610:	mov	x0, x19
  407614:	ldp	x19, x20, [sp, #16]
  407618:	ldp	x29, x30, [sp], #112
  40761c:	ret
  407620:	cbz	x24, 40765c <__fxstatat@plt+0x5abc>
  407624:	ldr	w25, [x19, #72]
  407628:	mov	x27, #0x0                   	// #0
  40762c:	ubfx	x25, x25, #10, #1
  407630:	b	407408 <__fxstatat@plt+0x5868>
  407634:	mov	x2, #0x1000                	// #4096
  407638:	b	4073b0 <__fxstatat@plt+0x5810>
  40763c:	bl	401b50 <__errno_location@plt>
  407640:	mov	x19, #0x0                   	// #0
  407644:	mov	w1, #0x16                  	// #22
  407648:	str	w1, [x0]
  40764c:	mov	x0, x19
  407650:	ldp	x19, x20, [sp, #16]
  407654:	ldp	x29, x30, [sp], #112
  407658:	ret
  40765c:	mov	x22, #0x0                   	// #0
  407660:	b	4074f0 <__fxstatat@plt+0x5950>
  407664:	ldr	w0, [x19, #44]
  407668:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  40766c:	add	x2, x2, #0x208
  407670:	bl	4065f8 <__fxstatat@plt+0x4a58>
  407674:	str	w0, [x19, #40]
  407678:	tbz	w0, #31, 407548 <__fxstatat@plt+0x59a8>
  40767c:	ldr	w0, [x19, #72]
  407680:	orr	w0, w0, #0x4
  407684:	str	w0, [x19, #72]
  407688:	b	407548 <__fxstatat@plt+0x59a8>
  40768c:	ldp	x23, x24, [sp, #48]
  407690:	b	4075ec <__fxstatat@plt+0x5a4c>
  407694:	nop
  407698:	stp	x29, x30, [sp, #-48]!
  40769c:	mov	x29, sp
  4076a0:	ldr	x1, [x0]
  4076a4:	stp	x19, x20, [sp, #16]
  4076a8:	mov	x20, x0
  4076ac:	cbz	x1, 4076f4 <__fxstatat@plt+0x5b54>
  4076b0:	ldr	x0, [x1, #88]
  4076b4:	tbz	x0, #63, 4076cc <__fxstatat@plt+0x5b2c>
  4076b8:	b	4077e8 <__fxstatat@plt+0x5c48>
  4076bc:	bl	401a40 <free@plt>
  4076c0:	ldr	x0, [x19, #88]
  4076c4:	mov	x1, x19
  4076c8:	tbnz	x0, #63, 4076ec <__fxstatat@plt+0x5b4c>
  4076cc:	ldr	x19, [x1, #16]
  4076d0:	mov	x0, x1
  4076d4:	cbnz	x19, 4076bc <__fxstatat@plt+0x5b1c>
  4076d8:	ldr	x19, [x1, #8]
  4076dc:	bl	401a40 <free@plt>
  4076e0:	mov	x1, x19
  4076e4:	ldr	x0, [x19, #88]
  4076e8:	tbz	x0, #63, 4076cc <__fxstatat@plt+0x5b2c>
  4076ec:	mov	x0, x19
  4076f0:	bl	401a40 <free@plt>
  4076f4:	ldr	x0, [x20, #8]
  4076f8:	cbz	x0, 407700 <__fxstatat@plt+0x5b60>
  4076fc:	bl	406008 <__fxstatat@plt+0x4468>
  407700:	ldr	x0, [x20, #16]
  407704:	bl	401a40 <free@plt>
  407708:	ldr	x0, [x20, #32]
  40770c:	bl	401a40 <free@plt>
  407710:	ldr	w0, [x20, #72]
  407714:	tbz	w0, #9, 407770 <__fxstatat@plt+0x5bd0>
  407718:	ldr	w0, [x20, #44]
  40771c:	tbz	w0, #31, 4077a4 <__fxstatat@plt+0x5c04>
  407720:	mov	w19, #0x0                   	// #0
  407724:	add	x0, x20, #0x60
  407728:	bl	406050 <__fxstatat@plt+0x44b0>
  40772c:	ldr	x0, [x20, #80]
  407730:	cbz	x0, 407738 <__fxstatat@plt+0x5b98>
  407734:	bl	408d98 <__fxstatat@plt+0x71f8>
  407738:	ldr	w2, [x20, #72]
  40773c:	mov	w1, #0x102                 	// #258
  407740:	ldr	x0, [x20, #88]
  407744:	tst	w2, w1
  407748:	b.eq	4077b8 <__fxstatat@plt+0x5c18>  // b.none
  40774c:	cbz	x0, 407754 <__fxstatat@plt+0x5bb4>
  407750:	bl	408d98 <__fxstatat@plt+0x71f8>
  407754:	mov	x0, x20
  407758:	bl	401a40 <free@plt>
  40775c:	cbnz	w19, 4077f8 <__fxstatat@plt+0x5c58>
  407760:	mov	w0, w19
  407764:	ldp	x19, x20, [sp, #16]
  407768:	ldp	x29, x30, [sp], #48
  40776c:	ret
  407770:	tbnz	w0, #2, 407720 <__fxstatat@plt+0x5b80>
  407774:	ldr	w0, [x20, #40]
  407778:	str	x21, [sp, #32]
  40777c:	bl	4017e0 <fchdir@plt>
  407780:	cbnz	w0, 4077c0 <__fxstatat@plt+0x5c20>
  407784:	ldr	w0, [x20, #40]
  407788:	bl	401960 <close@plt>
  40778c:	cbz	w0, 4077f0 <__fxstatat@plt+0x5c50>
  407790:	bl	401b50 <__errno_location@plt>
  407794:	mov	x21, x0
  407798:	ldr	w19, [x21]
  40779c:	ldr	x21, [sp, #32]
  4077a0:	b	407724 <__fxstatat@plt+0x5b84>
  4077a4:	bl	401960 <close@plt>
  4077a8:	cbz	w0, 407720 <__fxstatat@plt+0x5b80>
  4077ac:	bl	401b50 <__errno_location@plt>
  4077b0:	ldr	w19, [x0]
  4077b4:	b	407724 <__fxstatat@plt+0x5b84>
  4077b8:	bl	401a40 <free@plt>
  4077bc:	b	407754 <__fxstatat@plt+0x5bb4>
  4077c0:	bl	401b50 <__errno_location@plt>
  4077c4:	mov	x21, x0
  4077c8:	ldr	w0, [x20, #40]
  4077cc:	ldr	w19, [x21]
  4077d0:	bl	401960 <close@plt>
  4077d4:	cmp	w19, #0x0
  4077d8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4077dc:	b.ne	407798 <__fxstatat@plt+0x5bf8>  // b.any
  4077e0:	ldr	x21, [sp, #32]
  4077e4:	b	407724 <__fxstatat@plt+0x5b84>
  4077e8:	mov	x19, x1
  4077ec:	b	4076ec <__fxstatat@plt+0x5b4c>
  4077f0:	ldr	x21, [sp, #32]
  4077f4:	b	407720 <__fxstatat@plt+0x5b80>
  4077f8:	bl	401b50 <__errno_location@plt>
  4077fc:	str	w19, [x0]
  407800:	mov	w19, #0xffffffff            	// #-1
  407804:	b	407760 <__fxstatat@plt+0x5bc0>
  407808:	stp	x29, x30, [sp, #-48]!
  40780c:	mov	x29, sp
  407810:	stp	x19, x20, [sp, #16]
  407814:	ldr	x19, [x0]
  407818:	cbz	x19, 407a18 <__fxstatat@plt+0x5e78>
  40781c:	ldr	w1, [x0, #72]
  407820:	mov	x20, x0
  407824:	tbnz	w1, #13, 407a18 <__fxstatat@plt+0x5e78>
  407828:	ldrh	w0, [x19, #112]
  40782c:	mov	w2, #0x3                   	// #3
  407830:	strh	w2, [x19, #112]
  407834:	cmp	w0, #0x1
  407838:	b.eq	407bf4 <__fxstatat@plt+0x6054>  // b.none
  40783c:	ldrh	w2, [x19, #108]
  407840:	cmp	w0, #0x2
  407844:	b.eq	407938 <__fxstatat@plt+0x5d98>  // b.none
  407848:	cmp	w2, #0x1
  40784c:	b.eq	407a2c <__fxstatat@plt+0x5e8c>  // b.none
  407850:	stp	x21, x22, [sp, #32]
  407854:	b	407878 <__fxstatat@plt+0x5cd8>
  407858:	str	x19, [x20]
  40785c:	mov	x0, x21
  407860:	bl	401a40 <free@plt>
  407864:	ldr	x0, [x19, #88]
  407868:	cbz	x0, 407a68 <__fxstatat@plt+0x5ec8>
  40786c:	ldrh	w0, [x19, #112]
  407870:	cmp	w0, #0x4
  407874:	b.ne	407b08 <__fxstatat@plt+0x5f68>  // b.any
  407878:	mov	x21, x19
  40787c:	ldr	x19, [x19, #16]
  407880:	cbnz	x19, 407858 <__fxstatat@plt+0x5cb8>
  407884:	ldr	x22, [x21, #8]
  407888:	ldr	x0, [x22, #24]
  40788c:	cbnz	x0, 407d1c <__fxstatat@plt+0x617c>
  407890:	str	x22, [x20]
  407894:	mov	x0, x21
  407898:	bl	401a40 <free@plt>
  40789c:	ldr	x0, [x22, #88]
  4078a0:	cmn	x0, #0x1
  4078a4:	b.eq	407ca0 <__fxstatat@plt+0x6100>  // b.none
  4078a8:	ldrh	w0, [x22, #108]
  4078ac:	cmp	w0, #0xb
  4078b0:	b.eq	407bf0 <__fxstatat@plt+0x6050>  // b.none
  4078b4:	ldr	x1, [x20, #32]
  4078b8:	ldr	x0, [x22, #72]
  4078bc:	strb	wzr, [x1, x0]
  4078c0:	ldr	x0, [x22, #88]
  4078c4:	cbz	x0, 407c4c <__fxstatat@plt+0x60ac>
  4078c8:	ldrh	w0, [x22, #110]
  4078cc:	tbz	w0, #1, 4079cc <__fxstatat@plt+0x5e2c>
  4078d0:	ldr	w1, [x20, #72]
  4078d4:	ldr	w0, [x22, #68]
  4078d8:	tbnz	w1, #2, 4078f4 <__fxstatat@plt+0x5d54>
  4078dc:	tbz	w1, #9, 407dec <__fxstatat@plt+0x624c>
  4078e0:	mov	w1, w0
  4078e4:	mov	w2, #0x1                   	// #1
  4078e8:	mov	x0, x20
  4078ec:	bl	406248 <__fxstatat@plt+0x46a8>
  4078f0:	ldr	w0, [x22, #68]
  4078f4:	bl	401960 <close@plt>
  4078f8:	ldr	w0, [x20, #72]
  4078fc:	ldrh	w1, [x22, #108]
  407900:	cmp	w1, #0x2
  407904:	b.eq	407928 <__fxstatat@plt+0x5d88>  // b.none
  407908:	ldr	w1, [x22, #64]
  40790c:	cbnz	w1, 407cbc <__fxstatat@plt+0x611c>
  407910:	mov	w1, #0x6                   	// #6
  407914:	strh	w1, [x22, #108]
  407918:	mov	x2, x22
  40791c:	add	x1, x20, #0x58
  407920:	bl	406938 <__fxstatat@plt+0x4d98>
  407924:	ldr	w0, [x20, #72]
  407928:	tbnz	w0, #13, 407a10 <__fxstatat@plt+0x5e70>
  40792c:	mov	x19, x22
  407930:	ldp	x21, x22, [sp, #32]
  407934:	b	407a1c <__fxstatat@plt+0x5e7c>
  407938:	sub	w0, w2, #0xc
  40793c:	and	w0, w0, #0xffff
  407940:	cmp	w0, #0x1
  407944:	b.ls	407ba8 <__fxstatat@plt+0x6008>  // b.plast
  407948:	cmp	w2, #0x1
  40794c:	b.ne	407850 <__fxstatat@plt+0x5cb0>  // b.any
  407950:	tbz	w1, #6, 407964 <__fxstatat@plt+0x5dc4>
  407954:	ldr	x0, [x20, #24]
  407958:	ldr	x2, [x19, #120]
  40795c:	cmp	x2, x0
  407960:	b.ne	407a34 <__fxstatat@plt+0x5e94>  // b.any
  407964:	ldr	x0, [x20, #8]
  407968:	cbz	x0, 407c20 <__fxstatat@plt+0x6080>
  40796c:	tbnz	w1, #12, 407c10 <__fxstatat@plt+0x6070>
  407970:	ldr	x3, [x19, #48]
  407974:	mov	x1, x19
  407978:	mov	x0, x20
  40797c:	mov	w2, #0xffffffff            	// #-1
  407980:	bl	406628 <__fxstatat@plt+0x4a88>
  407984:	cbz	w0, 407c40 <__fxstatat@plt+0x60a0>
  407988:	bl	401b50 <__errno_location@plt>
  40798c:	ldr	w0, [x0]
  407990:	ldrh	w1, [x19, #110]
  407994:	str	w0, [x19, #64]
  407998:	orr	w1, w1, #0x1
  40799c:	strh	w1, [x19, #110]
  4079a0:	ldr	x19, [x20, #8]
  4079a4:	cbz	x19, 4079c4 <__fxstatat@plt+0x5e24>
  4079a8:	mov	x0, x19
  4079ac:	nop
  4079b0:	ldr	x1, [x0, #8]
  4079b4:	ldr	x1, [x1, #48]
  4079b8:	str	x1, [x0, #48]
  4079bc:	ldr	x0, [x0, #16]
  4079c0:	cbnz	x0, 4079b0 <__fxstatat@plt+0x5e10>
  4079c4:	str	xzr, [x20, #8]
  4079c8:	b	407b14 <__fxstatat@plt+0x5f74>
  4079cc:	tbnz	w0, #0, 407c58 <__fxstatat@plt+0x60b8>
  4079d0:	ldr	x1, [x22, #8]
  4079d4:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  4079d8:	mov	x0, x20
  4079dc:	add	x3, x3, #0x200
  4079e0:	mov	w2, #0xffffffff            	// #-1
  4079e4:	bl	406628 <__fxstatat@plt+0x4a88>
  4079e8:	cbz	w0, 407c58 <__fxstatat@plt+0x60b8>
  4079ec:	bl	401b50 <__errno_location@plt>
  4079f0:	ldr	w2, [x0]
  4079f4:	ldr	w1, [x20, #72]
  4079f8:	str	w2, [x22, #64]
  4079fc:	orr	w0, w1, #0x2000
  407a00:	ldrh	w1, [x22, #108]
  407a04:	str	w0, [x20, #72]
  407a08:	cmp	w1, #0x2
  407a0c:	b.ne	407908 <__fxstatat@plt+0x5d68>  // b.any
  407a10:	ldp	x21, x22, [sp, #32]
  407a14:	nop
  407a18:	mov	x19, #0x0                   	// #0
  407a1c:	mov	x0, x19
  407a20:	ldp	x19, x20, [sp, #16]
  407a24:	ldp	x29, x30, [sp], #48
  407a28:	ret
  407a2c:	cmp	w0, #0x4
  407a30:	b.ne	407950 <__fxstatat@plt+0x5db0>  // b.any
  407a34:	ldrh	w0, [x19, #110]
  407a38:	tbnz	w0, #1, 407d70 <__fxstatat@plt+0x61d0>
  407a3c:	ldr	x0, [x20, #8]
  407a40:	cbz	x0, 407a4c <__fxstatat@plt+0x5eac>
  407a44:	bl	406008 <__fxstatat@plt+0x4468>
  407a48:	str	xzr, [x20, #8]
  407a4c:	ldr	w0, [x20, #72]
  407a50:	mov	w1, #0x6                   	// #6
  407a54:	strh	w1, [x19, #108]
  407a58:	mov	x2, x19
  407a5c:	add	x1, x20, #0x58
  407a60:	bl	406938 <__fxstatat@plt+0x4d98>
  407a64:	b	407a1c <__fxstatat@plt+0x5e7c>
  407a68:	mov	x0, x20
  407a6c:	bl	4062c8 <__fxstatat@plt+0x4728>
  407a70:	cbnz	w0, 407d50 <__fxstatat@plt+0x61b0>
  407a74:	ldr	w2, [x20, #72]
  407a78:	mov	w1, #0x102                 	// #258
  407a7c:	ldr	x0, [x20, #88]
  407a80:	tst	w2, w1
  407a84:	b.eq	407d68 <__fxstatat@plt+0x61c8>  // b.none
  407a88:	cbz	x0, 407a90 <__fxstatat@plt+0x5ef0>
  407a8c:	bl	408d98 <__fxstatat@plt+0x71f8>
  407a90:	ldr	x2, [x19, #96]
  407a94:	add	x22, x19, #0xf8
  407a98:	ldr	x0, [x20, #32]
  407a9c:	str	x2, [x19, #72]
  407aa0:	add	x2, x2, #0x1
  407aa4:	mov	x1, x22
  407aa8:	bl	401780 <memmove@plt>
  407aac:	mov	x0, x22
  407ab0:	mov	w1, #0x2f                  	// #47
  407ab4:	bl	401970 <strrchr@plt>
  407ab8:	cbz	x0, 407ae8 <__fxstatat@plt+0x5f48>
  407abc:	cmp	x22, x0
  407ac0:	b.eq	407c60 <__fxstatat@plt+0x60c0>  // b.none
  407ac4:	add	x21, x0, #0x1
  407ac8:	mov	x0, x21
  407acc:	bl	4017b0 <strlen@plt>
  407ad0:	mov	x1, x21
  407ad4:	mov	x21, x0
  407ad8:	add	x2, x21, #0x1
  407adc:	mov	x0, x22
  407ae0:	bl	401780 <memmove@plt>
  407ae4:	str	x21, [x19, #96]
  407ae8:	ldr	w0, [x20, #72]
  407aec:	add	x1, x20, #0x58
  407af0:	ldr	x2, [x20, #32]
  407af4:	stp	x2, x2, [x19, #48]
  407af8:	bl	406570 <__fxstatat@plt+0x49d0>
  407afc:	ldrh	w0, [x19, #108]
  407b00:	ldp	x21, x22, [sp, #32]
  407b04:	b	407b58 <__fxstatat@plt+0x5fb8>
  407b08:	cmp	w0, #0x2
  407b0c:	b.eq	407d7c <__fxstatat@plt+0x61dc>  // b.none
  407b10:	ldp	x21, x22, [sp, #32]
  407b14:	mov	w4, #0x2f                  	// #47
  407b18:	ldr	x2, [x19, #8]
  407b1c:	add	x1, x19, #0xf8
  407b20:	ldr	x3, [x20, #32]
  407b24:	ldr	x0, [x2, #72]
  407b28:	ldr	x5, [x2, #56]
  407b2c:	sub	x2, x0, #0x1
  407b30:	ldrb	w5, [x5, x2]
  407b34:	cmp	w5, #0x2f
  407b38:	csel	x2, x2, x0, eq  // eq = none
  407b3c:	add	x0, x3, x2
  407b40:	add	x0, x0, #0x1
  407b44:	strb	w4, [x3, x2]
  407b48:	ldr	x2, [x19, #96]
  407b4c:	add	x2, x2, #0x1
  407b50:	bl	401780 <memmove@plt>
  407b54:	ldrh	w0, [x19, #108]
  407b58:	str	x19, [x20]
  407b5c:	cmp	w0, #0xb
  407b60:	b.eq	407bd8 <__fxstatat@plt+0x6038>  // b.none
  407b64:	cmp	w0, #0x1
  407b68:	b.ne	407a1c <__fxstatat@plt+0x5e7c>  // b.any
  407b6c:	ldr	x0, [x19, #88]
  407b70:	cbnz	x0, 407b7c <__fxstatat@plt+0x5fdc>
  407b74:	ldr	x0, [x19, #120]
  407b78:	str	x0, [x20, #24]
  407b7c:	ldr	w0, [x20, #72]
  407b80:	add	x1, x20, #0x58
  407b84:	mov	x2, x19
  407b88:	bl	406858 <__fxstatat@plt+0x4cb8>
  407b8c:	tst	w0, #0xff
  407b90:	b.ne	407a1c <__fxstatat@plt+0x5e7c>  // b.any
  407b94:	bl	401b50 <__errno_location@plt>
  407b98:	mov	x19, #0x0                   	// #0
  407b9c:	mov	w1, #0xc                   	// #12
  407ba0:	str	w1, [x0]
  407ba4:	b	407a1c <__fxstatat@plt+0x5e7c>
  407ba8:	ldr	w0, [x20, #44]
  407bac:	mov	x2, x19
  407bb0:	add	x1, x20, #0x48
  407bb4:	mov	w3, #0x1                   	// #1
  407bb8:	bl	406338 <__fxstatat@plt+0x4798>
  407bbc:	strh	w0, [x19, #108]
  407bc0:	and	w0, w0, #0xffff
  407bc4:	cmp	w0, #0x1
  407bc8:	b.eq	407dfc <__fxstatat@plt+0x625c>  // b.none
  407bcc:	str	x19, [x20]
  407bd0:	cmp	w0, #0xb
  407bd4:	b.ne	407a1c <__fxstatat@plt+0x5e7c>  // b.any
  407bd8:	ldr	x0, [x19, #168]
  407bdc:	cmp	x0, #0x2
  407be0:	b.eq	407cc8 <__fxstatat@plt+0x6128>  // b.none
  407be4:	cmp	x0, #0x1
  407be8:	b.eq	407a1c <__fxstatat@plt+0x5e7c>  // b.none
  407bec:	stp	x21, x22, [sp, #32]
  407bf0:	bl	4019a0 <abort@plt>
  407bf4:	ldr	w0, [x20, #44]
  407bf8:	add	x1, x20, #0x48
  407bfc:	mov	x2, x19
  407c00:	mov	w3, #0x0                   	// #0
  407c04:	bl	406338 <__fxstatat@plt+0x4798>
  407c08:	strh	w0, [x19, #108]
  407c0c:	b	407a1c <__fxstatat@plt+0x5e7c>
  407c10:	and	w1, w1, #0xffffefff
  407c14:	str	w1, [x20, #72]
  407c18:	bl	406008 <__fxstatat@plt+0x4468>
  407c1c:	str	xzr, [x20, #8]
  407c20:	mov	x0, x20
  407c24:	mov	w1, #0x3                   	// #3
  407c28:	bl	4069c8 <__fxstatat@plt+0x4e28>
  407c2c:	str	x0, [x20, #8]
  407c30:	cbz	x0, 407c6c <__fxstatat@plt+0x60cc>
  407c34:	mov	x19, x0
  407c38:	str	xzr, [x20, #8]
  407c3c:	b	407b14 <__fxstatat@plt+0x5f74>
  407c40:	ldr	x19, [x20, #8]
  407c44:	str	xzr, [x20, #8]
  407c48:	b	407b14 <__fxstatat@plt+0x5f74>
  407c4c:	mov	x0, x20
  407c50:	bl	4062c8 <__fxstatat@plt+0x4728>
  407c54:	cbnz	w0, 4079ec <__fxstatat@plt+0x5e4c>
  407c58:	ldr	w0, [x20, #72]
  407c5c:	b	4078fc <__fxstatat@plt+0x5d5c>
  407c60:	ldrb	w1, [x22, #1]
  407c64:	cbz	w1, 407ae8 <__fxstatat@plt+0x5f48>
  407c68:	b	407ac4 <__fxstatat@plt+0x5f24>
  407c6c:	ldr	w0, [x20, #72]
  407c70:	tbnz	w0, #13, 407a18 <__fxstatat@plt+0x5e78>
  407c74:	ldr	w1, [x19, #64]
  407c78:	cbz	w1, 407c90 <__fxstatat@plt+0x60f0>
  407c7c:	ldrh	w1, [x19, #108]
  407c80:	cmp	w1, #0x4
  407c84:	b.eq	407c90 <__fxstatat@plt+0x60f0>  // b.none
  407c88:	mov	w1, #0x7                   	// #7
  407c8c:	strh	w1, [x19, #108]
  407c90:	add	x1, x20, #0x58
  407c94:	mov	x2, x19
  407c98:	bl	406938 <__fxstatat@plt+0x4d98>
  407c9c:	b	407a1c <__fxstatat@plt+0x5e7c>
  407ca0:	mov	x0, x22
  407ca4:	bl	401a40 <free@plt>
  407ca8:	bl	401b50 <__errno_location@plt>
  407cac:	ldp	x21, x22, [sp, #32]
  407cb0:	str	wzr, [x0]
  407cb4:	str	xzr, [x20]
  407cb8:	b	407a1c <__fxstatat@plt+0x5e7c>
  407cbc:	mov	w1, #0x7                   	// #7
  407cc0:	strh	w1, [x22, #108]
  407cc4:	b	407928 <__fxstatat@plt+0x5d88>
  407cc8:	stp	x21, x22, [sp, #32]
  407ccc:	ldr	w0, [x20, #44]
  407cd0:	ldr	x21, [x19, #8]
  407cd4:	ldr	w1, [x21, #104]
  407cd8:	cbnz	w1, 407cec <__fxstatat@plt+0x614c>
  407cdc:	ldr	w2, [x20, #72]
  407ce0:	and	w2, w2, #0x18
  407ce4:	cmp	w2, #0x18
  407ce8:	b.eq	407e4c <__fxstatat@plt+0x62ac>  // b.none
  407cec:	add	x1, x20, #0x48
  407cf0:	mov	x2, x19
  407cf4:	mov	w3, #0x0                   	// #0
  407cf8:	bl	406338 <__fxstatat@plt+0x4798>
  407cfc:	ldr	w1, [x19, #136]
  407d00:	strh	w0, [x19, #108]
  407d04:	and	w0, w0, #0xffff
  407d08:	and	w1, w1, #0xf000
  407d0c:	cmp	w1, #0x4, lsl #12
  407d10:	b.eq	407dc4 <__fxstatat@plt+0x6224>  // b.none
  407d14:	ldp	x21, x22, [sp, #32]
  407d18:	b	407b64 <__fxstatat@plt+0x5fc4>
  407d1c:	ldr	x3, [x20, #32]
  407d20:	mov	w1, #0x3                   	// #3
  407d24:	ldr	x2, [x22, #72]
  407d28:	str	x22, [x20]
  407d2c:	mov	x0, x20
  407d30:	strb	wzr, [x3, x2]
  407d34:	bl	4069c8 <__fxstatat@plt+0x4e28>
  407d38:	mov	x1, x0
  407d3c:	cbnz	x0, 407db0 <__fxstatat@plt+0x6210>
  407d40:	ldr	w0, [x20, #72]
  407d44:	tbnz	w0, #13, 407a10 <__fxstatat@plt+0x5e70>
  407d48:	ldr	x22, [x21, #8]
  407d4c:	b	407890 <__fxstatat@plt+0x5cf0>
  407d50:	ldr	w0, [x20, #72]
  407d54:	mov	x19, #0x0                   	// #0
  407d58:	ldp	x21, x22, [sp, #32]
  407d5c:	orr	w0, w0, #0x2000
  407d60:	str	w0, [x20, #72]
  407d64:	b	407a1c <__fxstatat@plt+0x5e7c>
  407d68:	bl	401a40 <free@plt>
  407d6c:	b	407a90 <__fxstatat@plt+0x5ef0>
  407d70:	ldr	w0, [x19, #68]
  407d74:	bl	401960 <close@plt>
  407d78:	b	407a3c <__fxstatat@plt+0x5e9c>
  407d7c:	ldr	w0, [x20, #44]
  407d80:	mov	x2, x19
  407d84:	add	x1, x20, #0x48
  407d88:	mov	w3, #0x1                   	// #1
  407d8c:	bl	406338 <__fxstatat@plt+0x4798>
  407d90:	strh	w0, [x19, #108]
  407d94:	and	w0, w0, #0xffff
  407d98:	cmp	w0, #0x1
  407d9c:	b.eq	407e0c <__fxstatat@plt+0x626c>  // b.none
  407da0:	mov	w0, #0x3                   	// #3
  407da4:	strh	w0, [x19, #112]
  407da8:	ldp	x21, x22, [sp, #32]
  407dac:	b	407b14 <__fxstatat@plt+0x5f74>
  407db0:	mov	x0, x21
  407db4:	mov	x19, x1
  407db8:	bl	401a40 <free@plt>
  407dbc:	ldp	x21, x22, [sp, #32]
  407dc0:	b	407b14 <__fxstatat@plt+0x5f74>
  407dc4:	ldr	x1, [x19, #88]
  407dc8:	cbz	x1, 407e3c <__fxstatat@plt+0x629c>
  407dcc:	ldr	w1, [x21, #104]
  407dd0:	sub	w1, w1, #0x1
  407dd4:	cmn	w1, #0x3
  407dd8:	b.ls	407eb4 <__fxstatat@plt+0x6314>  // b.plast
  407ddc:	cmp	w0, #0x1
  407de0:	ldp	x21, x22, [sp, #32]
  407de4:	b.eq	407b7c <__fxstatat@plt+0x5fdc>  // b.none
  407de8:	b	407a1c <__fxstatat@plt+0x5e7c>
  407dec:	bl	4017e0 <fchdir@plt>
  407df0:	cbnz	w0, 407e68 <__fxstatat@plt+0x62c8>
  407df4:	ldr	w0, [x22, #68]
  407df8:	b	4078f4 <__fxstatat@plt+0x5d54>
  407dfc:	ldr	w1, [x20, #72]
  407e00:	tbz	w1, #2, 407e88 <__fxstatat@plt+0x62e8>
  407e04:	str	x19, [x20]
  407e08:	b	407b6c <__fxstatat@plt+0x5fcc>
  407e0c:	ldr	w1, [x20, #72]
  407e10:	tbnz	w1, #2, 407da0 <__fxstatat@plt+0x6200>
  407e14:	ldr	w0, [x20, #44]
  407e18:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  407e1c:	add	x2, x2, #0x208
  407e20:	bl	4065f8 <__fxstatat@plt+0x4a58>
  407e24:	str	w0, [x19, #68]
  407e28:	tbnz	w0, #31, 407ee4 <__fxstatat@plt+0x6344>
  407e2c:	ldrh	w0, [x19, #110]
  407e30:	orr	w0, w0, #0x2
  407e34:	strh	w0, [x19, #110]
  407e38:	b	407da0 <__fxstatat@plt+0x6200>
  407e3c:	cmp	w0, #0x1
  407e40:	ldp	x21, x22, [sp, #32]
  407e44:	b.eq	407b74 <__fxstatat@plt+0x5fd4>  // b.none
  407e48:	b	407a1c <__fxstatat@plt+0x5e7c>
  407e4c:	mov	w1, w0
  407e50:	mov	x0, x21
  407e54:	bl	4061a8 <__fxstatat@plt+0x4608>
  407e58:	cmp	w0, #0x2
  407e5c:	b.eq	407ebc <__fxstatat@plt+0x631c>  // b.none
  407e60:	ldr	w0, [x20, #44]
  407e64:	b	407cec <__fxstatat@plt+0x614c>
  407e68:	bl	401b50 <__errno_location@plt>
  407e6c:	ldr	w2, [x0]
  407e70:	ldr	w1, [x20, #72]
  407e74:	str	w2, [x22, #64]
  407e78:	ldr	w0, [x22, #68]
  407e7c:	orr	w1, w1, #0x2000
  407e80:	str	w1, [x20, #72]
  407e84:	b	4078f4 <__fxstatat@plt+0x5d54>
  407e88:	ldr	w0, [x20, #44]
  407e8c:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  407e90:	add	x2, x2, #0x208
  407e94:	bl	4065f8 <__fxstatat@plt+0x4a58>
  407e98:	str	w0, [x19, #68]
  407e9c:	tbnz	w0, #31, 407ec8 <__fxstatat@plt+0x6328>
  407ea0:	ldrh	w1, [x19, #110]
  407ea4:	ldrh	w0, [x19, #108]
  407ea8:	orr	w1, w1, #0x2
  407eac:	strh	w1, [x19, #110]
  407eb0:	b	407b58 <__fxstatat@plt+0x5fb8>
  407eb4:	str	w1, [x21, #104]
  407eb8:	b	407ddc <__fxstatat@plt+0x623c>
  407ebc:	ldrh	w0, [x19, #108]
  407ec0:	ldp	x21, x22, [sp, #32]
  407ec4:	b	407b64 <__fxstatat@plt+0x5fc4>
  407ec8:	bl	401b50 <__errno_location@plt>
  407ecc:	ldr	w0, [x0]
  407ed0:	mov	w1, #0x7                   	// #7
  407ed4:	str	w0, [x19, #64]
  407ed8:	strh	w1, [x19, #108]
  407edc:	str	x19, [x20]
  407ee0:	b	407a1c <__fxstatat@plt+0x5e7c>
  407ee4:	bl	401b50 <__errno_location@plt>
  407ee8:	ldr	w0, [x0]
  407eec:	mov	w1, #0x7                   	// #7
  407ef0:	str	w0, [x19, #64]
  407ef4:	strh	w1, [x19, #108]
  407ef8:	b	407da0 <__fxstatat@plt+0x6200>
  407efc:	nop
  407f00:	cmp	w2, #0x4
  407f04:	b.hi	407f14 <__fxstatat@plt+0x6374>  // b.pmore
  407f08:	mov	w0, #0x0                   	// #0
  407f0c:	strh	w2, [x1, #112]
  407f10:	ret
  407f14:	stp	x29, x30, [sp, #-16]!
  407f18:	mov	x29, sp
  407f1c:	bl	401b50 <__errno_location@plt>
  407f20:	mov	x1, x0
  407f24:	mov	w2, #0x16                  	// #22
  407f28:	mov	w0, #0x1                   	// #1
  407f2c:	str	w2, [x1]
  407f30:	ldp	x29, x30, [sp], #16
  407f34:	ret
  407f38:	stp	x29, x30, [sp, #-48]!
  407f3c:	mov	x29, sp
  407f40:	stp	x19, x20, [sp, #16]
  407f44:	mov	w20, w1
  407f48:	mov	x19, x0
  407f4c:	stp	x21, x22, [sp, #32]
  407f50:	bl	401b50 <__errno_location@plt>
  407f54:	tst	w20, #0xffffefff
  407f58:	mov	x21, x0
  407f5c:	b.ne	40803c <__fxstatat@plt+0x649c>  // b.any
  407f60:	ldr	x22, [x19]
  407f64:	str	wzr, [x0]
  407f68:	ldr	w0, [x19, #72]
  407f6c:	tbnz	w0, #13, 408058 <__fxstatat@plt+0x64b8>
  407f70:	ldrh	w0, [x22, #108]
  407f74:	cmp	w0, #0x9
  407f78:	b.eq	40806c <__fxstatat@plt+0x64cc>  // b.none
  407f7c:	cmp	w0, #0x1
  407f80:	mov	x0, #0x0                   	// #0
  407f84:	b.ne	407fe0 <__fxstatat@plt+0x6440>  // b.any
  407f88:	ldr	x0, [x19, #8]
  407f8c:	cbz	x0, 407f94 <__fxstatat@plt+0x63f4>
  407f90:	bl	406008 <__fxstatat@plt+0x4468>
  407f94:	cmp	w20, #0x1, lsl #12
  407f98:	mov	w20, #0x1                   	// #1
  407f9c:	b.ne	407fb0 <__fxstatat@plt+0x6410>  // b.any
  407fa0:	ldr	w0, [x19, #72]
  407fa4:	mov	w20, #0x2                   	// #2
  407fa8:	orr	w0, w0, #0x1000
  407fac:	str	w0, [x19, #72]
  407fb0:	ldr	x0, [x22, #88]
  407fb4:	cbnz	x0, 407fd0 <__fxstatat@plt+0x6430>
  407fb8:	ldr	x0, [x22, #48]
  407fbc:	ldrb	w0, [x0]
  407fc0:	cmp	w0, #0x2f
  407fc4:	b.eq	407fd0 <__fxstatat@plt+0x6430>  // b.none
  407fc8:	ldr	w1, [x19, #72]
  407fcc:	tbz	w1, #2, 407ff0 <__fxstatat@plt+0x6450>
  407fd0:	mov	w1, w20
  407fd4:	mov	x0, x19
  407fd8:	bl	4069c8 <__fxstatat@plt+0x4e28>
  407fdc:	str	x0, [x19, #8]
  407fe0:	ldp	x19, x20, [sp, #16]
  407fe4:	ldp	x21, x22, [sp, #32]
  407fe8:	ldp	x29, x30, [sp], #48
  407fec:	ret
  407ff0:	ldr	w0, [x19, #44]
  407ff4:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  407ff8:	add	x2, x2, #0x208
  407ffc:	bl	4065f8 <__fxstatat@plt+0x4a58>
  408000:	mov	w22, w0
  408004:	tbnz	w0, #31, 408098 <__fxstatat@plt+0x64f8>
  408008:	mov	w1, w20
  40800c:	mov	x0, x19
  408010:	bl	4069c8 <__fxstatat@plt+0x4e28>
  408014:	str	x0, [x19, #8]
  408018:	ldr	w1, [x19, #72]
  40801c:	tbnz	w1, #9, 408080 <__fxstatat@plt+0x64e0>
  408020:	mov	w0, w22
  408024:	bl	4017e0 <fchdir@plt>
  408028:	cbnz	w0, 4080a4 <__fxstatat@plt+0x6504>
  40802c:	mov	w0, w22
  408030:	bl	401960 <close@plt>
  408034:	ldr	x0, [x19, #8]
  408038:	b	407fe0 <__fxstatat@plt+0x6440>
  40803c:	mov	w1, #0x16                  	// #22
  408040:	str	w1, [x21]
  408044:	mov	x0, #0x0                   	// #0
  408048:	ldp	x19, x20, [sp, #16]
  40804c:	ldp	x21, x22, [sp, #32]
  408050:	ldp	x29, x30, [sp], #48
  408054:	ret
  408058:	mov	x0, #0x0                   	// #0
  40805c:	ldp	x19, x20, [sp, #16]
  408060:	ldp	x21, x22, [sp, #32]
  408064:	ldp	x29, x30, [sp], #48
  408068:	ret
  40806c:	ldr	x0, [x22, #16]
  408070:	ldp	x19, x20, [sp, #16]
  408074:	ldp	x21, x22, [sp, #32]
  408078:	ldp	x29, x30, [sp], #48
  40807c:	ret
  408080:	mov	x0, x19
  408084:	mov	w1, w22
  408088:	mov	w2, #0x1                   	// #1
  40808c:	bl	406248 <__fxstatat@plt+0x46a8>
  408090:	ldr	x0, [x19, #8]
  408094:	b	407fe0 <__fxstatat@plt+0x6440>
  408098:	mov	x0, #0x0                   	// #0
  40809c:	str	xzr, [x19, #8]
  4080a0:	b	407fe0 <__fxstatat@plt+0x6440>
  4080a4:	ldr	w19, [x21]
  4080a8:	mov	w0, w22
  4080ac:	bl	401960 <close@plt>
  4080b0:	str	w19, [x21]
  4080b4:	mov	x0, #0x0                   	// #0
  4080b8:	b	407fe0 <__fxstatat@plt+0x6440>
  4080bc:	nop
  4080c0:	stp	x29, x30, [sp, #-64]!
  4080c4:	cmp	x0, #0x0
  4080c8:	add	x4, sp, #0x3c
  4080cc:	mov	x29, sp
  4080d0:	stp	x19, x20, [sp, #16]
  4080d4:	csel	x19, x4, x0, eq  // eq = none
  4080d8:	mov	x20, x2
  4080dc:	mov	x0, x19
  4080e0:	str	x21, [sp, #32]
  4080e4:	mov	x21, x1
  4080e8:	bl	401760 <mbrtowc@plt>
  4080ec:	cmp	x20, #0x0
  4080f0:	mov	x20, x0
  4080f4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4080f8:	b.hi	408110 <__fxstatat@plt+0x6570>  // b.pmore
  4080fc:	mov	x0, x20
  408100:	ldp	x19, x20, [sp, #16]
  408104:	ldr	x21, [sp, #32]
  408108:	ldp	x29, x30, [sp], #64
  40810c:	ret
  408110:	mov	w0, #0x0                   	// #0
  408114:	bl	4082c8 <__fxstatat@plt+0x6728>
  408118:	tst	w0, #0xff
  40811c:	b.ne	4080fc <__fxstatat@plt+0x655c>  // b.any
  408120:	ldrb	w0, [x21]
  408124:	mov	x20, #0x1                   	// #1
  408128:	str	w0, [x19]
  40812c:	mov	x0, x20
  408130:	ldp	x19, x20, [sp, #16]
  408134:	ldr	x21, [sp, #32]
  408138:	ldp	x29, x30, [sp], #64
  40813c:	ret
  408140:	stp	x29, x30, [sp, #-32]!
  408144:	mov	x29, sp
  408148:	stp	x19, x20, [sp, #16]
  40814c:	mov	x19, x0
  408150:	bl	401840 <__fpending@plt>
  408154:	mov	x20, x0
  408158:	mov	x0, x19
  40815c:	ldr	w19, [x19]
  408160:	and	w19, w19, #0x20
  408164:	bl	4094c8 <__fxstatat@plt+0x7928>
  408168:	cbnz	w19, 408190 <__fxstatat@plt+0x65f0>
  40816c:	cbz	w0, 408184 <__fxstatat@plt+0x65e4>
  408170:	cbnz	x20, 4081a8 <__fxstatat@plt+0x6608>
  408174:	bl	401b50 <__errno_location@plt>
  408178:	ldr	w0, [x0]
  40817c:	cmp	w0, #0x9
  408180:	csetm	w0, ne  // ne = any
  408184:	ldp	x19, x20, [sp, #16]
  408188:	ldp	x29, x30, [sp], #32
  40818c:	ret
  408190:	cbnz	w0, 4081a8 <__fxstatat@plt+0x6608>
  408194:	bl	401b50 <__errno_location@plt>
  408198:	mov	x1, x0
  40819c:	mov	w0, #0xffffffff            	// #-1
  4081a0:	str	wzr, [x1]
  4081a4:	b	408184 <__fxstatat@plt+0x65e4>
  4081a8:	mov	w0, #0xffffffff            	// #-1
  4081ac:	b	408184 <__fxstatat@plt+0x65e4>
  4081b0:	mov	w1, #0xf616                	// #62998
  4081b4:	str	xzr, [x0, #16]
  4081b8:	movk	w1, #0x95, lsl #16
  4081bc:	str	w1, [x0, #24]
  4081c0:	ret
  4081c4:	nop
  4081c8:	mov	x2, x0
  4081cc:	mov	w0, #0xf616                	// #62998
  4081d0:	movk	w0, #0x95, lsl #16
  4081d4:	ldr	w3, [x2, #24]
  4081d8:	cmp	w3, w0
  4081dc:	b.ne	40824c <__fxstatat@plt+0x66ac>  // b.any
  4081e0:	ldr	x0, [x2, #16]
  4081e4:	ldr	x3, [x1, #8]
  4081e8:	cbz	x0, 408210 <__fxstatat@plt+0x6670>
  4081ec:	ldr	x4, [x2]
  4081f0:	cmp	x4, x3
  4081f4:	b.eq	408228 <__fxstatat@plt+0x6688>  // b.none
  4081f8:	add	x4, x0, #0x1
  4081fc:	str	x4, [x2, #16]
  408200:	tst	x0, x4
  408204:	mov	w0, #0x0                   	// #0
  408208:	b.eq	408240 <__fxstatat@plt+0x66a0>  // b.none
  40820c:	ret
  408210:	mov	x0, #0x1                   	// #1
  408214:	str	x0, [x2, #16]
  408218:	ldr	x1, [x1]
  40821c:	mov	w0, #0x0                   	// #0
  408220:	stp	x3, x1, [x2]
  408224:	ret
  408228:	ldr	x5, [x1]
  40822c:	ldr	x4, [x2, #8]
  408230:	cmp	x5, x4
  408234:	b.ne	4081f8 <__fxstatat@plt+0x6658>  // b.any
  408238:	mov	w0, #0x1                   	// #1
  40823c:	ret
  408240:	cbnz	x4, 408218 <__fxstatat@plt+0x6678>
  408244:	mov	w0, #0x1                   	// #1
  408248:	ret
  40824c:	stp	x29, x30, [sp, #-16]!
  408250:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  408254:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408258:	mov	x29, sp
  40825c:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  408260:	add	x3, x3, #0x270
  408264:	add	x1, x1, #0x240
  408268:	add	x0, x0, #0x258
  40826c:	mov	w2, #0x3c                  	// #60
  408270:	bl	401b40 <__assert_fail@plt>
  408274:	nop
  408278:	stp	x29, x30, [sp, #-64]!
  40827c:	mov	x29, sp
  408280:	str	x2, [sp, #56]
  408284:	mov	w2, #0x0                   	// #0
  408288:	tbnz	w1, #6, 40829c <__fxstatat@plt+0x66fc>
  40828c:	bl	4018a0 <open@plt>
  408290:	bl	409460 <__fxstatat@plt+0x78c0>
  408294:	ldp	x29, x30, [sp], #64
  408298:	ret
  40829c:	mov	w2, #0xfffffff8            	// #-8
  4082a0:	stp	w2, wzr, [sp, #40]
  4082a4:	ldr	w2, [sp, #56]
  4082a8:	add	x3, sp, #0x30
  4082ac:	add	x4, sp, #0x40
  4082b0:	stp	x4, x4, [sp, #16]
  4082b4:	str	x3, [sp, #32]
  4082b8:	bl	4018a0 <open@plt>
  4082bc:	bl	409460 <__fxstatat@plt+0x78c0>
  4082c0:	ldp	x29, x30, [sp], #64
  4082c4:	ret
  4082c8:	stp	x29, x30, [sp, #-16]!
  4082cc:	mov	x1, #0x0                   	// #0
  4082d0:	mov	x29, sp
  4082d4:	bl	401b90 <setlocale@plt>
  4082d8:	mov	w1, #0x1                   	// #1
  4082dc:	cbz	x0, 408300 <__fxstatat@plt+0x6760>
  4082e0:	ldrb	w1, [x0]
  4082e4:	cmp	w1, #0x43
  4082e8:	b.eq	40830c <__fxstatat@plt+0x676c>  // b.none
  4082ec:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4082f0:	add	x1, x1, #0x280
  4082f4:	bl	401a00 <strcmp@plt>
  4082f8:	cmp	w0, #0x0
  4082fc:	cset	w1, ne  // ne = any
  408300:	mov	w0, w1
  408304:	ldp	x29, x30, [sp], #16
  408308:	ret
  40830c:	ldrb	w2, [x0, #1]
  408310:	mov	w1, #0x0                   	// #0
  408314:	cbnz	w2, 4082ec <__fxstatat@plt+0x674c>
  408318:	mov	w0, w1
  40831c:	ldp	x29, x30, [sp], #16
  408320:	ret
  408324:	nop
  408328:	ror	x2, x0, #3
  40832c:	udiv	x0, x2, x1
  408330:	msub	x0, x0, x1, x2
  408334:	ret
  408338:	cmp	x1, x0
  40833c:	cset	w0, eq  // eq = none
  408340:	ret
  408344:	nop
  408348:	stp	x29, x30, [sp, #-32]!
  40834c:	mov	x29, sp
  408350:	str	x19, [sp, #16]
  408354:	mov	x19, x0
  408358:	mov	x0, x1
  40835c:	ldr	x1, [x19, #16]
  408360:	ldr	x2, [x19, #48]
  408364:	blr	x2
  408368:	ldr	x1, [x19, #16]
  40836c:	cmp	x1, x0
  408370:	b.ls	408388 <__fxstatat@plt+0x67e8>  // b.plast
  408374:	ldr	x1, [x19]
  408378:	ldr	x19, [sp, #16]
  40837c:	add	x0, x1, x0, lsl #4
  408380:	ldp	x29, x30, [sp], #32
  408384:	ret
  408388:	bl	4019a0 <abort@plt>
  40838c:	nop
  408390:	stp	x29, x30, [sp, #-64]!
  408394:	mov	x29, sp
  408398:	str	x23, [sp, #48]
  40839c:	mov	x23, x2
  4083a0:	stp	x19, x20, [sp, #16]
  4083a4:	mov	x20, x1
  4083a8:	stp	x21, x22, [sp, #32]
  4083ac:	and	w22, w3, #0xff
  4083b0:	mov	x21, x0
  4083b4:	bl	408348 <__fxstatat@plt+0x67a8>
  4083b8:	str	x0, [x23]
  4083bc:	ldr	x1, [x0]
  4083c0:	cbz	x1, 40844c <__fxstatat@plt+0x68ac>
  4083c4:	mov	x19, x0
  4083c8:	cmp	x1, x20
  4083cc:	b.eq	4084a4 <__fxstatat@plt+0x6904>  // b.none
  4083d0:	ldr	x2, [x21, #56]
  4083d4:	mov	x0, x20
  4083d8:	blr	x2
  4083dc:	tst	w0, #0xff
  4083e0:	b.eq	408444 <__fxstatat@plt+0x68a4>  // b.none
  4083e4:	ldr	x0, [x19]
  4083e8:	cbz	w22, 408450 <__fxstatat@plt+0x68b0>
  4083ec:	ldr	x1, [x19, #8]
  4083f0:	cbz	x1, 40849c <__fxstatat@plt+0x68fc>
  4083f4:	ldp	x2, x3, [x1]
  4083f8:	stp	x2, x3, [x19]
  4083fc:	str	xzr, [x1]
  408400:	ldp	x19, x20, [sp, #16]
  408404:	ldr	x2, [x21, #72]
  408408:	str	x2, [x1, #8]
  40840c:	str	x1, [x21, #72]
  408410:	ldp	x21, x22, [sp, #32]
  408414:	ldr	x23, [sp, #48]
  408418:	ldp	x29, x30, [sp], #64
  40841c:	ret
  408420:	ldr	x1, [x2]
  408424:	mov	x0, x20
  408428:	cmp	x1, x20
  40842c:	b.eq	408464 <__fxstatat@plt+0x68c4>  // b.none
  408430:	ldr	x2, [x21, #56]
  408434:	blr	x2
  408438:	tst	w0, #0xff
  40843c:	b.ne	408464 <__fxstatat@plt+0x68c4>  // b.any
  408440:	ldr	x19, [x19, #8]
  408444:	ldr	x2, [x19, #8]
  408448:	cbnz	x2, 408420 <__fxstatat@plt+0x6880>
  40844c:	mov	x0, #0x0                   	// #0
  408450:	ldp	x19, x20, [sp, #16]
  408454:	ldp	x21, x22, [sp, #32]
  408458:	ldr	x23, [sp, #48]
  40845c:	ldp	x29, x30, [sp], #64
  408460:	ret
  408464:	ldr	x1, [x19, #8]
  408468:	ldr	x0, [x1]
  40846c:	cbz	w22, 408450 <__fxstatat@plt+0x68b0>
  408470:	ldr	x2, [x1, #8]
  408474:	str	x2, [x19, #8]
  408478:	str	xzr, [x1]
  40847c:	ldp	x19, x20, [sp, #16]
  408480:	ldr	x2, [x21, #72]
  408484:	str	x2, [x1, #8]
  408488:	str	x1, [x21, #72]
  40848c:	ldp	x21, x22, [sp, #32]
  408490:	ldr	x23, [sp, #48]
  408494:	ldp	x29, x30, [sp], #64
  408498:	ret
  40849c:	str	xzr, [x19]
  4084a0:	b	408450 <__fxstatat@plt+0x68b0>
  4084a4:	mov	x0, x1
  4084a8:	b	4083e8 <__fxstatat@plt+0x6848>
  4084ac:	nop
  4084b0:	ldr	x3, [x0]
  4084b4:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4084b8:	add	x2, x2, #0x2f8
  4084bc:	mov	x1, x0
  4084c0:	cmp	x3, x2
  4084c4:	b.eq	40854c <__fxstatat@plt+0x69ac>  // b.none
  4084c8:	mov	w0, #0xcccd                	// #52429
  4084cc:	ldr	s1, [x3, #8]
  4084d0:	movk	w0, #0x3dcc, lsl #16
  4084d4:	fmov	s0, w0
  4084d8:	fcmpe	s1, s0
  4084dc:	b.le	408540 <__fxstatat@plt+0x69a0>
  4084e0:	mov	w0, #0x6666                	// #26214
  4084e4:	movk	w0, #0x3f66, lsl #16
  4084e8:	fmov	s2, w0
  4084ec:	fcmpe	s1, s2
  4084f0:	b.pl	408540 <__fxstatat@plt+0x69a0>  // b.nfrst
  4084f4:	mov	w0, #0xcccd                	// #52429
  4084f8:	ldr	s3, [x3, #12]
  4084fc:	movk	w0, #0x3f8c, lsl #16
  408500:	fmov	s2, w0
  408504:	fcmpe	s3, s2
  408508:	b.le	408540 <__fxstatat@plt+0x69a0>
  40850c:	ldr	s2, [x3]
  408510:	fcmpe	s2, #0.0
  408514:	b.lt	408540 <__fxstatat@plt+0x69a0>  // b.tstop
  408518:	fadd	s0, s2, s0
  40851c:	ldr	s2, [x3, #4]
  408520:	fcmpe	s0, s2
  408524:	b.pl	408540 <__fxstatat@plt+0x69a0>  // b.nfrst
  408528:	fmov	s3, #1.000000000000000000e+00
  40852c:	fcmpe	s2, s3
  408530:	b.hi	408540 <__fxstatat@plt+0x69a0>  // b.pmore
  408534:	fcmpe	s1, s0
  408538:	mov	w0, #0x1                   	// #1
  40853c:	b.gt	408548 <__fxstatat@plt+0x69a8>
  408540:	mov	w0, #0x0                   	// #0
  408544:	str	x2, [x1]
  408548:	ret
  40854c:	mov	w0, #0x1                   	// #1
  408550:	ret
  408554:	nop
  408558:	tst	w1, #0xff
  40855c:	b.ne	408580 <__fxstatat@plt+0x69e0>  // b.any
  408560:	ucvtf	s1, x0
  408564:	mov	w0, #0x5f800000            	// #1602224128
  408568:	fmov	s2, w0
  40856c:	mov	x0, #0x0                   	// #0
  408570:	fdiv	s0, s1, s0
  408574:	fcmpe	s0, s2
  408578:	b.ge	408600 <__fxstatat@plt+0x6a60>  // b.tcont
  40857c:	fcvtzu	x0, s0
  408580:	cmp	x0, #0xa
  408584:	mov	x1, #0xa                   	// #10
  408588:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40858c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408590:	orr	x0, x0, #0x1
  408594:	movk	x5, #0xaaab
  408598:	cmn	x0, #0x1
  40859c:	b.eq	4085fc <__fxstatat@plt+0x6a5c>  // b.none
  4085a0:	umulh	x1, x0, x5
  4085a4:	cmp	x0, #0x9
  4085a8:	and	x2, x1, #0xfffffffffffffffe
  4085ac:	add	x1, x2, x1, lsr #1
  4085b0:	sub	x1, x0, x1
  4085b4:	b.ls	4085ec <__fxstatat@plt+0x6a4c>  // b.plast
  4085b8:	cbz	x1, 4085f0 <__fxstatat@plt+0x6a50>
  4085bc:	mov	x4, #0x10                  	// #16
  4085c0:	mov	x3, #0x9                   	// #9
  4085c4:	mov	x2, #0x3                   	// #3
  4085c8:	b	4085d0 <__fxstatat@plt+0x6a30>
  4085cc:	cbz	x1, 4085f0 <__fxstatat@plt+0x6a50>
  4085d0:	add	x2, x2, #0x2
  4085d4:	add	x3, x3, x4
  4085d8:	cmp	x0, x3
  4085dc:	add	x4, x4, #0x8
  4085e0:	udiv	x1, x0, x2
  4085e4:	msub	x1, x1, x2, x0
  4085e8:	b.hi	4085cc <__fxstatat@plt+0x6a2c>  // b.pmore
  4085ec:	cbnz	x1, 408604 <__fxstatat@plt+0x6a64>
  4085f0:	add	x0, x0, #0x2
  4085f4:	cmn	x0, #0x1
  4085f8:	b.ne	4085a0 <__fxstatat@plt+0x6a00>  // b.any
  4085fc:	mov	x0, #0x0                   	// #0
  408600:	ret
  408604:	cmp	xzr, x0, lsr #61
  408608:	cset	x1, ne  // ne = any
  40860c:	tbnz	x0, #60, 4085fc <__fxstatat@plt+0x6a5c>
  408610:	cbnz	x1, 4085fc <__fxstatat@plt+0x6a5c>
  408614:	ret
  408618:	stp	x29, x30, [sp, #-64]!
  40861c:	mov	x29, sp
  408620:	stp	x19, x20, [sp, #16]
  408624:	mov	x20, x0
  408628:	stp	x21, x22, [sp, #32]
  40862c:	ldp	x22, x0, [x1]
  408630:	stp	x23, x24, [sp, #48]
  408634:	mov	x23, x1
  408638:	and	w24, w2, #0xff
  40863c:	cmp	x22, x0
  408640:	b.cc	408654 <__fxstatat@plt+0x6ab4>  // b.lo, b.ul, b.last
  408644:	b	4086b4 <__fxstatat@plt+0x6b14>
  408648:	add	x22, x22, #0x10
  40864c:	cmp	x0, x22
  408650:	b.ls	4086b4 <__fxstatat@plt+0x6b14>  // b.plast
  408654:	ldr	x21, [x22]
  408658:	cbz	x21, 408648 <__fxstatat@plt+0x6aa8>
  40865c:	ldr	x19, [x22, #8]
  408660:	cbz	x19, 40869c <__fxstatat@plt+0x6afc>
  408664:	nop
  408668:	ldr	x21, [x19]
  40866c:	mov	x0, x20
  408670:	mov	x1, x21
  408674:	bl	408348 <__fxstatat@plt+0x67a8>
  408678:	ldr	x3, [x0]
  40867c:	mov	x2, x19
  408680:	ldr	x19, [x19, #8]
  408684:	cbz	x3, 4086d0 <__fxstatat@plt+0x6b30>
  408688:	ldr	x1, [x0, #8]
  40868c:	str	x1, [x2, #8]
  408690:	str	x2, [x0, #8]
  408694:	cbnz	x19, 408668 <__fxstatat@plt+0x6ac8>
  408698:	ldr	x21, [x22]
  40869c:	str	xzr, [x22, #8]
  4086a0:	cbz	w24, 4086f8 <__fxstatat@plt+0x6b58>
  4086a4:	ldr	x0, [x23, #8]
  4086a8:	add	x22, x22, #0x10
  4086ac:	cmp	x0, x22
  4086b0:	b.hi	408654 <__fxstatat@plt+0x6ab4>  // b.pmore
  4086b4:	mov	w24, #0x1                   	// #1
  4086b8:	mov	w0, w24
  4086bc:	ldp	x19, x20, [sp, #16]
  4086c0:	ldp	x21, x22, [sp, #32]
  4086c4:	ldp	x23, x24, [sp, #48]
  4086c8:	ldp	x29, x30, [sp], #64
  4086cc:	ret
  4086d0:	ldr	x1, [x20, #24]
  4086d4:	str	x21, [x0]
  4086d8:	add	x1, x1, #0x1
  4086dc:	str	x1, [x20, #24]
  4086e0:	str	xzr, [x2]
  4086e4:	ldr	x0, [x20, #72]
  4086e8:	str	x0, [x2, #8]
  4086ec:	str	x2, [x20, #72]
  4086f0:	cbnz	x19, 408668 <__fxstatat@plt+0x6ac8>
  4086f4:	b	408698 <__fxstatat@plt+0x6af8>
  4086f8:	mov	x1, x21
  4086fc:	mov	x0, x20
  408700:	bl	408348 <__fxstatat@plt+0x67a8>
  408704:	mov	x19, x0
  408708:	ldr	x0, [x0]
  40870c:	cbz	x0, 408744 <__fxstatat@plt+0x6ba4>
  408710:	ldr	x0, [x20, #72]
  408714:	cbz	x0, 408758 <__fxstatat@plt+0x6bb8>
  408718:	ldr	x1, [x0, #8]
  40871c:	str	x1, [x20, #72]
  408720:	ldr	x1, [x19, #8]
  408724:	stp	x21, x1, [x0]
  408728:	str	x0, [x19, #8]
  40872c:	ldr	x1, [x23, #24]
  408730:	str	xzr, [x22]
  408734:	sub	x1, x1, #0x1
  408738:	str	x1, [x23, #24]
  40873c:	ldr	x0, [x23, #8]
  408740:	b	408648 <__fxstatat@plt+0x6aa8>
  408744:	ldr	x0, [x20, #24]
  408748:	str	x21, [x19]
  40874c:	add	x0, x0, #0x1
  408750:	str	x0, [x20, #24]
  408754:	b	40872c <__fxstatat@plt+0x6b8c>
  408758:	mov	x0, #0x10                  	// #16
  40875c:	bl	401890 <malloc@plt>
  408760:	cbnz	x0, 408720 <__fxstatat@plt+0x6b80>
  408764:	mov	w0, w24
  408768:	ldp	x19, x20, [sp, #16]
  40876c:	ldp	x21, x22, [sp, #32]
  408770:	ldp	x23, x24, [sp, #48]
  408774:	ldp	x29, x30, [sp], #64
  408778:	ret
  40877c:	nop
  408780:	ldr	x0, [x0, #16]
  408784:	ret
  408788:	ldr	x0, [x0, #24]
  40878c:	ret
  408790:	ldr	x0, [x0, #32]
  408794:	ret
  408798:	ldp	x3, x4, [x0]
  40879c:	mov	x0, #0x0                   	// #0
  4087a0:	cmp	x3, x4
  4087a4:	b.cc	4087b8 <__fxstatat@plt+0x6c18>  // b.lo, b.ul, b.last
  4087a8:	b	4087f0 <__fxstatat@plt+0x6c50>
  4087ac:	add	x3, x3, #0x10
  4087b0:	cmp	x3, x4
  4087b4:	b.cs	4087f0 <__fxstatat@plt+0x6c50>  // b.hs, b.nlast
  4087b8:	ldr	x1, [x3]
  4087bc:	cbz	x1, 4087ac <__fxstatat@plt+0x6c0c>
  4087c0:	ldr	x1, [x3, #8]
  4087c4:	mov	x2, #0x1                   	// #1
  4087c8:	cbz	x1, 4087dc <__fxstatat@plt+0x6c3c>
  4087cc:	nop
  4087d0:	ldr	x1, [x1, #8]
  4087d4:	add	x2, x2, #0x1
  4087d8:	cbnz	x1, 4087d0 <__fxstatat@plt+0x6c30>
  4087dc:	cmp	x0, x2
  4087e0:	add	x3, x3, #0x10
  4087e4:	csel	x0, x0, x2, cs  // cs = hs, nlast
  4087e8:	cmp	x3, x4
  4087ec:	b.cc	4087b8 <__fxstatat@plt+0x6c18>  // b.lo, b.ul, b.last
  4087f0:	ret
  4087f4:	nop
  4087f8:	ldp	x3, x4, [x0]
  4087fc:	mov	x6, x0
  408800:	mov	x2, #0x0                   	// #0
  408804:	mov	x5, #0x0                   	// #0
  408808:	cmp	x3, x4
  40880c:	b.cc	408820 <__fxstatat@plt+0x6c80>  // b.lo, b.ul, b.last
  408810:	b	408850 <__fxstatat@plt+0x6cb0>
  408814:	add	x3, x3, #0x10
  408818:	cmp	x3, x4
  40881c:	b.cs	408850 <__fxstatat@plt+0x6cb0>  // b.hs, b.nlast
  408820:	ldr	x1, [x3]
  408824:	cbz	x1, 408814 <__fxstatat@plt+0x6c74>
  408828:	ldr	x1, [x3, #8]
  40882c:	add	x5, x5, #0x1
  408830:	add	x2, x2, #0x1
  408834:	cbz	x1, 408814 <__fxstatat@plt+0x6c74>
  408838:	ldr	x1, [x1, #8]
  40883c:	add	x2, x2, #0x1
  408840:	cbnz	x1, 408838 <__fxstatat@plt+0x6c98>
  408844:	add	x3, x3, #0x10
  408848:	cmp	x3, x4
  40884c:	b.cc	408820 <__fxstatat@plt+0x6c80>  // b.lo, b.ul, b.last
  408850:	ldr	x1, [x6, #24]
  408854:	mov	w0, #0x0                   	// #0
  408858:	cmp	x1, x5
  40885c:	b.eq	408864 <__fxstatat@plt+0x6cc4>  // b.none
  408860:	ret
  408864:	ldr	x0, [x6, #32]
  408868:	cmp	x0, x2
  40886c:	cset	w0, eq  // eq = none
  408870:	ret
  408874:	nop
  408878:	stp	x29, x30, [sp, #-48]!
  40887c:	mov	x29, sp
  408880:	ldp	x4, x5, [x0]
  408884:	stp	x19, x20, [sp, #16]
  408888:	mov	x20, x1
  40888c:	stp	x21, x22, [sp, #32]
  408890:	mov	x19, #0x0                   	// #0
  408894:	ldp	x21, x22, [x0, #16]
  408898:	cmp	x4, x5
  40889c:	ldr	x3, [x0, #32]
  4088a0:	b.cc	4088b4 <__fxstatat@plt+0x6d14>  // b.lo, b.ul, b.last
  4088a4:	b	4088e8 <__fxstatat@plt+0x6d48>
  4088a8:	add	x4, x4, #0x10
  4088ac:	cmp	x4, x5
  4088b0:	b.cs	4088e8 <__fxstatat@plt+0x6d48>  // b.hs, b.nlast
  4088b4:	ldr	x0, [x4]
  4088b8:	cbz	x0, 4088a8 <__fxstatat@plt+0x6d08>
  4088bc:	ldr	x0, [x4, #8]
  4088c0:	mov	x2, #0x1                   	// #1
  4088c4:	cbz	x0, 4088d4 <__fxstatat@plt+0x6d34>
  4088c8:	ldr	x0, [x0, #8]
  4088cc:	add	x2, x2, #0x1
  4088d0:	cbnz	x0, 4088c8 <__fxstatat@plt+0x6d28>
  4088d4:	cmp	x19, x2
  4088d8:	add	x4, x4, #0x10
  4088dc:	csel	x19, x19, x2, cs  // cs = hs, nlast
  4088e0:	cmp	x4, x5
  4088e4:	b.cc	4088b4 <__fxstatat@plt+0x6d14>  // b.lo, b.ul, b.last
  4088e8:	mov	x0, x20
  4088ec:	mov	w1, #0x1                   	// #1
  4088f0:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4088f4:	add	x2, x2, #0x288
  4088f8:	bl	4019f0 <__fprintf_chk@plt>
  4088fc:	mov	x3, x21
  408900:	mov	x0, x20
  408904:	mov	w1, #0x1                   	// #1
  408908:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  40890c:	add	x2, x2, #0x2a0
  408910:	bl	4019f0 <__fprintf_chk@plt>
  408914:	ucvtf	d1, x22
  408918:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40891c:	fmov	d2, x0
  408920:	ucvtf	d0, x21
  408924:	mov	x3, x22
  408928:	mov	x0, x20
  40892c:	mov	w1, #0x1                   	// #1
  408930:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  408934:	fmul	d1, d1, d2
  408938:	add	x2, x2, #0x2b8
  40893c:	fdiv	d0, d1, d0
  408940:	bl	4019f0 <__fprintf_chk@plt>
  408944:	mov	x3, x19
  408948:	mov	x0, x20
  40894c:	ldp	x19, x20, [sp, #16]
  408950:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  408954:	ldp	x21, x22, [sp, #32]
  408958:	add	x2, x2, #0x2e0
  40895c:	ldp	x29, x30, [sp], #48
  408960:	mov	w1, #0x1                   	// #1
  408964:	b	4019f0 <__fprintf_chk@plt>
  408968:	stp	x29, x30, [sp, #-48]!
  40896c:	mov	x29, sp
  408970:	stp	x19, x20, [sp, #16]
  408974:	mov	x20, x1
  408978:	str	x21, [sp, #32]
  40897c:	mov	x21, x0
  408980:	bl	408348 <__fxstatat@plt+0x67a8>
  408984:	ldr	x1, [x0]
  408988:	cbz	x1, 4089bc <__fxstatat@plt+0x6e1c>
  40898c:	mov	x19, x0
  408990:	b	408998 <__fxstatat@plt+0x6df8>
  408994:	ldr	x1, [x19]
  408998:	mov	x0, x20
  40899c:	cmp	x1, x20
  4089a0:	b.eq	4089d4 <__fxstatat@plt+0x6e34>  // b.none
  4089a4:	ldr	x2, [x21, #56]
  4089a8:	blr	x2
  4089ac:	tst	w0, #0xff
  4089b0:	b.ne	4089d0 <__fxstatat@plt+0x6e30>  // b.any
  4089b4:	ldr	x19, [x19, #8]
  4089b8:	cbnz	x19, 408994 <__fxstatat@plt+0x6df4>
  4089bc:	mov	x0, #0x0                   	// #0
  4089c0:	ldp	x19, x20, [sp, #16]
  4089c4:	ldr	x21, [sp, #32]
  4089c8:	ldp	x29, x30, [sp], #48
  4089cc:	ret
  4089d0:	ldr	x20, [x19]
  4089d4:	mov	x0, x20
  4089d8:	ldp	x19, x20, [sp, #16]
  4089dc:	ldr	x21, [sp, #32]
  4089e0:	ldp	x29, x30, [sp], #48
  4089e4:	ret
  4089e8:	ldr	x1, [x0, #32]
  4089ec:	cbz	x1, 408a18 <__fxstatat@plt+0x6e78>
  4089f0:	ldp	x1, x2, [x0]
  4089f4:	cmp	x1, x2
  4089f8:	b.cc	408a0c <__fxstatat@plt+0x6e6c>  // b.lo, b.ul, b.last
  4089fc:	b	408a20 <__fxstatat@plt+0x6e80>
  408a00:	add	x1, x1, #0x10
  408a04:	cmp	x1, x2
  408a08:	b.cs	408a20 <__fxstatat@plt+0x6e80>  // b.hs, b.nlast
  408a0c:	ldr	x0, [x1]
  408a10:	cbz	x0, 408a00 <__fxstatat@plt+0x6e60>
  408a14:	ret
  408a18:	mov	x0, #0x0                   	// #0
  408a1c:	ret
  408a20:	stp	x29, x30, [sp, #-16]!
  408a24:	mov	x29, sp
  408a28:	bl	4019a0 <abort@plt>
  408a2c:	nop
  408a30:	stp	x29, x30, [sp, #-32]!
  408a34:	mov	x29, sp
  408a38:	stp	x19, x20, [sp, #16]
  408a3c:	mov	x20, x0
  408a40:	mov	x19, x1
  408a44:	bl	408348 <__fxstatat@plt+0x67a8>
  408a48:	mov	x3, x0
  408a4c:	mov	x2, x0
  408a50:	b	408a58 <__fxstatat@plt+0x6eb8>
  408a54:	cbz	x2, 408a68 <__fxstatat@plt+0x6ec8>
  408a58:	ldp	x4, x2, [x2]
  408a5c:	cmp	x4, x19
  408a60:	b.ne	408a54 <__fxstatat@plt+0x6eb4>  // b.any
  408a64:	cbnz	x2, 408a94 <__fxstatat@plt+0x6ef4>
  408a68:	ldr	x1, [x20, #8]
  408a6c:	b	408a78 <__fxstatat@plt+0x6ed8>
  408a70:	ldr	x0, [x3]
  408a74:	cbnz	x0, 408a88 <__fxstatat@plt+0x6ee8>
  408a78:	add	x3, x3, #0x10
  408a7c:	cmp	x1, x3
  408a80:	b.hi	408a70 <__fxstatat@plt+0x6ed0>  // b.pmore
  408a84:	mov	x0, #0x0                   	// #0
  408a88:	ldp	x19, x20, [sp, #16]
  408a8c:	ldp	x29, x30, [sp], #32
  408a90:	ret
  408a94:	ldr	x0, [x2]
  408a98:	ldp	x19, x20, [sp, #16]
  408a9c:	ldp	x29, x30, [sp], #32
  408aa0:	ret
  408aa4:	nop
  408aa8:	ldp	x5, x3, [x0]
  408aac:	mov	x6, x0
  408ab0:	cmp	x3, x5
  408ab4:	b.ls	408b04 <__fxstatat@plt+0x6f64>  // b.plast
  408ab8:	sub	x4, x1, #0x8
  408abc:	mov	x0, #0x0                   	// #0
  408ac0:	ldr	x1, [x5]
  408ac4:	cbnz	x1, 408ad8 <__fxstatat@plt+0x6f38>
  408ac8:	add	x5, x5, #0x10
  408acc:	cmp	x3, x5
  408ad0:	b.hi	408ac0 <__fxstatat@plt+0x6f20>  // b.pmore
  408ad4:	ret
  408ad8:	mov	x1, x5
  408adc:	nop
  408ae0:	cmp	x2, x0
  408ae4:	b.ls	408ad4 <__fxstatat@plt+0x6f34>  // b.plast
  408ae8:	add	x0, x0, #0x1
  408aec:	ldr	x3, [x1]
  408af0:	str	x3, [x4, x0, lsl #3]
  408af4:	ldr	x1, [x1, #8]
  408af8:	cbnz	x1, 408ae0 <__fxstatat@plt+0x6f40>
  408afc:	ldr	x3, [x6, #8]
  408b00:	b	408ac8 <__fxstatat@plt+0x6f28>
  408b04:	mov	x0, #0x0                   	// #0
  408b08:	ret
  408b0c:	nop
  408b10:	stp	x29, x30, [sp, #-64]!
  408b14:	mov	x29, sp
  408b18:	stp	x21, x22, [sp, #32]
  408b1c:	mov	x21, x1
  408b20:	stp	x23, x24, [sp, #48]
  408b24:	ldp	x23, x1, [x0]
  408b28:	stp	x19, x20, [sp, #16]
  408b2c:	cmp	x1, x23
  408b30:	b.ls	408b9c <__fxstatat@plt+0x6ffc>  // b.plast
  408b34:	mov	x24, x0
  408b38:	mov	x22, x2
  408b3c:	mov	x20, #0x0                   	// #0
  408b40:	ldr	x0, [x23]
  408b44:	cbnz	x0, 408b6c <__fxstatat@plt+0x6fcc>
  408b48:	add	x23, x23, #0x10
  408b4c:	cmp	x1, x23
  408b50:	b.hi	408b40 <__fxstatat@plt+0x6fa0>  // b.pmore
  408b54:	mov	x0, x20
  408b58:	ldp	x19, x20, [sp, #16]
  408b5c:	ldp	x21, x22, [sp, #32]
  408b60:	ldp	x23, x24, [sp, #48]
  408b64:	ldp	x29, x30, [sp], #64
  408b68:	ret
  408b6c:	mov	x19, x23
  408b70:	b	408b78 <__fxstatat@plt+0x6fd8>
  408b74:	ldr	x0, [x19]
  408b78:	mov	x1, x22
  408b7c:	blr	x21
  408b80:	tst	w0, #0xff
  408b84:	b.eq	408b54 <__fxstatat@plt+0x6fb4>  // b.none
  408b88:	ldr	x19, [x19, #8]
  408b8c:	add	x20, x20, #0x1
  408b90:	cbnz	x19, 408b74 <__fxstatat@plt+0x6fd4>
  408b94:	ldr	x1, [x24, #8]
  408b98:	b	408b48 <__fxstatat@plt+0x6fa8>
  408b9c:	mov	x20, #0x0                   	// #0
  408ba0:	b	408b54 <__fxstatat@plt+0x6fb4>
  408ba4:	nop
  408ba8:	ldrb	w4, [x0]
  408bac:	mov	x2, #0x0                   	// #0
  408bb0:	cbz	w4, 408bd4 <__fxstatat@plt+0x7034>
  408bb4:	nop
  408bb8:	lsl	x3, x2, #5
  408bbc:	sub	x2, x3, x2
  408bc0:	add	x2, x2, w4, uxtb
  408bc4:	ldrb	w4, [x0, #1]!
  408bc8:	udiv	x3, x2, x1
  408bcc:	msub	x2, x3, x1, x2
  408bd0:	cbnz	w4, 408bb8 <__fxstatat@plt+0x7018>
  408bd4:	mov	x0, x2
  408bd8:	ret
  408bdc:	nop
  408be0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408be4:	add	x1, x1, #0x2f8
  408be8:	ldp	x2, x3, [x1]
  408bec:	stp	x2, x3, [x0]
  408bf0:	ldr	w1, [x1, #16]
  408bf4:	str	w1, [x0, #16]
  408bf8:	ret
  408bfc:	nop
  408c00:	stp	x29, x30, [sp, #-64]!
  408c04:	cmp	x2, #0x0
  408c08:	mov	x29, sp
  408c0c:	stp	x21, x22, [sp, #32]
  408c10:	mov	x22, x2
  408c14:	adrp	x2, 408000 <__fxstatat@plt+0x6460>
  408c18:	add	x2, x2, #0x328
  408c1c:	stp	x19, x20, [sp, #16]
  408c20:	csel	x22, x2, x22, eq  // eq = none
  408c24:	cmp	x3, #0x0
  408c28:	adrp	x2, 408000 <__fxstatat@plt+0x6460>
  408c2c:	add	x2, x2, #0x338
  408c30:	mov	x20, x1
  408c34:	csel	x21, x2, x3, eq  // eq = none
  408c38:	stp	x23, x24, [sp, #48]
  408c3c:	mov	x24, x0
  408c40:	mov	x23, x4
  408c44:	mov	x0, #0x50                  	// #80
  408c48:	bl	401890 <malloc@plt>
  408c4c:	mov	x19, x0
  408c50:	cbz	x0, 408cb4 <__fxstatat@plt+0x7114>
  408c54:	cmp	x20, #0x0
  408c58:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408c5c:	add	x1, x1, #0x2f8
  408c60:	csel	x20, x1, x20, eq  // eq = none
  408c64:	str	x20, [x0, #40]!
  408c68:	bl	4084b0 <__fxstatat@plt+0x6910>
  408c6c:	tst	w0, #0xff
  408c70:	b.eq	408ccc <__fxstatat@plt+0x712c>  // b.none
  408c74:	ldrb	w1, [x20, #16]
  408c78:	mov	x0, x24
  408c7c:	ldr	s0, [x20, #8]
  408c80:	bl	408558 <__fxstatat@plt+0x69b8>
  408c84:	str	x0, [x19, #16]
  408c88:	mov	x20, x0
  408c8c:	cbz	x0, 408ccc <__fxstatat@plt+0x712c>
  408c90:	mov	x1, #0x10                  	// #16
  408c94:	bl	401910 <calloc@plt>
  408c98:	str	x0, [x19]
  408c9c:	cbz	x0, 408ccc <__fxstatat@plt+0x712c>
  408ca0:	add	x20, x0, x20, lsl #4
  408ca4:	str	x20, [x19, #8]
  408ca8:	stp	xzr, xzr, [x19, #24]
  408cac:	stp	x22, x21, [x19, #48]
  408cb0:	stp	x23, xzr, [x19, #64]
  408cb4:	mov	x0, x19
  408cb8:	ldp	x19, x20, [sp, #16]
  408cbc:	ldp	x21, x22, [sp, #32]
  408cc0:	ldp	x23, x24, [sp, #48]
  408cc4:	ldp	x29, x30, [sp], #64
  408cc8:	ret
  408ccc:	mov	x0, x19
  408cd0:	mov	x19, #0x0                   	// #0
  408cd4:	bl	401a40 <free@plt>
  408cd8:	mov	x0, x19
  408cdc:	ldp	x19, x20, [sp, #16]
  408ce0:	ldp	x21, x22, [sp, #32]
  408ce4:	ldp	x23, x24, [sp, #48]
  408ce8:	ldp	x29, x30, [sp], #64
  408cec:	ret
  408cf0:	stp	x29, x30, [sp, #-48]!
  408cf4:	mov	x29, sp
  408cf8:	ldr	x1, [x0, #8]
  408cfc:	str	x21, [sp, #32]
  408d00:	ldr	x21, [x0]
  408d04:	stp	x19, x20, [sp, #16]
  408d08:	mov	x20, x0
  408d0c:	cmp	x21, x1
  408d10:	b.cc	408d24 <__fxstatat@plt+0x7184>  // b.lo, b.ul, b.last
  408d14:	b	408d80 <__fxstatat@plt+0x71e0>
  408d18:	add	x21, x21, #0x10
  408d1c:	cmp	x1, x21
  408d20:	b.ls	408d80 <__fxstatat@plt+0x71e0>  // b.plast
  408d24:	ldr	x0, [x21]
  408d28:	cbz	x0, 408d18 <__fxstatat@plt+0x7178>
  408d2c:	ldr	x19, [x21, #8]
  408d30:	ldr	x1, [x20, #64]
  408d34:	cbz	x19, 408d60 <__fxstatat@plt+0x71c0>
  408d38:	cbz	x1, 408d48 <__fxstatat@plt+0x71a8>
  408d3c:	ldr	x0, [x19]
  408d40:	blr	x1
  408d44:	ldr	x1, [x20, #64]
  408d48:	ldr	x0, [x19, #8]
  408d4c:	ldr	x2, [x20, #72]
  408d50:	stp	xzr, x2, [x19]
  408d54:	str	x19, [x20, #72]
  408d58:	mov	x19, x0
  408d5c:	cbnz	x0, 408d38 <__fxstatat@plt+0x7198>
  408d60:	cbz	x1, 408d6c <__fxstatat@plt+0x71cc>
  408d64:	ldr	x0, [x21]
  408d68:	blr	x1
  408d6c:	stp	xzr, xzr, [x21]
  408d70:	add	x21, x21, #0x10
  408d74:	ldr	x1, [x20, #8]
  408d78:	cmp	x1, x21
  408d7c:	b.hi	408d24 <__fxstatat@plt+0x7184>  // b.pmore
  408d80:	ldr	x21, [sp, #32]
  408d84:	stp	xzr, xzr, [x20, #24]
  408d88:	ldp	x19, x20, [sp, #16]
  408d8c:	ldp	x29, x30, [sp], #48
  408d90:	ret
  408d94:	nop
  408d98:	stp	x29, x30, [sp, #-48]!
  408d9c:	mov	x29, sp
  408da0:	str	x21, [sp, #32]
  408da4:	mov	x21, x0
  408da8:	ldr	x0, [x0, #64]
  408dac:	stp	x19, x20, [sp, #16]
  408db0:	ldp	x20, x1, [x21]
  408db4:	cbz	x0, 408e10 <__fxstatat@plt+0x7270>
  408db8:	ldr	x0, [x21, #32]
  408dbc:	cbz	x0, 408e10 <__fxstatat@plt+0x7270>
  408dc0:	cmp	x20, x1
  408dc4:	b.cc	408dd8 <__fxstatat@plt+0x7238>  // b.lo, b.ul, b.last
  408dc8:	b	408e40 <__fxstatat@plt+0x72a0>
  408dcc:	add	x20, x20, #0x10
  408dd0:	cmp	x1, x20
  408dd4:	b.ls	408e0c <__fxstatat@plt+0x726c>  // b.plast
  408dd8:	ldr	x0, [x20]
  408ddc:	cbz	x0, 408dcc <__fxstatat@plt+0x722c>
  408de0:	mov	x19, x20
  408de4:	b	408dec <__fxstatat@plt+0x724c>
  408de8:	ldr	x0, [x19]
  408dec:	ldr	x1, [x21, #64]
  408df0:	blr	x1
  408df4:	ldr	x19, [x19, #8]
  408df8:	cbnz	x19, 408de8 <__fxstatat@plt+0x7248>
  408dfc:	ldr	x1, [x21, #8]
  408e00:	add	x20, x20, #0x10
  408e04:	cmp	x1, x20
  408e08:	b.hi	408dd8 <__fxstatat@plt+0x7238>  // b.pmore
  408e0c:	ldr	x20, [x21]
  408e10:	cmp	x20, x1
  408e14:	b.cs	408e40 <__fxstatat@plt+0x72a0>  // b.hs, b.nlast
  408e18:	ldr	x19, [x20, #8]
  408e1c:	cbz	x19, 408e34 <__fxstatat@plt+0x7294>
  408e20:	mov	x0, x19
  408e24:	ldr	x19, [x19, #8]
  408e28:	bl	401a40 <free@plt>
  408e2c:	cbnz	x19, 408e20 <__fxstatat@plt+0x7280>
  408e30:	ldr	x1, [x21, #8]
  408e34:	add	x20, x20, #0x10
  408e38:	cmp	x1, x20
  408e3c:	b.hi	408e18 <__fxstatat@plt+0x7278>  // b.pmore
  408e40:	ldr	x19, [x21, #72]
  408e44:	cbz	x19, 408e58 <__fxstatat@plt+0x72b8>
  408e48:	mov	x0, x19
  408e4c:	ldr	x19, [x19, #8]
  408e50:	bl	401a40 <free@plt>
  408e54:	cbnz	x19, 408e48 <__fxstatat@plt+0x72a8>
  408e58:	ldr	x0, [x21]
  408e5c:	bl	401a40 <free@plt>
  408e60:	mov	x0, x21
  408e64:	ldp	x19, x20, [sp, #16]
  408e68:	ldr	x21, [sp, #32]
  408e6c:	ldp	x29, x30, [sp], #48
  408e70:	b	401a40 <free@plt>
  408e74:	nop
  408e78:	stp	x29, x30, [sp, #-128]!
  408e7c:	mov	x29, sp
  408e80:	stp	x19, x20, [sp, #16]
  408e84:	mov	x19, x0
  408e88:	mov	x0, x1
  408e8c:	str	x21, [sp, #32]
  408e90:	ldr	x21, [x19, #40]
  408e94:	ldrb	w1, [x21, #16]
  408e98:	ldr	s0, [x21, #8]
  408e9c:	bl	408558 <__fxstatat@plt+0x69b8>
  408ea0:	cbz	x0, 408f68 <__fxstatat@plt+0x73c8>
  408ea4:	ldr	x1, [x19, #16]
  408ea8:	mov	x20, x0
  408eac:	cmp	x1, x0
  408eb0:	b.eq	408f50 <__fxstatat@plt+0x73b0>  // b.none
  408eb4:	mov	x1, #0x10                  	// #16
  408eb8:	bl	401910 <calloc@plt>
  408ebc:	str	x0, [sp, #48]
  408ec0:	cbz	x0, 408f68 <__fxstatat@plt+0x73c8>
  408ec4:	ldp	x7, x6, [x19, #48]
  408ec8:	add	x3, x0, x20, lsl #4
  408ecc:	ldp	x5, x4, [x19, #64]
  408ed0:	add	x0, sp, #0x30
  408ed4:	mov	x1, x19
  408ed8:	mov	w2, #0x0                   	// #0
  408edc:	stp	x3, x20, [sp, #56]
  408ee0:	stp	xzr, xzr, [sp, #72]
  408ee4:	stp	x21, x7, [sp, #88]
  408ee8:	stp	x6, x5, [sp, #104]
  408eec:	str	x4, [sp, #120]
  408ef0:	bl	408618 <__fxstatat@plt+0x6a78>
  408ef4:	ands	w20, w0, #0xff
  408ef8:	b.ne	408f80 <__fxstatat@plt+0x73e0>  // b.any
  408efc:	ldr	x0, [sp, #120]
  408f00:	str	x0, [x19, #72]
  408f04:	add	x1, sp, #0x30
  408f08:	mov	x0, x19
  408f0c:	mov	w2, #0x1                   	// #1
  408f10:	bl	408618 <__fxstatat@plt+0x6a78>
  408f14:	tst	w0, #0xff
  408f18:	b.eq	408fc4 <__fxstatat@plt+0x7424>  // b.none
  408f1c:	add	x1, sp, #0x30
  408f20:	mov	x0, x19
  408f24:	mov	w2, #0x0                   	// #0
  408f28:	bl	408618 <__fxstatat@plt+0x6a78>
  408f2c:	tst	w0, #0xff
  408f30:	b.eq	408fc4 <__fxstatat@plt+0x7424>  // b.none
  408f34:	ldr	x0, [sp, #48]
  408f38:	bl	401a40 <free@plt>
  408f3c:	mov	w0, w20
  408f40:	ldp	x19, x20, [sp, #16]
  408f44:	ldr	x21, [sp, #32]
  408f48:	ldp	x29, x30, [sp], #128
  408f4c:	ret
  408f50:	mov	w20, #0x1                   	// #1
  408f54:	mov	w0, w20
  408f58:	ldp	x19, x20, [sp, #16]
  408f5c:	ldr	x21, [sp, #32]
  408f60:	ldp	x29, x30, [sp], #128
  408f64:	ret
  408f68:	mov	w20, #0x0                   	// #0
  408f6c:	mov	w0, w20
  408f70:	ldp	x19, x20, [sp, #16]
  408f74:	ldr	x21, [sp, #32]
  408f78:	ldp	x29, x30, [sp], #128
  408f7c:	ret
  408f80:	ldr	x0, [x19]
  408f84:	bl	401a40 <free@plt>
  408f88:	ldr	x0, [sp, #48]
  408f8c:	str	x0, [x19]
  408f90:	ldr	x0, [sp, #56]
  408f94:	str	x0, [x19, #8]
  408f98:	ldr	x0, [sp, #64]
  408f9c:	str	x0, [x19, #16]
  408fa0:	ldr	x0, [sp, #72]
  408fa4:	str	x0, [x19, #24]
  408fa8:	ldr	x0, [sp, #120]
  408fac:	str	x0, [x19, #72]
  408fb0:	mov	w0, w20
  408fb4:	ldp	x19, x20, [sp, #16]
  408fb8:	ldr	x21, [sp, #32]
  408fbc:	ldp	x29, x30, [sp], #128
  408fc0:	ret
  408fc4:	bl	4019a0 <abort@plt>
  408fc8:	stp	x29, x30, [sp, #-64]!
  408fcc:	mov	x29, sp
  408fd0:	stp	x19, x20, [sp, #16]
  408fd4:	str	x21, [sp, #32]
  408fd8:	cbz	x1, 409154 <__fxstatat@plt+0x75b4>
  408fdc:	mov	w3, #0x0                   	// #0
  408fe0:	mov	x20, x2
  408fe4:	mov	x19, x0
  408fe8:	mov	x21, x1
  408fec:	add	x2, sp, #0x38
  408ff0:	bl	408390 <__fxstatat@plt+0x67f0>
  408ff4:	mov	x3, x0
  408ff8:	cbz	x0, 409018 <__fxstatat@plt+0x7478>
  408ffc:	mov	w0, #0x0                   	// #0
  409000:	cbz	x20, 409008 <__fxstatat@plt+0x7468>
  409004:	str	x3, [x20]
  409008:	ldp	x19, x20, [sp, #16]
  40900c:	ldr	x21, [sp, #32]
  409010:	ldp	x29, x30, [sp], #64
  409014:	ret
  409018:	ldr	x0, [x19, #16]
  40901c:	ldr	x1, [x19, #40]
  409020:	ucvtf	s0, x0
  409024:	ldr	x0, [x19, #24]
  409028:	ldr	s2, [x1, #8]
  40902c:	ucvtf	s1, x0
  409030:	fmul	s0, s0, s2
  409034:	fcmpe	s1, s0
  409038:	b.gt	409084 <__fxstatat@plt+0x74e4>
  40903c:	ldr	x20, [sp, #56]
  409040:	ldr	x0, [x20]
  409044:	cbz	x0, 4090e4 <__fxstatat@plt+0x7544>
  409048:	ldr	x0, [x19, #72]
  40904c:	cbz	x0, 40910c <__fxstatat@plt+0x756c>
  409050:	ldr	x1, [x0, #8]
  409054:	str	x1, [x19, #72]
  409058:	ldr	x2, [x20, #8]
  40905c:	ldr	x1, [x19, #32]
  409060:	stp	x21, x2, [x0]
  409064:	str	x0, [x20, #8]
  409068:	add	x1, x1, #0x1
  40906c:	str	x1, [x19, #32]
  409070:	mov	w0, #0x1                   	// #1
  409074:	ldp	x19, x20, [sp, #16]
  409078:	ldr	x21, [sp, #32]
  40907c:	ldp	x29, x30, [sp], #64
  409080:	ret
  409084:	add	x0, x19, #0x28
  409088:	bl	4084b0 <__fxstatat@plt+0x6910>
  40908c:	ldr	x0, [x19, #16]
  409090:	ldr	x1, [x19, #40]
  409094:	ucvtf	s0, x0
  409098:	ldr	x0, [x19, #24]
  40909c:	ldr	s2, [x1, #8]
  4090a0:	ucvtf	s1, x0
  4090a4:	fmul	s3, s2, s0
  4090a8:	fcmpe	s1, s3
  4090ac:	b.le	40903c <__fxstatat@plt+0x749c>
  4090b0:	ldrb	w0, [x1, #16]
  4090b4:	ldr	s1, [x1, #12]
  4090b8:	fmul	s0, s0, s1
  4090bc:	cbz	w0, 409120 <__fxstatat@plt+0x7580>
  4090c0:	mov	w0, #0x5f800000            	// #1602224128
  4090c4:	fmov	s1, w0
  4090c8:	fcmpe	s0, s1
  4090cc:	b.lt	409128 <__fxstatat@plt+0x7588>  // b.tstop
  4090d0:	mov	w0, #0xffffffff            	// #-1
  4090d4:	ldp	x19, x20, [sp, #16]
  4090d8:	ldr	x21, [sp, #32]
  4090dc:	ldp	x29, x30, [sp], #64
  4090e0:	ret
  4090e4:	ldp	x2, x1, [x19, #24]
  4090e8:	str	x21, [x20]
  4090ec:	mov	w0, #0x1                   	// #1
  4090f0:	ldr	x21, [sp, #32]
  4090f4:	add	x2, x2, #0x1
  4090f8:	add	x1, x1, #0x1
  4090fc:	stp	x2, x1, [x19, #24]
  409100:	ldp	x19, x20, [sp, #16]
  409104:	ldp	x29, x30, [sp], #64
  409108:	ret
  40910c:	mov	x0, #0x10                  	// #16
  409110:	bl	401890 <malloc@plt>
  409114:	cbnz	x0, 409058 <__fxstatat@plt+0x74b8>
  409118:	mov	w0, #0xffffffff            	// #-1
  40911c:	b	4090d4 <__fxstatat@plt+0x7534>
  409120:	fmul	s0, s0, s2
  409124:	b	4090c0 <__fxstatat@plt+0x7520>
  409128:	fcvtzu	x1, s0
  40912c:	mov	x0, x19
  409130:	bl	408e78 <__fxstatat@plt+0x72d8>
  409134:	tst	w0, #0xff
  409138:	b.eq	4090d0 <__fxstatat@plt+0x7530>  // b.none
  40913c:	add	x2, sp, #0x38
  409140:	mov	x1, x21
  409144:	mov	x0, x19
  409148:	mov	w3, #0x0                   	// #0
  40914c:	bl	408390 <__fxstatat@plt+0x67f0>
  409150:	cbz	x0, 40903c <__fxstatat@plt+0x749c>
  409154:	bl	4019a0 <abort@plt>
  409158:	stp	x29, x30, [sp, #-48]!
  40915c:	mov	x29, sp
  409160:	add	x2, sp, #0x28
  409164:	str	x19, [sp, #16]
  409168:	mov	x19, x1
  40916c:	bl	408fc8 <__fxstatat@plt+0x7428>
  409170:	cmn	w0, #0x1
  409174:	b.eq	409190 <__fxstatat@plt+0x75f0>  // b.none
  409178:	ldr	x1, [sp, #40]
  40917c:	cmp	w0, #0x0
  409180:	csel	x0, x1, x19, eq  // eq = none
  409184:	ldr	x19, [sp, #16]
  409188:	ldp	x29, x30, [sp], #48
  40918c:	ret
  409190:	mov	x0, #0x0                   	// #0
  409194:	ldr	x19, [sp, #16]
  409198:	ldp	x29, x30, [sp], #48
  40919c:	ret
  4091a0:	stp	x29, x30, [sp, #-64]!
  4091a4:	mov	w3, #0x1                   	// #1
  4091a8:	mov	x29, sp
  4091ac:	add	x2, sp, #0x38
  4091b0:	stp	x19, x20, [sp, #16]
  4091b4:	mov	x19, x0
  4091b8:	bl	408390 <__fxstatat@plt+0x67f0>
  4091bc:	mov	x20, x0
  4091c0:	cbz	x0, 4091dc <__fxstatat@plt+0x763c>
  4091c4:	ldr	x1, [sp, #56]
  4091c8:	ldr	x0, [x19, #32]
  4091cc:	ldr	x1, [x1]
  4091d0:	sub	x0, x0, #0x1
  4091d4:	str	x0, [x19, #32]
  4091d8:	cbz	x1, 4091ec <__fxstatat@plt+0x764c>
  4091dc:	mov	x0, x20
  4091e0:	ldp	x19, x20, [sp, #16]
  4091e4:	ldp	x29, x30, [sp], #64
  4091e8:	ret
  4091ec:	ldr	x0, [x19, #16]
  4091f0:	ldr	x1, [x19, #40]
  4091f4:	ucvtf	s1, x0
  4091f8:	ldr	x0, [x19, #24]
  4091fc:	ldr	s0, [x1]
  409200:	sub	x0, x0, #0x1
  409204:	str	x0, [x19, #24]
  409208:	fmul	s1, s1, s0
  40920c:	ucvtf	s0, x0
  409210:	fcmpe	s0, s1
  409214:	b.pl	4091dc <__fxstatat@plt+0x763c>  // b.nfrst
  409218:	add	x0, x19, #0x28
  40921c:	bl	4084b0 <__fxstatat@plt+0x6910>
  409220:	ldr	x0, [x19, #16]
  409224:	ldr	x1, [x19, #40]
  409228:	ucvtf	s0, x0
  40922c:	ldr	x0, [x19, #24]
  409230:	ldr	s1, [x1]
  409234:	ucvtf	s2, x0
  409238:	fmul	s1, s0, s1
  40923c:	fcmpe	s2, s1
  409240:	b.pl	4091dc <__fxstatat@plt+0x763c>  // b.nfrst
  409244:	ldrb	w0, [x1, #16]
  409248:	ldr	s1, [x1, #4]
  40924c:	fmul	s0, s0, s1
  409250:	cbnz	w0, 40925c <__fxstatat@plt+0x76bc>
  409254:	ldr	s1, [x1, #8]
  409258:	fmul	s0, s0, s1
  40925c:	fcvtzu	x1, s0
  409260:	mov	x0, x19
  409264:	bl	408e78 <__fxstatat@plt+0x72d8>
  409268:	tst	w0, #0xff
  40926c:	b.ne	4091dc <__fxstatat@plt+0x763c>  // b.any
  409270:	str	x21, [sp, #32]
  409274:	ldr	x21, [x19, #72]
  409278:	cbz	x21, 409290 <__fxstatat@plt+0x76f0>
  40927c:	nop
  409280:	mov	x0, x21
  409284:	ldr	x21, [x21, #8]
  409288:	bl	401a40 <free@plt>
  40928c:	cbnz	x21, 409280 <__fxstatat@plt+0x76e0>
  409290:	ldr	x21, [sp, #32]
  409294:	str	xzr, [x19, #72]
  409298:	b	4091dc <__fxstatat@plt+0x763c>
  40929c:	nop
  4092a0:	mov	w2, #0x1                   	// #1
  4092a4:	stp	w1, w1, [x0]
  4092a8:	stp	w1, w1, [x0, #8]
  4092ac:	str	w1, [x0, #16]
  4092b0:	stur	xzr, [x0, #20]
  4092b4:	strb	w2, [x0, #28]
  4092b8:	ret
  4092bc:	nop
  4092c0:	ldrb	w0, [x0, #28]
  4092c4:	ret
  4092c8:	ldrb	w4, [x0, #28]
  4092cc:	mov	x2, x0
  4092d0:	ldr	w3, [x0, #20]
  4092d4:	eor	w4, w4, #0x1
  4092d8:	add	w3, w4, w3
  4092dc:	and	x5, x3, #0x3
  4092e0:	and	w3, w3, #0x3
  4092e4:	ldr	w0, [x0, x5, lsl #2]
  4092e8:	str	w1, [x2, x5, lsl #2]
  4092ec:	str	w3, [x2, #20]
  4092f0:	ldr	w1, [x2, #24]
  4092f4:	cmp	w1, w3
  4092f8:	b.ne	409308 <__fxstatat@plt+0x7768>  // b.any
  4092fc:	add	w4, w4, w1
  409300:	and	w4, w4, #0x3
  409304:	str	w4, [x2, #24]
  409308:	strb	wzr, [x2, #28]
  40930c:	ret
  409310:	mov	x1, x0
  409314:	ldrb	w0, [x0, #28]
  409318:	cbnz	w0, 409354 <__fxstatat@plt+0x77b4>
  40931c:	ldp	w4, w2, [x1, #16]
  409320:	mov	w3, w2
  409324:	ldr	w0, [x1, x3, lsl #2]
  409328:	str	w4, [x1, x3, lsl #2]
  40932c:	ldr	w3, [x1, #24]
  409330:	cmp	w2, w3
  409334:	b.eq	409348 <__fxstatat@plt+0x77a8>  // b.none
  409338:	add	w2, w2, #0x3
  40933c:	and	w2, w2, #0x3
  409340:	str	w2, [x1, #20]
  409344:	ret
  409348:	mov	w2, #0x1                   	// #1
  40934c:	strb	w2, [x1, #28]
  409350:	ret
  409354:	stp	x29, x30, [sp, #-16]!
  409358:	mov	x29, sp
  40935c:	bl	4019a0 <abort@plt>
  409360:	stp	x29, x30, [sp, #-16]!
  409364:	mov	w0, #0xe                   	// #14
  409368:	mov	x29, sp
  40936c:	bl	401880 <nl_langinfo@plt>
  409370:	cbz	x0, 409390 <__fxstatat@plt+0x77f0>
  409374:	ldrb	w2, [x0]
  409378:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  40937c:	add	x1, x1, #0x310
  409380:	cmp	w2, #0x0
  409384:	csel	x0, x1, x0, eq  // eq = none
  409388:	ldp	x29, x30, [sp], #16
  40938c:	ret
  409390:	ldp	x29, x30, [sp], #16
  409394:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  409398:	add	x0, x0, #0x310
  40939c:	ret
  4093a0:	stp	x29, x30, [sp, #-64]!
  4093a4:	mov	x29, sp
  4093a8:	str	x3, [sp, #56]
  4093ac:	mov	w3, #0x0                   	// #0
  4093b0:	tbnz	w2, #6, 4093c4 <__fxstatat@plt+0x7824>
  4093b4:	bl	401b30 <openat@plt>
  4093b8:	bl	409460 <__fxstatat@plt+0x78c0>
  4093bc:	ldp	x29, x30, [sp], #64
  4093c0:	ret
  4093c4:	mov	w3, #0xfffffff8            	// #-8
  4093c8:	stp	w3, wzr, [sp, #40]
  4093cc:	ldr	w3, [sp, #56]
  4093d0:	add	x4, sp, #0x30
  4093d4:	add	x5, sp, #0x40
  4093d8:	stp	x5, x5, [sp, #16]
  4093dc:	str	x4, [sp, #32]
  4093e0:	bl	401b30 <openat@plt>
  4093e4:	bl	409460 <__fxstatat@plt+0x78c0>
  4093e8:	ldp	x29, x30, [sp], #64
  4093ec:	ret
  4093f0:	stp	x29, x30, [sp, #-48]!
  4093f4:	mov	x29, sp
  4093f8:	str	x21, [sp, #32]
  4093fc:	mov	x21, x3
  409400:	mov	w3, #0x4900                	// #18688
  409404:	stp	x19, x20, [sp, #16]
  409408:	movk	w3, #0x8, lsl #16
  40940c:	mov	x20, #0x0                   	// #0
  409410:	orr	w2, w2, w3
  409414:	bl	4093a0 <__fxstatat@plt+0x7800>
  409418:	tbnz	w0, #31, 409430 <__fxstatat@plt+0x7890>
  40941c:	mov	w19, w0
  409420:	bl	401990 <fdopendir@plt>
  409424:	mov	x20, x0
  409428:	cbz	x0, 409444 <__fxstatat@plt+0x78a4>
  40942c:	str	w19, [x21]
  409430:	mov	x0, x20
  409434:	ldp	x19, x20, [sp, #16]
  409438:	ldr	x21, [sp, #32]
  40943c:	ldp	x29, x30, [sp], #48
  409440:	ret
  409444:	bl	401b50 <__errno_location@plt>
  409448:	mov	x21, x0
  40944c:	mov	w0, w19
  409450:	ldr	w19, [x21]
  409454:	bl	401960 <close@plt>
  409458:	b	40942c <__fxstatat@plt+0x788c>
  40945c:	nop
  409460:	stp	x29, x30, [sp, #-48]!
  409464:	cmp	w0, #0x2
  409468:	mov	x29, sp
  40946c:	stp	x19, x20, [sp, #16]
  409470:	mov	w19, w0
  409474:	b.ls	409488 <__fxstatat@plt+0x78e8>  // b.plast
  409478:	mov	w0, w19
  40947c:	ldp	x19, x20, [sp, #16]
  409480:	ldp	x29, x30, [sp], #48
  409484:	ret
  409488:	str	x21, [sp, #32]
  40948c:	bl	409890 <__fxstatat@plt+0x7cf0>
  409490:	mov	w21, w0
  409494:	bl	401b50 <__errno_location@plt>
  409498:	mov	x20, x0
  40949c:	mov	w0, w19
  4094a0:	mov	w19, w21
  4094a4:	ldr	w21, [x20]
  4094a8:	bl	401960 <close@plt>
  4094ac:	str	w21, [x20]
  4094b0:	mov	w0, w19
  4094b4:	ldp	x19, x20, [sp, #16]
  4094b8:	ldr	x21, [sp, #32]
  4094bc:	ldp	x29, x30, [sp], #48
  4094c0:	ret
  4094c4:	nop
  4094c8:	stp	x29, x30, [sp, #-32]!
  4094cc:	mov	x29, sp
  4094d0:	stp	x19, x20, [sp, #16]
  4094d4:	mov	x19, x0
  4094d8:	bl	401860 <fileno@plt>
  4094dc:	tbnz	w0, #31, 409538 <__fxstatat@plt+0x7998>
  4094e0:	mov	x0, x19
  4094e4:	bl	401b10 <__freading@plt>
  4094e8:	cbnz	w0, 40951c <__fxstatat@plt+0x797c>
  4094ec:	mov	x0, x19
  4094f0:	bl	4097b0 <__fxstatat@plt+0x7c10>
  4094f4:	cbz	w0, 409538 <__fxstatat@plt+0x7998>
  4094f8:	bl	401b50 <__errno_location@plt>
  4094fc:	mov	x20, x0
  409500:	mov	x0, x19
  409504:	ldr	w19, [x20]
  409508:	bl	401870 <fclose@plt>
  40950c:	cbnz	w19, 409548 <__fxstatat@plt+0x79a8>
  409510:	ldp	x19, x20, [sp, #16]
  409514:	ldp	x29, x30, [sp], #32
  409518:	ret
  40951c:	mov	x0, x19
  409520:	bl	401860 <fileno@plt>
  409524:	mov	w2, #0x1                   	// #1
  409528:	mov	x1, #0x0                   	// #0
  40952c:	bl	401830 <lseek@plt>
  409530:	cmn	x0, #0x1
  409534:	b.ne	4094ec <__fxstatat@plt+0x794c>  // b.any
  409538:	mov	x0, x19
  40953c:	ldp	x19, x20, [sp, #16]
  409540:	ldp	x29, x30, [sp], #32
  409544:	b	401870 <fclose@plt>
  409548:	mov	w0, #0xffffffff            	// #-1
  40954c:	str	w19, [x20]
  409550:	b	409510 <__fxstatat@plt+0x7970>
  409554:	nop
  409558:	stp	x29, x30, [sp, #-112]!
  40955c:	mov	w6, #0xffffffe0            	// #-32
  409560:	mov	x29, sp
  409564:	add	x7, sp, #0x50
  409568:	stp	x19, x20, [sp, #16]
  40956c:	str	x7, [sp, #64]
  409570:	stp	w6, wzr, [sp, #72]
  409574:	stp	x2, x3, [sp, #80]
  409578:	add	x2, sp, #0x70
  40957c:	stp	x2, x2, [sp, #48]
  409580:	stp	x4, x5, [sp, #96]
  409584:	cbz	w1, 409644 <__fxstatat@plt+0x7aa4>
  409588:	mov	w20, w0
  40958c:	mov	w3, w1
  409590:	cmp	w1, #0x406
  409594:	b.eq	409660 <__fxstatat@plt+0x7ac0>  // b.none
  409598:	cmp	w1, #0xb
  40959c:	b.gt	4095e8 <__fxstatat@plt+0x7a48>
  4095a0:	cmp	w1, #0x0
  4095a4:	b.le	409614 <__fxstatat@plt+0x7a74>
  4095a8:	mov	x1, #0x1                   	// #1
  4095ac:	mov	x2, #0x514                 	// #1300
  4095b0:	lsl	x1, x1, x3
  4095b4:	tst	x1, x2
  4095b8:	b.ne	4096dc <__fxstatat@plt+0x7b3c>  // b.any
  4095bc:	mov	x2, #0xa0a                 	// #2570
  4095c0:	tst	x1, x2
  4095c4:	b.eq	409614 <__fxstatat@plt+0x7a74>  // b.none
  4095c8:	mov	w1, w3
  4095cc:	mov	w0, w20
  4095d0:	bl	401a90 <fcntl@plt>
  4095d4:	mov	w19, w0
  4095d8:	mov	w0, w19
  4095dc:	ldp	x19, x20, [sp, #16]
  4095e0:	ldp	x29, x30, [sp], #112
  4095e4:	ret
  4095e8:	sub	w0, w1, #0x400
  4095ec:	cmp	w0, #0xa
  4095f0:	b.hi	409614 <__fxstatat@plt+0x7a74>  // b.pmore
  4095f4:	mov	x1, #0x1                   	// #1
  4095f8:	mov	x2, #0x2c5                 	// #709
  4095fc:	lsl	x1, x1, x0
  409600:	tst	x1, x2
  409604:	b.ne	4096dc <__fxstatat@plt+0x7b3c>  // b.any
  409608:	mov	x2, #0x502                 	// #1282
  40960c:	tst	x1, x2
  409610:	b.ne	4095c8 <__fxstatat@plt+0x7a28>  // b.any
  409614:	ldr	w0, [sp, #72]
  409618:	ldr	x1, [sp, #48]
  40961c:	tbnz	w0, #31, 409788 <__fxstatat@plt+0x7be8>
  409620:	ldr	x2, [x1]
  409624:	mov	w0, w20
  409628:	mov	w1, w3
  40962c:	bl	401a90 <fcntl@plt>
  409630:	mov	w19, w0
  409634:	mov	w0, w19
  409638:	ldp	x19, x20, [sp, #16]
  40963c:	ldp	x29, x30, [sp], #112
  409640:	ret
  409644:	ldr	w2, [sp, #80]
  409648:	bl	401a90 <fcntl@plt>
  40964c:	mov	w19, w0
  409650:	mov	w0, w19
  409654:	ldp	x19, x20, [sp, #16]
  409658:	ldp	x29, x30, [sp], #112
  40965c:	ret
  409660:	stp	x21, x22, [sp, #32]
  409664:	adrp	x21, 41e000 <__fxstatat@plt+0x1c460>
  409668:	mov	w2, #0xffffffe8            	// #-24
  40966c:	str	w2, [sp, #72]
  409670:	ldr	w2, [x21, #1088]
  409674:	ldr	w22, [sp, #80]
  409678:	tbnz	w2, #31, 4096a8 <__fxstatat@plt+0x7b08>
  40967c:	mov	w2, w22
  409680:	bl	401a90 <fcntl@plt>
  409684:	mov	w19, w0
  409688:	tbnz	w0, #31, 40970c <__fxstatat@plt+0x7b6c>
  40968c:	mov	w0, #0x1                   	// #1
  409690:	str	w0, [x21, #1088]
  409694:	mov	w0, w19
  409698:	ldp	x19, x20, [sp, #16]
  40969c:	ldp	x21, x22, [sp, #32]
  4096a0:	ldp	x29, x30, [sp], #112
  4096a4:	ret
  4096a8:	mov	w2, w22
  4096ac:	mov	w1, #0x0                   	// #0
  4096b0:	bl	401a90 <fcntl@plt>
  4096b4:	mov	w19, w0
  4096b8:	tbnz	w0, #31, 4096c8 <__fxstatat@plt+0x7b28>
  4096bc:	ldr	w0, [x21, #1088]
  4096c0:	cmn	w0, #0x1
  4096c4:	b.eq	40973c <__fxstatat@plt+0x7b9c>  // b.none
  4096c8:	mov	w0, w19
  4096cc:	ldp	x19, x20, [sp, #16]
  4096d0:	ldp	x21, x22, [sp, #32]
  4096d4:	ldp	x29, x30, [sp], #112
  4096d8:	ret
  4096dc:	ldr	w0, [sp, #72]
  4096e0:	ldr	x1, [sp, #48]
  4096e4:	tbnz	w0, #31, 40979c <__fxstatat@plt+0x7bfc>
  4096e8:	ldr	w2, [x1]
  4096ec:	mov	w0, w20
  4096f0:	mov	w1, w3
  4096f4:	bl	401a90 <fcntl@plt>
  4096f8:	mov	w19, w0
  4096fc:	mov	w0, w19
  409700:	ldp	x19, x20, [sp, #16]
  409704:	ldp	x29, x30, [sp], #112
  409708:	ret
  40970c:	bl	401b50 <__errno_location@plt>
  409710:	ldr	w0, [x0]
  409714:	cmp	w0, #0x16
  409718:	b.ne	40968c <__fxstatat@plt+0x7aec>  // b.any
  40971c:	mov	w2, w22
  409720:	mov	w0, w20
  409724:	mov	w1, #0x0                   	// #0
  409728:	bl	401a90 <fcntl@plt>
  40972c:	mov	w19, w0
  409730:	tbnz	w0, #31, 4096c8 <__fxstatat@plt+0x7b28>
  409734:	mov	w0, #0xffffffff            	// #-1
  409738:	str	w0, [x21, #1088]
  40973c:	mov	w0, w19
  409740:	mov	w1, #0x1                   	// #1
  409744:	bl	401a90 <fcntl@plt>
  409748:	tbnz	w0, #31, 409764 <__fxstatat@plt+0x7bc4>
  40974c:	orr	w2, w0, #0x1
  409750:	mov	w1, #0x2                   	// #2
  409754:	mov	w0, w19
  409758:	bl	401a90 <fcntl@plt>
  40975c:	cmn	w0, #0x1
  409760:	b.ne	4096c8 <__fxstatat@plt+0x7b28>  // b.any
  409764:	bl	401b50 <__errno_location@plt>
  409768:	mov	x20, x0
  40976c:	mov	w0, w19
  409770:	mov	w19, #0xffffffff            	// #-1
  409774:	ldr	w21, [x20]
  409778:	bl	401960 <close@plt>
  40977c:	str	w21, [x20]
  409780:	ldp	x21, x22, [sp, #32]
  409784:	b	4095d8 <__fxstatat@plt+0x7a38>
  409788:	cmn	w0, #0x7
  40978c:	b.ge	409620 <__fxstatat@plt+0x7a80>  // b.tcont
  409790:	ldr	x1, [sp, #56]
  409794:	add	x1, x1, w0, sxtw
  409798:	b	409620 <__fxstatat@plt+0x7a80>
  40979c:	cmn	w0, #0x7
  4097a0:	b.ge	4096e8 <__fxstatat@plt+0x7b48>  // b.tcont
  4097a4:	ldr	x1, [sp, #56]
  4097a8:	add	x1, x1, w0, sxtw
  4097ac:	b	4096e8 <__fxstatat@plt+0x7b48>
  4097b0:	stp	x29, x30, [sp, #-32]!
  4097b4:	mov	x29, sp
  4097b8:	str	x19, [sp, #16]
  4097bc:	mov	x19, x0
  4097c0:	cbz	x0, 4097d4 <__fxstatat@plt+0x7c34>
  4097c4:	bl	401b10 <__freading@plt>
  4097c8:	cbz	w0, 4097d4 <__fxstatat@plt+0x7c34>
  4097cc:	ldr	w0, [x19]
  4097d0:	tbnz	w0, #8, 4097e4 <__fxstatat@plt+0x7c44>
  4097d4:	mov	x0, x19
  4097d8:	ldr	x19, [sp, #16]
  4097dc:	ldp	x29, x30, [sp], #32
  4097e0:	b	401aa0 <fflush@plt>
  4097e4:	mov	x0, x19
  4097e8:	mov	w2, #0x1                   	// #1
  4097ec:	mov	x1, #0x0                   	// #0
  4097f0:	bl	409808 <__fxstatat@plt+0x7c68>
  4097f4:	mov	x0, x19
  4097f8:	ldr	x19, [sp, #16]
  4097fc:	ldp	x29, x30, [sp], #32
  409800:	b	401aa0 <fflush@plt>
  409804:	nop
  409808:	stp	x29, x30, [sp, #-48]!
  40980c:	mov	x29, sp
  409810:	ldp	x3, x4, [x0, #8]
  409814:	str	x19, [sp, #16]
  409818:	mov	x19, x0
  40981c:	cmp	x4, x3
  409820:	b.eq	409834 <__fxstatat@plt+0x7c94>  // b.none
  409824:	mov	x0, x19
  409828:	ldr	x19, [sp, #16]
  40982c:	ldp	x29, x30, [sp], #48
  409830:	b	401a30 <fseeko@plt>
  409834:	ldp	x3, x4, [x0, #32]
  409838:	cmp	x4, x3
  40983c:	b.ne	409824 <__fxstatat@plt+0x7c84>  // b.any
  409840:	ldr	x3, [x0, #72]
  409844:	cbnz	x3, 409824 <__fxstatat@plt+0x7c84>
  409848:	str	x1, [sp, #32]
  40984c:	str	w2, [sp, #44]
  409850:	bl	401860 <fileno@plt>
  409854:	ldr	w2, [sp, #44]
  409858:	ldr	x1, [sp, #32]
  40985c:	bl	401830 <lseek@plt>
  409860:	mov	x1, x0
  409864:	cmn	x0, #0x1
  409868:	b.eq	409880 <__fxstatat@plt+0x7ce0>  // b.none
  40986c:	ldr	w2, [x19]
  409870:	mov	w0, #0x0                   	// #0
  409874:	str	x1, [x19, #144]
  409878:	and	w1, w2, #0xffffffef
  40987c:	str	w1, [x19]
  409880:	ldr	x19, [sp, #16]
  409884:	ldp	x29, x30, [sp], #48
  409888:	ret
  40988c:	nop
  409890:	mov	w2, #0x3                   	// #3
  409894:	mov	w1, #0x0                   	// #0
  409898:	b	409558 <__fxstatat@plt+0x79b8>
  40989c:	nop
  4098a0:	stp	x29, x30, [sp, #-64]!
  4098a4:	mov	x29, sp
  4098a8:	stp	x19, x20, [sp, #16]
  4098ac:	adrp	x20, 41d000 <__fxstatat@plt+0x1b460>
  4098b0:	add	x20, x20, #0xdf0
  4098b4:	stp	x21, x22, [sp, #32]
  4098b8:	adrp	x21, 41d000 <__fxstatat@plt+0x1b460>
  4098bc:	add	x21, x21, #0xde8
  4098c0:	sub	x20, x20, x21
  4098c4:	mov	w22, w0
  4098c8:	stp	x23, x24, [sp, #48]
  4098cc:	mov	x23, x1
  4098d0:	mov	x24, x2
  4098d4:	bl	401720 <mbrtowc@plt-0x40>
  4098d8:	cmp	xzr, x20, asr #3
  4098dc:	b.eq	409908 <__fxstatat@plt+0x7d68>  // b.none
  4098e0:	asr	x20, x20, #3
  4098e4:	mov	x19, #0x0                   	// #0
  4098e8:	ldr	x3, [x21, x19, lsl #3]
  4098ec:	mov	x2, x24
  4098f0:	add	x19, x19, #0x1
  4098f4:	mov	x1, x23
  4098f8:	mov	w0, w22
  4098fc:	blr	x3
  409900:	cmp	x20, x19
  409904:	b.ne	4098e8 <__fxstatat@plt+0x7d48>  // b.any
  409908:	ldp	x19, x20, [sp, #16]
  40990c:	ldp	x21, x22, [sp, #32]
  409910:	ldp	x23, x24, [sp, #48]
  409914:	ldp	x29, x30, [sp], #64
  409918:	ret
  40991c:	nop
  409920:	ret
  409924:	nop
  409928:	adrp	x2, 41e000 <__fxstatat@plt+0x1c460>
  40992c:	mov	x1, #0x0                   	// #0
  409930:	ldr	x2, [x2, #560]
  409934:	b	401800 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409938 <.fini>:
  409938:	stp	x29, x30, [sp, #-16]!
  40993c:	mov	x29, sp
  409940:	ldp	x29, x30, [sp], #16
  409944:	ret
