<html><body><samp><pre>
<!@TC:1651587640>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MU9CKUT

# Tue May  3 16:20:40 2022

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-MU9CKUT

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1651587648> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-MU9CKUT

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1651587648> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1651587648> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1651587648> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:44:49:44:62:@W:CG100:@XP_MSG">pmi_def.v(44)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:62:50:62:63:@W:CG100:@XP_MSG">pmi_def.v(62)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:84:50:84:63:@W:CG100:@XP_MSG">pmi_def.v(84)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:107:49:107:62:@W:CG100:@XP_MSG">pmi_def.v(107)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:124:87:124:100:@W:CG100:@XP_MSG">pmi_def.v(124)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:141:80:141:93:@W:CG100:@XP_MSG">pmi_def.v(141)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:159:62:159:75:@W:CG100:@XP_MSG">pmi_def.v(159)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:179:76:179:89:@W:CG100:@XP_MSG">pmi_def.v(179)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:204:80:204:93:@W:CG100:@XP_MSG">pmi_def.v(204)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:225:79:225:92:@W:CG100:@XP_MSG">pmi_def.v(225)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:243:33:243:46:@W:CG100:@XP_MSG">pmi_def.v(243)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:260:33:260:46:@W:CG100:@XP_MSG">pmi_def.v(260)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:275:45:275:58:@W:CG100:@XP_MSG">pmi_def.v(275)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:292:31:292:44:@W:CG100:@XP_MSG">pmi_def.v(292)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:320:54:320:67:@W:CG100:@XP_MSG">pmi_def.v(320)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:351:54:351:67:@W:CG100:@XP_MSG">pmi_def.v(351)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:387:53:387:66:@W:CG100:@XP_MSG">pmi_def.v(387)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:426:53:426:66:@W:CG100:@XP_MSG">pmi_def.v(426)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:450:50:450:63:@W:CG100:@XP_MSG">pmi_def.v(450)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:476:50:476:63:@W:CG100:@XP_MSG">pmi_def.v(476)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:497:49:497:62:@W:CG100:@XP_MSG">pmi_def.v(497)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:528:33:528:46:@W:CG100:@XP_MSG">pmi_def.v(528)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:553:33:553:46:@W:CG100:@XP_MSG">pmi_def.v(553)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:630:35:630:48:@W:CG100:@XP_MSG">pmi_def.v(630)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:687:35:687:48:@W:CG100:@XP_MSG">pmi_def.v(687)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:770:35:770:48:@W:CG100:@XP_MSG">pmi_def.v(770)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:853:35:853:48:@W:CG100:@XP_MSG">pmi_def.v(853)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:969:35:969:48:@W:CG100:@XP_MSG">pmi_def.v(969)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:1073:40:1073:53:@W:CG100:@XP_MSG">pmi_def.v(1073)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:1098:32:1098:45:@W:CG100:@XP_MSG">pmi_def.v(1098)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:1122:32:1122:45:@W:CG100:@XP_MSG">pmi_def.v(1122)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:1159:15:1159:28:@W:CG100:@XP_MSG">pmi_def.v(1159)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:1162:94:1162:107:@W:CG100:@XP_MSG">pmi_def.v(1162)</a><!@TM:1651587648> | User defined pragma syn_black_box detected</font>

@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v" (library work)
@I::"C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_gen.v" (library work)
@I::"C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v" (library work)
Verilog syntax check successful!
File C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v changed - recompiling
File C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_gen.v changed - recompiling
File C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:284:7:284:18:@N:CG364:@XP_MSG">top_rvl.v(284)</a><!@TM:1651587648> | Synthesizing module UART_uniq_1 in library work.
Running optimization stage 1 on UART_uniq_1 .......
Finished optimization stage 1 on UART_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v:1269:7:1269:10:@N:CG364:@XP_MSG">xp2.v(1269)</a><!@TM:1651587648> | Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 1 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s .......
Finished optimization stage 1 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 1 on rvl_decode_1s_1s .......
Finished optimization stage 1 on rvl_decode_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Finished optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 1 on pmi_ram_dp_Z2 .......
Finished optimization stage 1 on pmi_ram_dp_Z2 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 1 on rvl_te_Z1 .......
Finished optimization stage 1 on rvl_te_Z1 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 1 on rvl_tcnt_1s_3s_1_0s .......
Finished optimization stage 1 on rvl_tcnt_1s_3s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:11:7:11:19:@N:CG364:@XP_MSG">top_la0_trig_gen.v(11)</a><!@TM:1651587648> | Synthesizing module top_la0_trig in library work.
Running optimization stage 1 on top_la0_trig .......
Finished optimization stage 1 on top_la0_trig (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 1 on pmi_ram_dp_Z4 .......
Finished optimization stage 1 on pmi_ram_dp_Z4 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 1 on rvl_tm_Z3 .......
Finished optimization stage 1 on rvl_tm_Z3 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:12:7:12:14:@N:CG364:@XP_MSG">top_la0_gen.v(12)</a><!@TM:1651587648> | Synthesizing module top_la0 in library work.
Running optimization stage 1 on top_la0 .......
Finished optimization stage 1 on top_la0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v:1162:7:1162:17:@N:CG364:@XP_MSG">pmi_def.v(1162)</a><!@TM:1651587648> | Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
Finished optimization stage 1 on jtagconn16 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:2:7:2:21:@N:CG364:@XP_MSG">top_rvl.v(2)</a><!@TM:1651587648> | Synthesizing module reveal_coretop in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:16:29:16:40:@W:CG360:@XP_MSG">top_rvl.v(16)</a><!@TM:1651587648> | Removing wire trigger_out, as there is no assignment to it.</font>
Running optimization stage 1 on reveal_coretop .......
Finished optimization stage 1 on reveal_coretop (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:202:7:202:10:@N:CG364:@XP_MSG">top_rvl.v(202)</a><!@TM:1651587648> | Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on reveal_coretop .......
Finished optimization stage 2 on reveal_coretop (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on jtagconn16 .......
Finished optimization stage 2 on jtagconn16 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on top_la0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:52:7:52:14:@N:CL159:@XP_MSG">top_la0_gen.v(52)</a><!@TM:1651587648> | Input reset_n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:64:7:64:17:@N:CL159:@XP_MSG">top_la0_gen.v(64)</a><!@TM:1651587648> | Input trigger_en is unused.
Finished optimization stage 2 on top_la0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on pmi_ram_dp_Z4 .......
Finished optimization stage 2 on pmi_ram_dp_Z4 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on rvl_tm_Z3 .......
Finished optimization stage 2 on rvl_tm_Z3 (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on top_la0_trig .......
Finished optimization stage 2 on top_la0_trig (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on rvl_tcnt_1s_3s_1_0s .......
Finished optimization stage 2 on rvl_tcnt_1s_3s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on pmi_ram_dp_Z2 .......
Finished optimization stage 2 on pmi_ram_dp_Z2 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 103MB)
Running optimization stage 2 on rvl_te_Z1 .......
Finished optimization stage 2 on rvl_te_Z1 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 112MB)
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Finished optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 112MB)
Running optimization stage 2 on rvl_decode_1s_1s .......
Finished optimization stage 2 on rvl_decode_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 112MB)
Running optimization stage 2 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s .......
Finished optimization stage 2 on rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 112MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 112MB)
Running optimization stage 2 on UART_uniq_1 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@N:CL189:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Register bit rxCounter[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@N:CL189:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Register bit txCounter[10] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@W:CL260:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@W:CL260:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@N:CL189:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Register bit rxCounter[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@N:CL189:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Register bit txCounter[9] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@W:CL260:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@W:CL260:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@N:CL201:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587648> | Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
Finished optimization stage 2 on UART_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 112MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 104MB peak: 112MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime

Process completed successfully.
# Tue May  3 16:20:47 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-MU9CKUT

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1651587648> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  3 16:20:48 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime

Process completed successfully.
# Tue May  3 16:20:48 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1651587640>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-MU9CKUT

Implementation : impl1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1651587650> | Running in 64-bit mode 
File C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  3 16:20:49 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1651587640>
# Tue May  3 16:20:50 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-MU9CKUT

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)

Reading constraint file: C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\UART.fdc
<font color=#A52A2A>@W: : <!@TM:1651587653> | derive_clock_uncertainty  not supported.</font> 
@L: C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1_scck.rpt 
See clock summary report "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1651587653> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1651587653> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1651587653> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1651587653> | Applying initial value "00" on instance edgeDetector[1:0]. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1651587653> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1651587653> | Applying initial value "0" on instance clockEnable. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@A:FX681:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587653> | Initial value on register txBitCounter[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1651587653> | Applying initial value "01001" on instance txBitCounter[4:0]. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@A:FX681:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587653> | Initial value on register txCounter[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1651587653> | Applying initial value "110110001" on instance txCounter[8:0]. 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@A:FX681:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587653> | Initial value on register rxCounter[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1651587653> | Applying initial value "110110001" on instance rxCounter[8:0]. 
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
Encoding state machine txState[1:0] (in view: work.UART_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@N:MO225:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587653> | There are no possible illegal states for state machine txState[1:0] (in view: work.UART_uniq_1(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:97:0:97:10:@W:BN117:@XP_MSG">top_la0_gen.v(97)</a><!@TM:1651587653> | Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v:174:0:174:4:@W:BN117:@XP_MSG">top_la0_gen.v(174)</a><!@TM:1651587653> | Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:96:0:96:8:@W:BN117:@XP_MSG">top_la0_trig_gen.v(96)</a><!@TM:1651587653> | Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:110:0:110:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(110)</a><!@TM:1651587653> | Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:130:0:130:4:@W:BN117:@XP_MSG">top_la0_trig_gen.v(130)</a><!@TM:1651587653> | Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v:162:0:162:6:@W:BN117:@XP_MSG">top_la0_trig_gen.v(162)</a><!@TM:1651587653> | Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </font>

Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 176MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1651587653> | Applying syn_allowed_resources blockrams=9 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 176MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       ipClk                                     50.0 MHz      20.000        declared     default_clkgroup        199  
                                                                                                                          
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     166  
==========================================================================================================================



Clock Load Summary
***********************

                                          Clock     Source                                                             Clock Pin                                                            Non-clock Pin     Non-clock Pin                                                              
Clock                                     Load      Pin                                                                Seq Example                                                          Seq Example       Comb Example                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     199       ipClk(port)                                                        opLed[7:0].C                                                         -                 -                                                                          
                                                                                                                                                                                                                                                                                         
System                                    0         -                                                                  -                                                                    -                 -                                                                          
                                                                                                                                                                                                                                                                                         
reveal_coretop|jtck_inferred_clock[0]     166       top_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_first_rd_d1.C     -                 top_reveal_coretop_instance.top_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
=========================================================================================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 365 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks ==============================================
Clock Tree ID     Driving Element                                        Drive Element Type     Fanout     Sample Instance 
---------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_prem.srm@|S:ipClk@|E:UART_TxData[7:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       ipClk                                                  port                   199        UART_TxData[7:0]
<a href="@|L:C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_prem.srm@|S:top_reveal_coretop_instance.jtagconn16_inst_0.jtck@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       top_reveal_coretop_instance.jtagconn16_inst_0.jtck     jtagconn16             166        ENCRYPTED       
===========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1651587653> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 176MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 177MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1651587653> | Found issues with constraints. Please check constraint checker report "C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 96MB peak: 178MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue May  3 16:20:53 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1651587640>
# Tue May  3 16:20:54 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-MU9CKUT

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1651587664> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1651587664> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1651587664> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 179MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)

<font color=#A52A2A>@W:<a href="@W:FX527:@XP_HELP">FX527</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@W:FX527:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587664> | Found false-path constraint on register UART_Inst.txBitCounter[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX527:@XP_HELP">FX527</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@W:FX527:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587664> | Found false-path constraint on register UART_Inst.rxCounter[0] which prevents the register from being packed into DSP</font>
<font color=#A52A2A>@W:<a href="@W:FX527:@XP_HELP">FX527</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@W:FX527:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587664> | Found false-path constraint on register UART_Inst.txCounter[0] which prevents the register from being packed into DSP</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 181MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 184MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 184MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 184MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 192MB peak: 192MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -1.06ns		 461 /       350
   2		0h:00m:04s		    -1.06ns		 459 /       350
   3		0h:00m:04s		    -1.06ns		 459 /       350
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:05s		    -0.23ns		 497 /       358
   5		0h:00m:05s		     0.04ns		 499 /       358
   6		0h:00m:05s		     0.07ns		 500 /       358
   7		0h:00m:05s		     0.07ns		 500 /       358

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 189MB peak: 194MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1651587664> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:306:4:306:10:@A:BN291:@XP_MSG">top_rvl.v(306)</a><!@TM:1651587664> | Boundary register UART_Inst.opTx.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 189MB peak: 194MB)


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 153MB peak: 194MB)

Writing Analyst data base C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synwork\UART_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 192MB peak: 194MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1651587664> | Writing EDF file: C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1651587664> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 196MB peak: 196MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 196MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 197MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v:52:15:52:32:@W:MT246:@XP_MSG">top_rvl.v(52)</a><!@TM:1651587664> | Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v:1192:8:1192:21:@W:MT246:@XP_MSG">ertl.v(1192)</a><!@TM:1651587664> | Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v:2162:8:2162:14:@W:MT246:@XP_MSG">ertl.v(2162)</a><!@TM:1651587664> | Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1651587664> | Found clock ipClk with period 20.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1651587664> | Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue May  3 16:21:03 2022
#


Top view:               top
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\UART.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1651587664> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1651587664> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.518

                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     50.0 MHz      170.6 MHz     20.000        5.863         14.137     declared     default_clkgroup   
reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     153.4 MHz     5.000         6.518         -1.518     inferred     Inferred_clkgroup_0
System                                    200.0 MHz     337.8 MHz     5.000         2.960         2.040      system       system_clkgroup    
=============================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  5.000       2.040   |  No paths    -       |  No paths    -       |  No paths    -    
System                                 ipClk                                  |  20.000      18.147  |  No paths    -       |  No paths    -       |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  5.000       -0.250  |  No paths    -    
ipClk                                  System                                 |  20.000      16.197  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  ipClk                                  |  20.000      14.137  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -       |  5.000       0.882
reveal_coretop|jtck_inferred_clock[0]  ipClk                                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  5.000       -1.518  |  No paths    -       |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ipClk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                Arrival           
Instance                      Reference     Type        Pin     Net                   Time        Slack 
                              Clock                                                                     
--------------------------------------------------------------------------------------------------------
b8dvsIedgk9mBmfHwv4HxcxrJ     ipClk         FD1P3DX     Q       post_trig_cntr[2]     0.929       14.137
b8dvsIedgk9mBmfHwv4Hxcx23     ipClk         FD1P3DX     Q       post_trig_cntr[4]     0.929       14.137
UART_Inst.reset               ipClk         FD1S3AX     Q       reset                 1.164       14.393
UART_Inst.clockEnable         ipClk         FD1S3AX     Q       clockEnable           1.067       14.491
b8dvsIedgk9mBmfHwv4Hxcxhn     ipClk         FD1P3DX     Q       post_trig_cntr[0]     0.929       14.891
b8dvsIedgk9mBmfHwv4Hxcxm3     ipClk         FD1P3DX     Q       post_trig_cntr[1]     0.929       14.891
b8dvsIedgk9mBmfHwv4Hxcxxn     ipClk         FD1P3DX     Q       post_trig_cntr[3]     0.929       14.891
UART_Inst.rxCounter[0]        ipClk         FD1S3AY     Q       rxCounter[0]          0.994       15.239
UART_Inst.rxCounter[3]        ipClk         FD1S3AX     Q       rxCounter[3]          0.929       15.304
UART_Inst.rxCounter[4]        ipClk         FD1S3AY     Q       rxCounter[4]          0.929       15.304
========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                               Starting                                                   Required           
Instance                       Reference     Type        Pin     Net                      Time         Slack 
                               Clock                                                                         
-------------------------------------------------------------------------------------------------------------
b8dvsIedgk9mBmfHwv4Hxcxxn      ipClk         FD1P3DX     D       post_trig_cntr_s[3]      20.069       14.137
b8dvsIedgk9mBmfHwv4Hxcx23      ipClk         FD1P3DX     D       post_trig_cntr_s[4]      20.069       14.137
ps846ma26kiJBxJsu98fv7J        ipClk         FD1P3DX     D       pre_trig_cntr_s[3]       20.069       14.137
ps846ma26kiJBxJsu98fvDn        ipClk         FD1P3DX     D       pre_trig_cntr_s[4]       20.069       14.137
jvmp36mE4syAtlAjv2ldfAemDn     ipClk         FD1P3DX     D       tm_wr_addr_cntr_s[3]     20.069       14.137
jvmp36mE4syAtlAjv2ldfAemI3     ipClk         FD1P3DX     D       tm_wr_addr_cntr_s[4]     20.069       14.137
b8dvsIedgk9mBmfHwv4Hxcxm3      ipClk         FD1P3DX     D       post_trig_cntr_s[1]      20.069       14.210
b8dvsIedgk9mBmfHwv4HxcxrJ      ipClk         FD1P3DX     D       post_trig_cntr_s[2]      20.069       14.210
ps846ma26kiJBxJsu98fvxn        ipClk         FD1P3DX     D       pre_trig_cntr_s[1]       20.069       14.210
ps846ma26kiJBxJsu98fv23        ipClk         FD1P3DX     D       pre_trig_cntr_s[2]       20.069       14.210
=============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.srr:srsfC:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.srs:fp:65927:68174:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.069

    - Propagation time:                      5.932
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.137

    Number of logic level(s):                6
    Starting point:                          b8dvsIedgk9mBmfHwv4HxcxrJ / Q
    Ending point:                            b8dvsIedgk9mBmfHwv4Hxcx23 / D
    The start point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b8dvsIedgk9mBmfHwv4HxcxrJ                  FD1P3DX      Q        Out     0.929     0.929 r     -         
post_trig_cntr[2]                          Net          -        -       -         -           2         
kfCz2DsCaz4BGBvL3lg45fCfLlKzDjoK0B23       ORCALUT4     A        In      0.000     0.929 r     -         
kfCz2DsCaz4BGBvL3lg45fCfLlKzDjoK0B23       ORCALUT4     Z        Out     0.754     1.684 r     -         
un1_capture18_0_238_0_0_o2_0               Net          -        -       -         -           1         
bfKJyz8ek8EAkehBnHHttvKHpHLn6AmpB3AEI3     ORCALUT4     D        In      0.000     1.684 r     -         
bfKJyz8ek8EAkehBnHHttvKHpHLn6AmpB3AEI3     ORCALUT4     Z        Out     0.827     2.511 r     -         
N_456                                      Net          -        -       -         -           2         
pCxezgxDwjCw1crl7mgtAl8                    ORCALUT4     B        In      0.000     2.511 r     -         
pCxezgxDwjCw1crl7mgtAl8                    ORCALUT4     Z        Out     1.058     3.569 f     -         
pre_trig_cntr                              Net          -        -       -         -           18        
rdCbj4w8gHmJJjkfqpCj8zirnf4wnrG7J          CCU2B        A1       In      0.000     3.569 f     -         
rdCbj4w8gHmJJjkfqpCj8zirnf4wnrG7J          CCU2B        COUT     Out     1.056     4.625 r     -         
post_trig_cntr_cry[0]                      Net          -        -       -         -           1         
rdCbj4w8gHmJJjkfqpCj8zirnf4wnrGDn          CCU2B        CIN      In      0.000     4.625 r     -         
rdCbj4w8gHmJJjkfqpCj8zirnf4wnrGDn          CCU2B        COUT     Out     0.073     4.698 r     -         
post_trig_cntr_cry[2]                      Net          -        -       -         -           1         
rdCbj4w8gHmJJjkfqpCj8zirnf4wnrHbJ          CCU2B        CIN      In      0.000     4.698 r     -         
rdCbj4w8gHmJJjkfqpCj8zirnf4wnrHbJ          CCU2B        S1       Out     1.234     5.932 r     -         
post_trig_cntr_s[4]                        Net          -        -       -         -           1         
b8dvsIedgk9mBmfHwv4Hxcx23                  FD1P3DX      D        In      0.000     5.932 r     -         
=========================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                               Starting                                                                             Arrival           
Instance                       Reference                                 Type        Pin     Net                    Time        Slack 
                               Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAobHrJ            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.244       -1.518
eLGADJzvI6lrAAocyhn            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]               1.156       -1.470
eLGADJzvI6lrAAocybJ            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]               1.148       -1.461
jrnEkbs4As6tkG0oLeB7pJwc7J     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     1.067       -1.237
jrnEkbs4As6tkG0oLeB7pJwcDn     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[29]     1.067       -1.237
y2fBaocksFj8Ls4EpdJe           reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1_fast         0.929       -1.180
eLGADJzvI6lrAAobHxn            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]                1.232       -1.175
eLGADJzvI6lrAAobH23            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.218       -1.161
eLGADJzvI6lrAAocx7J            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]                1.164       -1.099
eLGADJzvI6lrAAobH7J            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.156       -1.091
======================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                        Required           
Instance              Reference                                 Type        Pin     Net               Time         Slack 
                      Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------
ikjxdeE9yeis2eI9      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5     4.389        -1.518
orh8KHqvnKqbJ         reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]       4.389        -0.719
ILaHxzBfscgpGC4m3     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_49_i            4.389        -0.639
ILaHxzBfscgpGC4rJ     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_376_i           4.389        -0.639
ILaHxzBfscgpGC4xn     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_375_i           4.389        -0.639
ILaHxzBfscgpGC423     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_374_i           4.389        -0.639
ILaHxzBfscgpGC4Dn     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_372_i           4.389        -0.639
ILaHxzBfscgpGC4I3     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_371_i           4.389        -0.639
ILaHxzBfscgpGC5hn     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_33_i            4.389        -0.639
ILaHxzBfscgpGC5m3     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_369_i           4.389        -0.639
=========================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.srr:srsfC:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.srs:fp:73821:77901:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.907
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.518

    Number of logic level(s):                9
    Starting point:                          eLGADJzvI6lrAAobHrJ / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAobHrJ                                                     FD1P3DX      Q        Out     1.244     1.244 r     -         
addr[0]                                                                 Net          -        -       -         -           51        
bbxfvH3dotu2vDtgogoxn447HKm3                                            ORCALUT4     A        In      0.000     1.244 r     -         
bbxfvH3dotu2vDtgogoxn447HKm3                                            ORCALUT4     Z        Out     0.754     1.999 r     -         
N_31                                                                    Net          -        -       -         -           1         
b9yajK2c1oBAaDxn3E4vnKqbJ                                               ORCALUT4     A        In      0.000     1.999 r     -         
b9yajK2c1oBAaDxn3E4vnKqbJ                                               ORCALUT4     Z        Out     0.179     2.178 r     -         
rd_dout_tcnt[0]                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     A        In      0.000     2.178 r     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     Z        Out     0.754     2.933 r     -         
N_5                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     A        In      0.000     2.933 r     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     Z        Out     0.179     3.112 r     -         
rd_dout_trig[0]                                                         Net          -        -       -         -           4         
jfyhuHcfopfbALDIb0zB35tdCx                                              ORCALUT4     D        In      0.000     3.112 r     -         
jfyhuHcfopfbALDIb0zB35tdCx                                              ORCALUT4     Z        Out     0.754     3.866 r     -         
N_26_0_0                                                                Net          -        -       -         -           1         
jfyhuHcfopfbALDIb0zB35tdCq                                              ORCALUT4     A        In      0.000     3.866 r     -         
jfyhuHcfopfbALDIb0zB35tdCq                                              ORCALUT4     Z        Out     0.754     4.621 f     -         
G_31_0_o4_2                                                             Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1E                                               ORCALUT4     A        In      0.000     4.621 f     -         
b8bzsIdsL6DJpIKxmnKEc0G1E                                               ORCALUT4     Z        Out     0.754     5.375 f     -         
parity_calc_RNO_8                                                       Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G18                                               PFUMX        ALUT     In      0.000     5.375 f     -         
b8bzsIdsL6DJpIKxmnKEc0G18                                               PFUMX        Z        Out     0.118     5.493 f     -         
parity_calc_RNO_2                                                       Net          -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     C        In      0.000     5.493 f     -         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     Z        Out     0.415     5.907 f     -         
parity_calc_5                                                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                                                        FD1P3DX      D        In      0.000     5.907 f     -         
======================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.859
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.470

    Number of logic level(s):                8
    Starting point:                          eLGADJzvI6lrAAocyhn / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAocyhn                                                     FD1P3DX      Q        Out     1.156     1.156 r     -         
addr[13]                                                                Net          -        -       -         -           16        
EijdD3f                                                                 ORCALUT4     B        In      0.000     1.156 r     -         
EijdD3f                                                                 ORCALUT4     Z        Out     0.973     2.129 f     -         
rd_tu                                                                   Net          -        -       -         -           6         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     C        In      0.000     2.129 f     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     Z        Out     0.754     2.884 r     -         
N_5                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     A        In      0.000     2.884 r     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     Z        Out     0.179     3.063 r     -         
rd_dout_trig[0]                                                         Net          -        -       -         -           4         
jfyhuHcfopfbALDIb0zB35tdCx                                              ORCALUT4     D        In      0.000     3.063 r     -         
jfyhuHcfopfbALDIb0zB35tdCx                                              ORCALUT4     Z        Out     0.754     3.817 r     -         
N_26_0_0                                                                Net          -        -       -         -           1         
jfyhuHcfopfbALDIb0zB35tdCq                                              ORCALUT4     A        In      0.000     3.817 r     -         
jfyhuHcfopfbALDIb0zB35tdCq                                              ORCALUT4     Z        Out     0.754     4.572 f     -         
G_31_0_o4_2                                                             Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1E                                               ORCALUT4     A        In      0.000     4.572 f     -         
b8bzsIdsL6DJpIKxmnKEc0G1E                                               ORCALUT4     Z        Out     0.754     5.326 f     -         
parity_calc_RNO_8                                                       Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G18                                               PFUMX        ALUT     In      0.000     5.326 f     -         
b8bzsIdsL6DJpIKxmnKEc0G18                                               PFUMX        Z        Out     0.118     5.444 f     -         
parity_calc_RNO_2                                                       Net          -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     C        In      0.000     5.444 f     -         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     Z        Out     0.415     5.859 f     -         
parity_calc_5                                                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                                                        FD1P3DX      D        In      0.000     5.859 f     -         
======================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.461

    Number of logic level(s):                8
    Starting point:                          eLGADJzvI6lrAAocybJ / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAocybJ                                                     FD1P3DX      Q        Out     1.148     1.148 r     -         
addr[12]                                                                Net          -        -       -         -           15        
EijdD3f                                                                 ORCALUT4     A        In      0.000     1.148 r     -         
EijdD3f                                                                 ORCALUT4     Z        Out     0.973     2.121 f     -         
rd_tu                                                                   Net          -        -       -         -           6         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     C        In      0.000     2.121 f     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     Z        Out     0.754     2.876 r     -         
N_5                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     A        In      0.000     2.876 r     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     Z        Out     0.179     3.055 r     -         
rd_dout_trig[0]                                                         Net          -        -       -         -           4         
jfyhuHcfopfbALDIb0zB35tdCx                                              ORCALUT4     D        In      0.000     3.055 r     -         
jfyhuHcfopfbALDIb0zB35tdCx                                              ORCALUT4     Z        Out     0.754     3.809 r     -         
N_26_0_0                                                                Net          -        -       -         -           1         
jfyhuHcfopfbALDIb0zB35tdCq                                              ORCALUT4     A        In      0.000     3.809 r     -         
jfyhuHcfopfbALDIb0zB35tdCq                                              ORCALUT4     Z        Out     0.754     4.564 f     -         
G_31_0_o4_2                                                             Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1E                                               ORCALUT4     A        In      0.000     4.564 f     -         
b8bzsIdsL6DJpIKxmnKEc0G1E                                               ORCALUT4     Z        Out     0.754     5.318 f     -         
parity_calc_RNO_8                                                       Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G18                                               PFUMX        ALUT     In      0.000     5.318 f     -         
b8bzsIdsL6DJpIKxmnKEc0G18                                               PFUMX        Z        Out     0.118     5.436 f     -         
parity_calc_RNO_2                                                       Net          -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     C        In      0.000     5.436 f     -         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     Z        Out     0.415     5.851 f     -         
parity_calc_5                                                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                                                        FD1P3DX      D        In      0.000     5.851 f     -         
======================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.401

    Number of logic level(s):                8
    Starting point:                          eLGADJzvI6lrAAobHrJ / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAobHrJ                                                     FD1P3DX      Q        Out     1.244     1.244 r     -         
addr[0]                                                                 Net          -        -       -         -           51        
bbxfvH3dotu2vDtgogoxn447HKm3                                            ORCALUT4     A        In      0.000     1.244 r     -         
bbxfvH3dotu2vDtgogoxn447HKm3                                            ORCALUT4     Z        Out     0.754     1.999 r     -         
N_31                                                                    Net          -        -       -         -           1         
b9yajK2c1oBAaDxn3E4vnKqbJ                                               ORCALUT4     A        In      0.000     1.999 r     -         
b9yajK2c1oBAaDxn3E4vnKqbJ                                               ORCALUT4     Z        Out     0.179     2.178 r     -         
rd_dout_tcnt[0]                                                         Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     A        In      0.000     2.178 r     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     Z        Out     0.754     2.933 r     -         
N_5                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     A        In      0.000     2.933 r     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     Z        Out     0.179     3.112 r     -         
rd_dout_trig[0]                                                         Net          -        -       -         -           4         
jfyhuHcfopfbALDIb0zB35td7h                                              ORCALUT4     D        In      0.000     3.112 r     -         
jfyhuHcfopfbALDIb0zB35td7h                                              ORCALUT4     Z        Out     0.754     3.866 f     -         
parity_calc_RNO_17                                                      Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1D                                               ORCALUT4     B        In      0.000     3.866 f     -         
b8bzsIdsL6DJpIKxmnKEc0G1D                                               ORCALUT4     Z        Out     0.754     4.621 r     -         
g2_1_1_0_0                                                              Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G17                                               ORCALUT4     D        In      0.000     4.621 r     -         
b8bzsIdsL6DJpIKxmnKEc0G17                                               ORCALUT4     Z        Out     0.754     5.375 f     -         
parity_calc_RNO_1                                                       Net          -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     B        In      0.000     5.375 f     -         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     Z        Out     0.415     5.790 r     -         
parity_calc_5                                                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                                                        FD1P3DX      D        In      0.000     5.790 r     -         
======================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      5.741
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.352

    Number of logic level(s):                7
    Starting point:                          eLGADJzvI6lrAAocyhn / Q
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
eLGADJzvI6lrAAocyhn                                                     FD1P3DX      Q        Out     1.156     1.156 r     -         
addr[13]                                                                Net          -        -       -         -           16        
EijdD3f                                                                 ORCALUT4     B        In      0.000     1.156 r     -         
EijdD3f                                                                 ORCALUT4     Z        Out     0.973     2.129 f     -         
rd_tu                                                                   Net          -        -       -         -           6         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     C        In      0.000     2.129 f     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]     ORCALUT4     Z        Out     0.754     2.884 r     -         
N_5                                                                     Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     A        In      0.000     2.884 r     -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]       ORCALUT4     Z        Out     0.179     3.063 r     -         
rd_dout_trig[0]                                                         Net          -        -       -         -           4         
jfyhuHcfopfbALDIb0zB35td7h                                              ORCALUT4     D        In      0.000     3.063 r     -         
jfyhuHcfopfbALDIb0zB35td7h                                              ORCALUT4     Z        Out     0.754     3.817 f     -         
parity_calc_RNO_17                                                      Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1D                                               ORCALUT4     B        In      0.000     3.817 f     -         
b8bzsIdsL6DJpIKxmnKEc0G1D                                               ORCALUT4     Z        Out     0.754     4.572 r     -         
g2_1_1_0_0                                                              Net          -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G17                                               ORCALUT4     D        In      0.000     4.572 r     -         
b8bzsIdsL6DJpIKxmnKEc0G17                                               ORCALUT4     Z        Out     0.754     5.326 f     -         
parity_calc_RNO_1                                                       Net          -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     B        In      0.000     5.326 f     -         
cGu1EIr9cwttxGGvl92b2p                                                  ORCALUT4     Z        Out     0.415     5.741 r     -         
parity_calc_5                                                           Net          -        -       -         -           1         
ikjxdeE9yeis2eI9                                                        FD1P3DX      D        In      0.000     5.741 r     -         
======================================================================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                                  Starting                                                            Arrival           
Instance                                          Reference     Type              Pin           Net                   Time        Slack 
                                                  Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16        jce2          jce2[0]               0.000       -0.250
top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16        jshift        jshift[0]             0.000       -0.250
top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16        ip_enable     ip_enable[0]          0.000       1.711 
top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16        jtdi          jtdi[0]               0.000       3.220 
top_reveal_coretop_instance.jtagconn16_inst_0     System        jtagconn16        jrstn         jrstn[0]              0.000       3.874 
xGmp4v571xtocbczv1mJ                              System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       4.908 
xGmp4v571xtocbczv1mJ                              System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       4.908 
xGmp4v571xtocbczv1mJ                              System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       4.908 
xGmp4v571xtocbczv1mJ                              System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       4.908 
xGmp4v571xtocbczv1mJ                              System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       4.908 
========================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                            Required           
Instance              Reference     Type        Pin     Net               Time         Slack 
                      Clock                                                                  
---------------------------------------------------------------------------------------------
ikjxdeE9yeis2eI9      System        FD1P3DX     D       parity_calc_5     4.389        -0.250
orh8KHqvnKqbJ         System        FD1P3BX     D       tm_crc_7[0]       4.389        0.439 
ILaHxzBfscgpGC4m3     System        FD1P3DX     D       N_49_i            4.389        1.040 
ILaHxzBfscgpGC4rJ     System        FD1P3DX     D       N_376_i           4.389        1.040 
ILaHxzBfscgpGC4xn     System        FD1P3DX     D       N_375_i           4.389        1.040 
ILaHxzBfscgpGC423     System        FD1P3DX     D       N_374_i           4.389        1.040 
ILaHxzBfscgpGC47J     System        FD1P3DX     D       N_373_i           4.389        1.040 
ILaHxzBfscgpGC4Dn     System        FD1P3DX     D       N_372_i           4.389        1.040 
ILaHxzBfscgpGC4I3     System        FD1P3DX     D       N_371_i           4.389        1.040 
ILaHxzBfscgpGC5bJ     System        FD1P3DX     D       N_370_i           4.389        1.040 
=============================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.srr:srsfC:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1.srs:fp:103139:105575:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                              Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                           Net            -        -       -         -           12        
dbzubEEmlubohglHcb0uAmJnGwncAF75                  ORCALUT4       A        In      0.000     0.000 r     -         
dbzubEEmlubohglHcb0uAmJnGwncAF75                  ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                        Net            -        -       -         -           46        
ftmz9x9brrEpnb60ewEidfo75Fcgt                     ORCALUT4       A        In      0.000     1.134 r     -         
ftmz9x9brrEpnb60ewEidfo75Fcgt                     ORCALUT4       Z        Out     0.827     1.962 f     -         
g1_1_0                                            Net            -        -       -         -           2         
jfyhuHcfopfbALDIb0zB35td7j                        ORCALUT4       C        In      0.000     1.962 f     -         
jfyhuHcfopfbALDIb0zB35td7j                        ORCALUT4       Z        Out     0.754     2.716 f     -         
g2_0_3                                            Net            -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1D                         ORCALUT4       D        In      0.000     2.716 f     -         
b8bzsIdsL6DJpIKxmnKEc0G1D                         ORCALUT4       Z        Out     0.754     3.470 r     -         
g2_1_1_0_0                                        Net            -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G17                         ORCALUT4       D        In      0.000     3.470 r     -         
b8bzsIdsL6DJpIKxmnKEc0G17                         ORCALUT4       Z        Out     0.754     4.225 f     -         
parity_calc_RNO_1                                 Net            -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                            ORCALUT4       B        In      0.000     4.225 f     -         
cGu1EIr9cwttxGGvl92b2p                            ORCALUT4       Z        Out     0.415     4.639 r     -         
parity_calc_5                                     Net            -        -       -         -           1         
ikjxdeE9yeis2eI9                                  FD1P3DX        D        In      0.000     4.639 r     -         
==================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin        Pin               Arrival     No. of    
Name                                              Type           Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                         Net            -          -       -         -           31        
dbzubEEmlubohglHcb0uAmJnGwncAF75                  ORCALUT4       B          In      0.000     0.000 r     -         
dbzubEEmlubohglHcb0uAmJnGwncAF75                  ORCALUT4       Z          Out     1.134     1.134 r     -         
capture_dr                                        Net            -          -       -         -           46        
ftmz9x9brrEpnb60ewEidfo75Fcgt                     ORCALUT4       A          In      0.000     1.134 r     -         
ftmz9x9brrEpnb60ewEidfo75Fcgt                     ORCALUT4       Z          Out     0.827     1.962 f     -         
g1_1_0                                            Net            -          -       -         -           2         
jfyhuHcfopfbALDIb0zB35td7j                        ORCALUT4       C          In      0.000     1.962 f     -         
jfyhuHcfopfbALDIb0zB35td7j                        ORCALUT4       Z          Out     0.754     2.716 f     -         
g2_0_3                                            Net            -          -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1D                         ORCALUT4       D          In      0.000     2.716 f     -         
b8bzsIdsL6DJpIKxmnKEc0G1D                         ORCALUT4       Z          Out     0.754     3.470 r     -         
g2_1_1_0_0                                        Net            -          -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G17                         ORCALUT4       D          In      0.000     3.470 r     -         
b8bzsIdsL6DJpIKxmnKEc0G17                         ORCALUT4       Z          Out     0.754     4.225 f     -         
parity_calc_RNO_1                                 Net            -          -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                            ORCALUT4       B          In      0.000     4.225 f     -         
cGu1EIr9cwttxGGvl92b2p                            ORCALUT4       Z          Out     0.415     4.639 r     -         
parity_calc_5                                     Net            -          -       -         -           1         
ikjxdeE9yeis2eI9                                  FD1P3DX        D          In      0.000     4.639 r     -         
====================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                 Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0        jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                              Net            -        -       -         -           12        
dbzubEEmlubohglHcb0uAmJnGwncAF75                     ORCALUT4       A        In      0.000     0.000 r     -         
dbzubEEmlubohglHcb0uAmJnGwncAF75                     ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                           Net            -        -       -         -           46        
bo1qgyKHvEtLdaGlnAcrLEexoyoxjbser6vbzI3KGIc1Kul8     ORCALUT4       B        In      0.000     1.134 r     -         
bo1qgyKHvEtLdaGlnAcrLEexoyoxjbser6vbzI3KGIc1Kul8     ORCALUT4       Z        Out     0.827     1.962 r     -         
N_4_0                                                Net            -        -       -         -           2         
jfyhuHcfopfbALDIb0zB35td7j                           ORCALUT4       A        In      0.000     1.962 r     -         
jfyhuHcfopfbALDIb0zB35td7j                           ORCALUT4       Z        Out     0.754     2.716 r     -         
g2_0_3                                               Net            -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1D                            ORCALUT4       D        In      0.000     2.716 r     -         
b8bzsIdsL6DJpIKxmnKEc0G1D                            ORCALUT4       Z        Out     0.754     3.470 r     -         
g2_1_1_0_0                                           Net            -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G17                            ORCALUT4       D        In      0.000     3.470 r     -         
b8bzsIdsL6DJpIKxmnKEc0G17                            ORCALUT4       Z        Out     0.754     4.225 f     -         
parity_calc_RNO_1                                    Net            -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                               ORCALUT4       B        In      0.000     4.225 f     -         
cGu1EIr9cwttxGGvl92b2p                               ORCALUT4       Z        Out     0.415     4.639 r     -         
parity_calc_5                                        Net            -        -       -         -           1         
ikjxdeE9yeis2eI9                                     FD1P3DX        D        In      0.000     4.639 r     -         
=====================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.639
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.250

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                      Pin        Pin               Arrival     No. of    
Name                                                 Type           Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0        jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                            Net            -          -       -         -           31        
dbzubEEmlubohglHcb0uAmJnGwncAF75                     ORCALUT4       B          In      0.000     0.000 r     -         
dbzubEEmlubohglHcb0uAmJnGwncAF75                     ORCALUT4       Z          Out     1.134     1.134 r     -         
capture_dr                                           Net            -          -       -         -           46        
bo1qgyKHvEtLdaGlnAcrLEexoyoxjbser6vbzI3KGIc1Kul8     ORCALUT4       B          In      0.000     1.134 r     -         
bo1qgyKHvEtLdaGlnAcrLEexoyoxjbser6vbzI3KGIc1Kul8     ORCALUT4       Z          Out     0.827     1.962 r     -         
N_4_0                                                Net            -          -       -         -           2         
jfyhuHcfopfbALDIb0zB35td7j                           ORCALUT4       A          In      0.000     1.962 r     -         
jfyhuHcfopfbALDIb0zB35td7j                           ORCALUT4       Z          Out     0.754     2.716 r     -         
g2_0_3                                               Net            -          -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1D                            ORCALUT4       D          In      0.000     2.716 r     -         
b8bzsIdsL6DJpIKxmnKEc0G1D                            ORCALUT4       Z          Out     0.754     3.470 r     -         
g2_1_1_0_0                                           Net            -          -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G17                            ORCALUT4       D          In      0.000     3.470 r     -         
b8bzsIdsL6DJpIKxmnKEc0G17                            ORCALUT4       Z          Out     0.754     4.225 f     -         
parity_calc_RNO_1                                    Net            -          -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                               ORCALUT4       B          In      0.000     4.225 f     -         
cGu1EIr9cwttxGGvl92b2p                               ORCALUT4       Z          Out     0.415     4.639 r     -         
parity_calc_5                                        Net            -          -       -         -           1         
ikjxdeE9yeis2eI9                                     FD1P3DX        D          In      0.000     4.639 r     -         
=======================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.566
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.177

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            ikjxdeE9yeis2eI9 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                              Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                           Net            -        -       -         -           12        
dbzubEEmlubohglHcb0uAmJnGwncAF75                  ORCALUT4       A        In      0.000     0.000 r     -         
dbzubEEmlubohglHcb0uAmJnGwncAF75                  ORCALUT4       Z        Out     1.134     1.134 r     -         
capture_dr                                        Net            -        -       -         -           46        
jfyhuHcfopfbALDIb0zB35tdCv                        ORCALUT4       A        In      0.000     1.134 r     -         
jfyhuHcfopfbALDIb0zB35tdCv                        ORCALUT4       Z        Out     0.754     1.889 r     -         
parity_calc_RNO_25                                Net            -        -       -         -           1         
jfyhuHcfopfbALDIb0zB35td7h                        ORCALUT4       A        In      0.000     1.889 r     -         
jfyhuHcfopfbALDIb0zB35td7h                        ORCALUT4       Z        Out     0.754     2.643 r     -         
parity_calc_RNO_17                                Net            -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G1D                         ORCALUT4       B        In      0.000     2.643 r     -         
b8bzsIdsL6DJpIKxmnKEc0G1D                         ORCALUT4       Z        Out     0.754     3.397 r     -         
g2_1_1_0_0                                        Net            -        -       -         -           1         
b8bzsIdsL6DJpIKxmnKEc0G17                         ORCALUT4       D        In      0.000     3.397 r     -         
b8bzsIdsL6DJpIKxmnKEc0G17                         ORCALUT4       Z        Out     0.754     4.152 f     -         
parity_calc_RNO_1                                 Net            -        -       -         -           1         
cGu1EIr9cwttxGGvl92b2p                            ORCALUT4       B        In      0.000     4.152 f     -         
cGu1EIr9cwttxGGvl92b2p                            ORCALUT4       Z        Out     0.415     4.566 r     -         
parity_calc_5                                     Net            -        -       -         -           1         
ikjxdeE9yeis2eI9                                  FD1P3DX        D        In      0.000     4.566 r     -         
==================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\uart.fdc:10:0:10:1:@W:MT447:@XP_MSG">uart.fdc(10)</a><!@TM:1651587664> | Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\uart.fdc:11:0:11:1:@W:MT447:@XP_MSG">uart.fdc(11)</a><!@TM:1651587664> | Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 193MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 193MB peak: 197MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report</a>
Part: lfxp2_5e-6

Register bits: 358 of 4752 (8%)
PIC Latch:       0
I/O cells:       12


Details:
CCU2B:          38
FD1P3AX:        48
FD1P3BX:        33
FD1P3DX:        192
FD1P3JX:        10
FD1S3AX:        14
FD1S3AY:        12
FD1S3BX:        1
FD1S3DX:        38
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            13
L6MUX21:        1
OB:             9
OFS1P3DX:       8
OFS1P3JX:       1
ORCALUT4:       482
PFUMX:          4
PUR:            1
VHI:            11
VLO:            11
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 73MB peak: 197MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Tue May  3 16:21:04 2022

###########################################################]

</pre></samp></body></html>
