$date
	Fri Sep 10 09:50:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! saida [15:0] $end
$var reg 16 " A [15:0] $end
$var reg 16 # B [15:0] $end
$var reg 1 $ clk $end
$var reg 1 % sel $end
$scope module m1 $end
$var wire 16 & A [15:0] $end
$var wire 16 ' B [15:0] $end
$var wire 1 % sel $end
$var wire 16 ( saida [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 (
b11 '
b10 &
0%
0$
b11 #
b10 "
b101 !
$end
#1
1$
#2
0$
#3
b110 !
b110 (
1$
1%
#4
0$
#5
1$
#6
b101 !
b101 (
0$
0%
#7
1$
#8
b110 !
b110 (
0$
b10 #
b10 '
b100 "
b100 &
#9
1$
#10
0$
#11
b1000 !
b1000 (
1$
1%
#12
0$
#13
1$
#14
0$
