# ğŸ”² CMOS OR Gate â€” Full Custom Design

This project implements a **CMOS OR gate** using a full custom flow:  
From schematic capture in Xschem, layout and DRC in Magic VLSI, LVS with netgen, and simulation using ngspice (with parasitic extraction).

---

## ğŸ§  Logic Behavior

The OR gate is the inverse of the NOR gate, yielding a '1' when either input is high. 
Its behavior is defined by the following truth table:

| A | B | Output |
|---|---|--------|
| 0 | 0 | 0      |
| 0 | 1 | 1      |
| 1 | 0 | 1      |
| 1 | 1 | 1      |

---

## ğŸ”§ Transistor-Level Schematic

<p align="center">
  <img src="./or_schematic.png" width="800" alt="OR Schematic"/>
</p>
<p align="center"><em>CMOS schematic captured in Xschem, note that this schematic is just the NOR configuration with its output passed into an inverter.</em></p>

---

## ğŸ§± Layout in Magic VLSI

<p align="center">
  <img src="./or_layout.png" width="800" alt="OR Layout"/>
</p>
<p align="center"><em>Full custom layout using Magic VLSI.</em></p>

---

## ğŸ§ª Transient Simulation with ngspice

### ğŸ”¹ Input Waveforms

<p align="center">
  <img src="./or_input.png" width="700" alt="Input waveform"/>
</p>

### ğŸ”¹ Output Waveform (with parasitics)

<p align="center">
  <img src="./or_output.png" width="700" alt="Output waveform"/>
</p>

The output node `Z` transitions low only when both `A` and `B` are both low â€” matching OR behavior.  
Parasitic capacitance extracted from layout (via `ext2spice`) was preserved to reflect real-world electrical effects.

---

## ğŸ“ Files in This Project

| File               | Description                             |
|--------------------|-----------------------------------------|
| `or_schematic.png` | Transistor-level schematic (Xschem  )  |
| `or_layout.png`    | Magic VLSI layout                      |
| `or_output.png`    | Simulated output waveform              |
| `or_gate.spice`    | SPICE netlist with extracted parasitics|
| `README.md`         | This documentation                    |

---

