Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Oct 15 20:39:18 2023
| Host         : konstantinos-OptiPlex-3040 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------+-------------------------+------------------+----------------+--------------+
|              Clock Signal             |       Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------------------+-------------------------+------------------+----------------+--------------+
|  cp/InstrDec_c/ALUControl_reg[2]_1[0] |                           |                         |                1 |              1 |         1.00 |
|  cp/InstrDec_c/ImmSrc_reg/G0          |                           |                         |                1 |              1 |         1.00 |
|  cp/InstrDec_c/ALUControl_reg[0]/G0   |                           |                         |                1 |              1 |         1.00 |
|  dp/register_si/Q_reg[6]_2            |                           | dp/register_si/AR[1]    |                1 |              1 |         1.00 |
|  n_0_528_BUFG                         |                           |                         |                1 |              1 |         1.00 |
|  dp/register_si/Q_reg[7]_8            |                           | dp/register_si/AR[1]    |                2 |              3 |         1.50 |
|  n_0_528_BUFG                         |                           | dp/register_si/ADDRA[3] |                3 |              3 |         1.00 |
|  n_0_528_BUFG                         |                           | dp/register_si/AR[1]    |                1 |              3 |         3.00 |
| ~CLK_IBUF_BUFG                        | dp/register_si/MemWrite_S |                         |                8 |             32 |         4.00 |
|  n_1_578_BUFG                         |                           |                         |               22 |             32 |         1.45 |
|  CLK_IBUF_BUFG                        |                           | RESET_IBUF              |               16 |             33 |         2.06 |
| ~CLK_IBUF_BUFG                        | dp/register_si/p_0_in     |                         |               11 |             88 |         8.00 |
+---------------------------------------+---------------------------+-------------------------+------------------+----------------+--------------+


