# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NN.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" \
"../../../../NN.srcs/sources_1/ip/floating_point_0/demo_tb/tb_floating_point_0.vhd" \
"../../../../NN.srcs/sources_1/ip/floating_point_1/sim/floating_point_1.vhd" \
"../../../../NN.srcs/sources_1/ip/floating_point_1/demo_tb/tb_floating_point_1.vhd" \
"../../../../NN.srcs/sources_1/new/FF.vhd" \
"../../../../NN.srcs/sources_1/new/RAM.vhd" \
"../../../../NN.srcs/sources_1/new/UC.vhd" \
"../../../../NN.srcs/sources_1/new/UC_2.vhd" \
"../../../../NN.srcs/sources_1/new/displ7seg.vhd" \
"../../../../NN.srcs/sources_1/new/Main.vhd" \
"../../../../NN.srcs/sources_1/new/UART_Receiver.vhd" \

# Do not sort compile order
nosort
