// -p well-formed -p simplify-with-control -p cell-share -p dead-cell-removal -p remove-ids
import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main() -> () {
  cells {
    x = std_reg(1);
    y = std_reg(1);
  }

  wires {
    group wr_x {
      x.in = 1'd1;
      x.write_en = 1'd1;
      wr_x[done] = x.done;
    }

    group wr_y {
      y.in = 1'd1;
      y.write_en = 1'd1;
      wr_y[done] = y.done;
    }

    group rd_y {
      rd_y[done] = y.out;
    }

  }

  control {
    seq {
      wr_x;       // writes to x
      wr_y;       // writes to y
      if x.out {  // reads x
        rd_y;     // reads y
      }
    }
  }
}
