// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_xcel_HH_
#define _cnn_xcel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "perform_conv_1.h"
#include "perform_conv.h"
#include "reshape.h"
#include "dut_uitofp_32ns_3Aem.h"
#include "cnn_xcel_mem_convqcK.h"
#include "cnn_xcel_mem_convsc4.h"
#include "cnn_xcel_mem_convtde.h"
#include "cnn_xcel_mem_convyd2.h"

namespace ap_rtl {

struct cnn_xcel : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<49> > input_V;
    sc_out< sc_lv<10> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<32> > output_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn_xcel(sc_module_name name);
    SC_HAS_PROCESS(cnn_xcel);

    ~cnn_xcel();

    sc_trace_file* mVcdFile;

    cnn_xcel_mem_convqcK* mem_conv1_0_V_U;
    cnn_xcel_mem_convqcK* mem_conv1_1_V_U;
    cnn_xcel_mem_convsc4* mem_conv1_2_V_U;
    cnn_xcel_mem_convtde* mem_conv2_0_V_U;
    cnn_xcel_mem_convtde* mem_conv2_1_V_U;
    cnn_xcel_mem_convtde* mem_conv2_2_V_U;
    cnn_xcel_mem_convtde* mem_conv2_3_V_U;
    cnn_xcel_mem_convtde* mem_conv2_4_V_U;
    cnn_xcel_mem_convyd2* mem_conv3_V_U;
    cnn_xcel_mem_convyd2* reshape_output_V_U;
    perform_conv_1* grp_perform_conv_1_fu_258;
    perform_conv* grp_perform_conv_fu_274;
    reshape* grp_reshape_fu_288;
    dut_uitofp_32ns_3Aem<1,6,32,32>* dut_uitofp_32ns_3Aem_U101;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > i_fu_307_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > next_mul_fu_335_p2;
    sc_signal< sc_lv<1> > exitcond5_fu_301_p2;
    sc_signal< sc_lv<6> > idx_urem_fu_370_p3;
    sc_signal< sc_lv<10> > i_3_fu_384_p2;
    sc_signal< sc_lv<10> > i_3_reg_626;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > tmp_22_fu_390_p1;
    sc_signal< sc_lv<64> > tmp_22_reg_631;
    sc_signal< sc_lv<1> > exitcond_fu_378_p2;
    sc_signal< sc_lv<14> > reshape_output_V_q0;
    sc_signal< sc_lv<14> > p_Val2_s_reg_641;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > is_neg_reg_648;
    sc_signal< sc_lv<1> > tmp_23_fu_403_p2;
    sc_signal< sc_lv<1> > tmp_23_reg_654;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<14> > p_Val2_5_fu_413_p3;
    sc_signal< sc_lv<14> > p_Val2_5_reg_659;
    sc_signal< sc_lv<32> > msb_idx_fu_445_p2;
    sc_signal< sc_lv<32> > msb_idx_reg_665;
    sc_signal< sc_lv<31> > tmp_65_fu_451_p1;
    sc_signal< sc_lv<31> > tmp_65_reg_670;
    sc_signal< sc_lv<1> > tmp_66_reg_675;
    sc_signal< sc_lv<32> > tmp32_V_3_fu_527_p3;
    sc_signal< sc_lv<32> > tmp32_V_3_reg_680;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > tmp32_V_6_fu_535_p1;
    sc_signal< sc_lv<32> > tmp32_V_6_reg_685;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<1> > tmp_29_fu_549_p2;
    sc_signal< sc_lv<1> > tmp_29_reg_690;
    sc_signal< sc_lv<9> > mem_conv1_0_V_address0;
    sc_signal< sc_logic > mem_conv1_0_V_ce0;
    sc_signal< sc_logic > mem_conv1_0_V_we0;
    sc_signal< sc_lv<13> > mem_conv1_0_V_q0;
    sc_signal< sc_logic > mem_conv1_0_V_ce1;
    sc_signal< sc_lv<13> > mem_conv1_0_V_q1;
    sc_signal< sc_lv<9> > mem_conv1_1_V_address0;
    sc_signal< sc_logic > mem_conv1_1_V_ce0;
    sc_signal< sc_logic > mem_conv1_1_V_we0;
    sc_signal< sc_lv<13> > mem_conv1_1_V_q0;
    sc_signal< sc_logic > mem_conv1_1_V_ce1;
    sc_signal< sc_lv<13> > mem_conv1_1_V_q1;
    sc_signal< sc_lv<9> > mem_conv1_2_V_address0;
    sc_signal< sc_logic > mem_conv1_2_V_ce0;
    sc_signal< sc_logic > mem_conv1_2_V_we0;
    sc_signal< sc_lv<13> > mem_conv1_2_V_q0;
    sc_signal< sc_logic > mem_conv1_2_V_ce1;
    sc_signal< sc_lv<13> > mem_conv1_2_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_0_V_address0;
    sc_signal< sc_logic > mem_conv2_0_V_ce0;
    sc_signal< sc_logic > mem_conv2_0_V_we0;
    sc_signal< sc_lv<14> > mem_conv2_0_V_q0;
    sc_signal< sc_logic > mem_conv2_0_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_0_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_1_V_address0;
    sc_signal< sc_logic > mem_conv2_1_V_ce0;
    sc_signal< sc_logic > mem_conv2_1_V_we0;
    sc_signal< sc_lv<14> > mem_conv2_1_V_q0;
    sc_signal< sc_logic > mem_conv2_1_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_1_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_2_V_address0;
    sc_signal< sc_logic > mem_conv2_2_V_ce0;
    sc_signal< sc_logic > mem_conv2_2_V_we0;
    sc_signal< sc_lv<14> > mem_conv2_2_V_q0;
    sc_signal< sc_logic > mem_conv2_2_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_2_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_3_V_address0;
    sc_signal< sc_logic > mem_conv2_3_V_ce0;
    sc_signal< sc_logic > mem_conv2_3_V_we0;
    sc_signal< sc_lv<14> > mem_conv2_3_V_q0;
    sc_signal< sc_logic > mem_conv2_3_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_3_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_4_V_address0;
    sc_signal< sc_logic > mem_conv2_4_V_ce0;
    sc_signal< sc_logic > mem_conv2_4_V_we0;
    sc_signal< sc_lv<14> > mem_conv2_4_V_q0;
    sc_signal< sc_logic > mem_conv2_4_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_4_V_q1;
    sc_signal< sc_lv<10> > mem_conv3_V_address0;
    sc_signal< sc_logic > mem_conv3_V_ce0;
    sc_signal< sc_logic > mem_conv3_V_we0;
    sc_signal< sc_lv<14> > mem_conv3_V_q0;
    sc_signal< sc_lv<10> > reshape_output_V_address0;
    sc_signal< sc_logic > reshape_output_V_ce0;
    sc_signal< sc_logic > reshape_output_V_we0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_ap_start;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_ap_done;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_ap_idle;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_ap_ready;
    sc_signal< sc_lv<9> > grp_perform_conv_1_fu_258_input_V_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_input_V_ce0;
    sc_signal< sc_lv<9> > grp_perform_conv_1_fu_258_input_V_address1;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_input_V_ce1;
    sc_signal< sc_lv<9> > grp_perform_conv_1_fu_258_input_V1_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_input_V1_ce0;
    sc_signal< sc_lv<9> > grp_perform_conv_1_fu_258_input_V1_address1;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_input_V1_ce1;
    sc_signal< sc_lv<9> > grp_perform_conv_1_fu_258_input_V2_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_input_V2_ce0;
    sc_signal< sc_lv<9> > grp_perform_conv_1_fu_258_input_V2_address1;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_input_V2_ce1;
    sc_signal< sc_lv<8> > grp_perform_conv_1_fu_258_output_V_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V_ce0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V_we0;
    sc_signal< sc_lv<14> > grp_perform_conv_1_fu_258_output_V_d0;
    sc_signal< sc_lv<8> > grp_perform_conv_1_fu_258_output_V3_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V3_ce0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V3_we0;
    sc_signal< sc_lv<14> > grp_perform_conv_1_fu_258_output_V3_d0;
    sc_signal< sc_lv<8> > grp_perform_conv_1_fu_258_output_V4_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V4_ce0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V4_we0;
    sc_signal< sc_lv<14> > grp_perform_conv_1_fu_258_output_V4_d0;
    sc_signal< sc_lv<8> > grp_perform_conv_1_fu_258_output_V5_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V5_ce0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V5_we0;
    sc_signal< sc_lv<14> > grp_perform_conv_1_fu_258_output_V5_d0;
    sc_signal< sc_lv<8> > grp_perform_conv_1_fu_258_output_V6_address0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V6_ce0;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_output_V6_we0;
    sc_signal< sc_lv<14> > grp_perform_conv_1_fu_258_output_V6_d0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_ap_start;
    sc_signal< sc_logic > grp_perform_conv_fu_274_ap_done;
    sc_signal< sc_logic > grp_perform_conv_fu_274_ap_idle;
    sc_signal< sc_logic > grp_perform_conv_fu_274_ap_ready;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_0_V_address0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_0_V_ce0;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_0_V_address1;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_0_V_ce1;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_1_V_address0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_1_V_ce0;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_1_V_address1;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_1_V_ce1;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_2_V_address0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_2_V_ce0;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_2_V_address1;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_2_V_ce1;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_3_V_address0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_3_V_ce0;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_3_V_address1;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_3_V_ce1;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_4_V_address0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_4_V_ce0;
    sc_signal< sc_lv<8> > grp_perform_conv_fu_274_input_4_V_address1;
    sc_signal< sc_logic > grp_perform_conv_fu_274_input_4_V_ce1;
    sc_signal< sc_lv<10> > grp_perform_conv_fu_274_output_V_address0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_output_V_ce0;
    sc_signal< sc_logic > grp_perform_conv_fu_274_output_V_we0;
    sc_signal< sc_lv<14> > grp_perform_conv_fu_274_output_V_d0;
    sc_signal< sc_logic > grp_reshape_fu_288_ap_start;
    sc_signal< sc_logic > grp_reshape_fu_288_ap_done;
    sc_signal< sc_logic > grp_reshape_fu_288_ap_idle;
    sc_signal< sc_logic > grp_reshape_fu_288_ap_ready;
    sc_signal< sc_lv<10> > grp_reshape_fu_288_input_V_address0;
    sc_signal< sc_logic > grp_reshape_fu_288_input_V_ce0;
    sc_signal< sc_lv<10> > grp_reshape_fu_288_output_V_address0;
    sc_signal< sc_logic > grp_reshape_fu_288_output_V_ce0;
    sc_signal< sc_logic > grp_reshape_fu_288_output_V_we0;
    sc_signal< sc_lv<14> > grp_reshape_fu_288_output_V_d0;
    sc_signal< sc_lv<6> > bvh_d_index_reg_214;
    sc_signal< sc_lv<13> > phi_mul_reg_225;
    sc_signal< sc_lv<6> > phi_urem_reg_236;
    sc_signal< sc_lv<10> > i4_reg_247;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_perform_conv_1_fu_258_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_perform_conv_fu_274_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_reshape_fu_288_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > newIndex1_fu_351_p1;
    sc_signal< sc_lv<3> > tmp_62_fu_331_p1;
    sc_signal< sc_lv<13> > tmp_s_fu_320_p3;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > index_assign_cast3_fu_297_p1;
    sc_signal< sc_lv<1> > tmp_fu_313_p3;
    sc_signal< sc_lv<5> > tmp_63_fu_341_p4;
    sc_signal< sc_lv<6> > next_urem_fu_358_p2;
    sc_signal< sc_lv<1> > tmp_73_fu_364_p2;
    sc_signal< sc_lv<14> > tmp_24_fu_408_p2;
    sc_signal< sc_lv<14> > p_Result_3_fu_419_p4;
    sc_signal< sc_lv<32> > p_Result_4_fu_429_p3;
    sc_signal< sc_lv<32> > num_zeros_fu_437_p3;
    sc_signal< sc_lv<31> > msb_idx_1_fu_463_p3;
    sc_signal< sc_lv<26> > tmp_67_fu_473_p4;
    sc_signal< sc_lv<32> > msb_idx_1_cast_fu_469_p1;
    sc_signal< sc_lv<32> > tmp32_V_fu_489_p1;
    sc_signal< sc_lv<32> > tmp_27_fu_492_p2;
    sc_signal< sc_lv<4> > tmp_68_fu_504_p1;
    sc_signal< sc_lv<4> > tmp_69_fu_508_p2;
    sc_signal< sc_lv<14> > tmp_70_fu_514_p1;
    sc_signal< sc_lv<14> > p_Result_s_fu_518_p2;
    sc_signal< sc_lv<1> > icmp_fu_483_p2;
    sc_signal< sc_lv<32> > tmp32_V_1_fu_498_p2;
    sc_signal< sc_lv<32> > tmp32_V_2_fu_523_p1;
    sc_signal< sc_lv<32> > grp_fu_294_p1;
    sc_signal< sc_lv<8> > p_Result_8_fu_539_p4;
    sc_signal< sc_lv<8> > tmp1_cast_cast_fu_558_p3;
    sc_signal< sc_lv<8> > tmp_72_fu_555_p1;
    sc_signal< sc_lv<8> > p_Repl2_2_trunc_fu_565_p2;
    sc_signal< sc_lv<9> > tmp_31_fu_571_p3;
    sc_signal< sc_lv<32> > p_Result_5_fu_578_p5;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<13> ap_const_lv13_56;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_9E;
    static const sc_lv<8> ap_const_lv8_74;
    static const sc_lv<8> ap_const_lv8_73;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond5_fu_301_p2();
    void thread_exitcond_fu_378_p2();
    void thread_grp_perform_conv_1_fu_258_ap_start();
    void thread_grp_perform_conv_fu_274_ap_start();
    void thread_grp_reshape_fu_288_ap_start();
    void thread_i_3_fu_384_p2();
    void thread_i_fu_307_p2();
    void thread_icmp_fu_483_p2();
    void thread_idx_urem_fu_370_p3();
    void thread_index_assign_cast3_fu_297_p1();
    void thread_mem_conv1_0_V_address0();
    void thread_mem_conv1_0_V_ce0();
    void thread_mem_conv1_0_V_ce1();
    void thread_mem_conv1_0_V_we0();
    void thread_mem_conv1_1_V_address0();
    void thread_mem_conv1_1_V_ce0();
    void thread_mem_conv1_1_V_ce1();
    void thread_mem_conv1_1_V_we0();
    void thread_mem_conv1_2_V_address0();
    void thread_mem_conv1_2_V_ce0();
    void thread_mem_conv1_2_V_ce1();
    void thread_mem_conv1_2_V_we0();
    void thread_mem_conv2_0_V_address0();
    void thread_mem_conv2_0_V_ce0();
    void thread_mem_conv2_0_V_ce1();
    void thread_mem_conv2_0_V_we0();
    void thread_mem_conv2_1_V_address0();
    void thread_mem_conv2_1_V_ce0();
    void thread_mem_conv2_1_V_ce1();
    void thread_mem_conv2_1_V_we0();
    void thread_mem_conv2_2_V_address0();
    void thread_mem_conv2_2_V_ce0();
    void thread_mem_conv2_2_V_ce1();
    void thread_mem_conv2_2_V_we0();
    void thread_mem_conv2_3_V_address0();
    void thread_mem_conv2_3_V_ce0();
    void thread_mem_conv2_3_V_ce1();
    void thread_mem_conv2_3_V_we0();
    void thread_mem_conv2_4_V_address0();
    void thread_mem_conv2_4_V_ce0();
    void thread_mem_conv2_4_V_ce1();
    void thread_mem_conv2_4_V_we0();
    void thread_mem_conv3_V_address0();
    void thread_mem_conv3_V_ce0();
    void thread_mem_conv3_V_we0();
    void thread_msb_idx_1_cast_fu_469_p1();
    void thread_msb_idx_1_fu_463_p3();
    void thread_msb_idx_fu_445_p2();
    void thread_newIndex1_fu_351_p1();
    void thread_next_mul_fu_335_p2();
    void thread_next_urem_fu_358_p2();
    void thread_num_zeros_fu_437_p3();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_Repl2_2_trunc_fu_565_p2();
    void thread_p_Result_3_fu_419_p4();
    void thread_p_Result_4_fu_429_p3();
    void thread_p_Result_5_fu_578_p5();
    void thread_p_Result_8_fu_539_p4();
    void thread_p_Result_s_fu_518_p2();
    void thread_p_Val2_5_fu_413_p3();
    void thread_reshape_output_V_address0();
    void thread_reshape_output_V_ce0();
    void thread_reshape_output_V_we0();
    void thread_tmp1_cast_cast_fu_558_p3();
    void thread_tmp32_V_1_fu_498_p2();
    void thread_tmp32_V_2_fu_523_p1();
    void thread_tmp32_V_3_fu_527_p3();
    void thread_tmp32_V_6_fu_535_p1();
    void thread_tmp32_V_fu_489_p1();
    void thread_tmp_22_fu_390_p1();
    void thread_tmp_23_fu_403_p2();
    void thread_tmp_24_fu_408_p2();
    void thread_tmp_27_fu_492_p2();
    void thread_tmp_29_fu_549_p2();
    void thread_tmp_31_fu_571_p3();
    void thread_tmp_62_fu_331_p1();
    void thread_tmp_63_fu_341_p4();
    void thread_tmp_65_fu_451_p1();
    void thread_tmp_67_fu_473_p4();
    void thread_tmp_68_fu_504_p1();
    void thread_tmp_69_fu_508_p2();
    void thread_tmp_70_fu_514_p1();
    void thread_tmp_72_fu_555_p1();
    void thread_tmp_73_fu_364_p2();
    void thread_tmp_fu_313_p3();
    void thread_tmp_s_fu_320_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
