vhdl work "C:\Users\mgala\Documents\Xilinx Projects\LAB05\LAB05\Sum_Unit.vhd"
vhdl work "C:\Users\mgala\Documents\Xilinx Projects\LAB05\LAB05\Carry_Look_Ahead_Unit.vhd"
vhdl work "C:\Users\mgala\Documents\Xilinx Projects\LAB05\LAB05\Carry_Generate_Propagate_Unit.vhd"
vhdl work "C:\Users\mgala\Documents\Xilinx Projects\LAB05\LAB05\Carry_Look_Ahead_Adder.vhd"
vhdl work "C:\Users\mgala\Documents\Xilinx Projects\LAB05\LAB05\ADDER_SUBBER.vhd"
