Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: test_fixed_melexis.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_fixed_melexis.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_fixed_melexis"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Use New Parser                     : yes
Top Module Name                    : test_fixed_melexis
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/user/workspace/fphdl/fixed_float_types_c.vhdl" into library ieee_proposed
Parsing package <fixed_float_types>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" into library ieee_proposed
Parsing package <fixed_pkg>.
Parsing package body <fixed_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/p_fphdl_package1.vhd" into library work
Parsing package <p_fphdl_package1>.
Parsing package body <p_fphdl_package1>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/fixed_synth_sub.vhdl" into library work
Parsing entity <fixed_synth_sub>.
Parsing architecture <rtl> of entity <fixed_synth_sub>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/fixed_synth_mul.vhdl" into library work
Parsing entity <fixed_synth_mul>.
Parsing architecture <rtl> of entity <fixed_synth_mul>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/fixed_synth_div.vhdl" into library work
Parsing entity <fixed_synth_div>.
Parsing architecture <rtl> of entity <fixed_synth_div>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/fixed_synth_add.vhdl" into library work
Parsing entity <fixed_synth_add>.
Parsing architecture <rtl> of entity <fixed_synth_add>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/test_fixed_melexis.vhd" into library work
Parsing entity <test_fixed_melexis>.
Parsing architecture <testbench> of entity <test_fixed_melexis>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1474: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1475: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1476: Range is empty (null range)

Elaborating entity <test_fixed_melexis> (architecture <testbench>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/test_fixed_melexis.vhd" Line 107: Assignment to out1add ignored, since the identifier is never used

Elaborating entity <fixed_synth_add> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_add.vhdl" Line 33: Using initial value 35 for sfh since it is never assigned
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_add.vhdl" Line 34: Using initial value -1 for sfl since it is never assigned

Elaborating entity <fixed_synth_sub> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_sub.vhdl" Line 33: Using initial value 35 for sfh since it is never assigned
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_sub.vhdl" Line 34: Using initial value -1 for sfl since it is never assigned

Elaborating entity <fixed_synth_div> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_div.vhdl" Line 34: Using initial value 36 for sfh since it is never assigned
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_div.vhdl" Line 35: Using initial value -35 for sfl since it is never assigned
WARNING:HDLCompiler:314 - "/build/xfndry10/P.20131013/rtf/vhdl/xst/src/std_1164.vhd" Line 1025: Choice with meta-value 'U' is ignored for synthesis

Elaborating entity <fixed_synth_mul> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_mul.vhdl" Line 34: Using initial value 69 for sfh since it is never assigned
WARNING:HDLCompiler:871 - "/home/user/workspace/melexis_mlx90641/fixed_synth_mul.vhdl" Line 35: Using initial value -2 for sfl since it is never assigned
WARNING:Xst:2972 - "/home/user/workspace/melexis_mlx90641/test_fixed_melexis.vhd" line 121. All outputs of instance <DUTadd> of block <fixed_synth_add> are unconnected in block <test_fixed_melexis>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_fixed_melexis>.
    Related source file is "/home/user/workspace/melexis_mlx90641/test_fixed_melexis.vhd".
        G_C_WAIT1 = 16
    Set property "KEEP = TRUE" for signal <tester.vdd25>.
    Set property "KEEP = TRUE" for signal <tester.kvdd>.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/test_fixed_melexis.vhd" line 121: Output port <out1> of the instance <DUTadd> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <tester.state>.
    Found 36-bit register for signal <in1sub>.
    Found 36-bit register for signal <in1div>.
    Found 36-bit register for signal <in1mul>.
    Found 36-bit register for signal <in2sub>.
    Found 36-bit register for signal <in2div>.
    Found 36-bit register for signal <in2mul>.
    Found 16-bit register for signal <tester.kvdd>.
    Found 17-bit register for signal <tester.vdd25>.
    Found 4-bit register for signal <tester.v_wait1>.
INFO:Xst:1799 - State s7 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s8 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s9 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s10 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s11 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s12 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s13 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s14 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s15 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s16 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s17 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s18 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s19 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s20 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s21 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s22 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s23 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s24 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s25 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s26 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s27 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s28 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s29 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s30 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s31 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s32 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s33 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s34 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s35 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s36 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s37 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s38 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s39 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s40 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s41 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s42 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s43 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s44 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s45 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s46 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s47 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s48 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s49 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s50 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s51 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s52 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s53 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s54 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s55 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s56 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s57 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s58 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s59 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s60 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s61 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s62 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s63 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s64 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s65 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s66 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s67 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s68 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s69 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s70 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s71 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s72 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s73 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s74 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s75 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s76 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s77 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s78 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s79 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s80 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s81 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s82 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s83 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s84 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s85 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s86 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s87 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s88 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s89 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s90 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s91 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s92 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s93 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s94 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s95 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s96 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s97 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s98 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s99 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s100 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s101 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s102 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s103 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s104 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s105 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s106 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s107 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s108 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s109 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s110 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s111 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s112 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s113 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s114 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s115 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s116 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s117 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s118 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s119 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s120 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s121 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s122 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s123 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s124 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s125 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s126 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s127 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s128 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s129 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s130 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s131 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s132 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s133 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s134 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s135 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s136 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s137 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s138 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s139 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s140 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s141 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s142 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s143 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s144 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s145 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s146 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s147 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s148 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s149 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State s150 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w6 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w7 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w8 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w9 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w10 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w11 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w12 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w13 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w14 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w15 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w16 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w17 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w18 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w19 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w20 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w21 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w22 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w23 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w24 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w25 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w26 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w27 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w28 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w29 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w30 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w31 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w32 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w33 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w34 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w35 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w36 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w37 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w38 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w39 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w40 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w41 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w42 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w43 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w44 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w45 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w46 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w47 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w48 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w49 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w50 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w51 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w52 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w53 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w54 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w55 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w56 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w57 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w58 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w59 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w60 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w61 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w62 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w63 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w64 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w65 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w66 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w67 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w68 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w69 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w70 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w71 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w72 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w73 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w74 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w75 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w76 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w77 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w78 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w79 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w80 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w81 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w82 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w83 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w84 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w85 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w86 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w87 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w88 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w89 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w90 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w91 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w92 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w93 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w94 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w95 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w96 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w97 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w98 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w99 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w100 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w101 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w102 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w103 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w104 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w105 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w106 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w107 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w108 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w109 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w110 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w111 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w112 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w113 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w114 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w115 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w116 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w117 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w118 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w119 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w120 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w121 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w122 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w123 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w124 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w125 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w126 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w127 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w128 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w129 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w130 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w131 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w132 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w133 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w134 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w135 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w136 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w137 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w138 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w139 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w140 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w141 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w142 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w143 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w144 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w145 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w146 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w147 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w148 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w149 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State w150 is never reached in FSM <tester.state>.
INFO:Xst:1799 - State ending is never reached in FSM <tester.state>.
    Found finite state machine <FSM_0> for signal <tester.state>.
    -----------------------------------------------------------------------
    | States             | 302                                            |
    | Transitions        | 18                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <tester.v_wait1[3]_GND_9_o_add_14_OUT> created at line 280.
    Found 17-bit adder for signal <out1div[15]_GND_9_o_add_20_OUT> created at line 1253.
    Found 17-bit adder for signal <out1mul[15]_GND_9_o_add_32_OUT> created at line 1253.
    Found 18-bit adder for signal <out1sub[16]_GND_9_o_add_44_OUT> created at line 1253.
    Found 18-bit adder for signal <out1mul[16]_GND_9_o_add_56_OUT> created at line 1253.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 253 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <test_fixed_melexis> synthesized.

Synthesizing Unit <fixed_synth_sub>.
    Related source file is "/home/user/workspace/melexis_mlx90641/fixed_synth_sub.vhdl".
    Found 36-bit register for signal <out1>.
    Found 37-bit subtractor for signal <in1[35]_in2[35]_sub_1_OUT<36:0>> created at line 2484.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <fixed_synth_sub> synthesized.

Synthesizing Unit <fixed_synth_div>.
    Related source file is "/home/user/workspace/melexis_mlx90641/fixed_synth_div.vhdl".
    Found 36-bit register for signal <out1>.
    Found 73-bit adder for signal <n0100> created at line 1253.
    Found 37-bit adder for signal <in1[35]_GND_12_o_add_10_OUT> created at line 1253.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <fixed_synth_div> synthesized.

Synthesizing Unit <div_75s_36s>.
    Related source file is "".
    Found 75-bit subtractor for signal <a[74]_unary_minus_1_OUT> created at line 0.
    Found 36-bit subtractor for signal <b[35]_unary_minus_3_OUT> created at line 0.
    Found 111-bit adder for signal <n13509> created at line 0.
    Found 111-bit adder for signal <GND_13_o_b[35]_add_5_OUT> created at line 0.
    Found 110-bit adder for signal <n13513> created at line 0.
    Found 110-bit adder for signal <GND_13_o_b[35]_add_7_OUT> created at line 0.
    Found 109-bit adder for signal <n13517> created at line 0.
    Found 109-bit adder for signal <GND_13_o_b[35]_add_9_OUT> created at line 0.
    Found 108-bit adder for signal <n13521> created at line 0.
    Found 108-bit adder for signal <GND_13_o_b[35]_add_11_OUT> created at line 0.
    Found 107-bit adder for signal <n13525> created at line 0.
    Found 107-bit adder for signal <GND_13_o_b[35]_add_13_OUT> created at line 0.
    Found 106-bit adder for signal <n13529> created at line 0.
    Found 106-bit adder for signal <GND_13_o_b[35]_add_15_OUT> created at line 0.
    Found 105-bit adder for signal <n13533> created at line 0.
    Found 105-bit adder for signal <GND_13_o_b[35]_add_17_OUT> created at line 0.
    Found 104-bit adder for signal <n13537> created at line 0.
    Found 104-bit adder for signal <GND_13_o_b[35]_add_19_OUT> created at line 0.
    Found 103-bit adder for signal <n13541> created at line 0.
    Found 103-bit adder for signal <GND_13_o_b[35]_add_21_OUT> created at line 0.
    Found 102-bit adder for signal <n13545> created at line 0.
    Found 102-bit adder for signal <GND_13_o_b[35]_add_23_OUT> created at line 0.
    Found 101-bit adder for signal <n13549> created at line 0.
    Found 101-bit adder for signal <GND_13_o_b[35]_add_25_OUT> created at line 0.
    Found 100-bit adder for signal <n13553> created at line 0.
    Found 100-bit adder for signal <GND_13_o_b[35]_add_27_OUT> created at line 0.
    Found 99-bit adder for signal <n13557> created at line 0.
    Found 99-bit adder for signal <GND_13_o_b[35]_add_29_OUT> created at line 0.
    Found 98-bit adder for signal <n13561> created at line 0.
    Found 98-bit adder for signal <GND_13_o_b[35]_add_31_OUT> created at line 0.
    Found 97-bit adder for signal <n13565> created at line 0.
    Found 97-bit adder for signal <GND_13_o_b[35]_add_33_OUT> created at line 0.
    Found 96-bit adder for signal <n13569> created at line 0.
    Found 96-bit adder for signal <GND_13_o_b[35]_add_35_OUT> created at line 0.
    Found 95-bit adder for signal <n13573> created at line 0.
    Found 95-bit adder for signal <GND_13_o_b[35]_add_37_OUT> created at line 0.
    Found 94-bit adder for signal <n13577> created at line 0.
    Found 94-bit adder for signal <GND_13_o_b[35]_add_39_OUT> created at line 0.
    Found 93-bit adder for signal <n13581> created at line 0.
    Found 93-bit adder for signal <GND_13_o_b[35]_add_41_OUT> created at line 0.
    Found 92-bit adder for signal <n13585> created at line 0.
    Found 92-bit adder for signal <GND_13_o_b[35]_add_43_OUT> created at line 0.
    Found 91-bit adder for signal <n13589> created at line 0.
    Found 91-bit adder for signal <GND_13_o_b[35]_add_45_OUT> created at line 0.
    Found 90-bit adder for signal <n13593> created at line 0.
    Found 90-bit adder for signal <GND_13_o_b[35]_add_47_OUT> created at line 0.
    Found 89-bit adder for signal <n13597> created at line 0.
    Found 89-bit adder for signal <GND_13_o_b[35]_add_49_OUT> created at line 0.
    Found 88-bit adder for signal <n13601> created at line 0.
    Found 88-bit adder for signal <GND_13_o_b[35]_add_51_OUT> created at line 0.
    Found 87-bit adder for signal <n13605> created at line 0.
    Found 87-bit adder for signal <GND_13_o_b[35]_add_53_OUT> created at line 0.
    Found 86-bit adder for signal <n13609> created at line 0.
    Found 86-bit adder for signal <GND_13_o_b[35]_add_55_OUT> created at line 0.
    Found 85-bit adder for signal <n13613> created at line 0.
    Found 85-bit adder for signal <GND_13_o_b[35]_add_57_OUT> created at line 0.
    Found 84-bit adder for signal <n13617> created at line 0.
    Found 84-bit adder for signal <GND_13_o_b[35]_add_59_OUT> created at line 0.
    Found 83-bit adder for signal <n13621> created at line 0.
    Found 83-bit adder for signal <GND_13_o_b[35]_add_61_OUT> created at line 0.
    Found 82-bit adder for signal <n13625> created at line 0.
    Found 82-bit adder for signal <GND_13_o_b[35]_add_63_OUT> created at line 0.
    Found 81-bit adder for signal <n13629> created at line 0.
    Found 81-bit adder for signal <GND_13_o_b[35]_add_65_OUT> created at line 0.
    Found 80-bit adder for signal <n13633> created at line 0.
    Found 80-bit adder for signal <GND_13_o_b[35]_add_67_OUT> created at line 0.
    Found 79-bit adder for signal <n13637> created at line 0.
    Found 79-bit adder for signal <GND_13_o_b[35]_add_69_OUT> created at line 0.
    Found 78-bit adder for signal <n13641> created at line 0.
    Found 78-bit adder for signal <GND_13_o_b[35]_add_71_OUT> created at line 0.
    Found 77-bit adder for signal <n13645> created at line 0.
    Found 77-bit adder for signal <GND_13_o_b[35]_add_73_OUT> created at line 0.
    Found 76-bit adder for signal <n13649> created at line 0.
    Found 76-bit adder for signal <GND_13_o_b[35]_add_75_OUT> created at line 0.
    Found 75-bit adder for signal <n13653> created at line 0.
    Found 75-bit adder for signal <a[74]_b[35]_add_77_OUT> created at line 0.
    Found 75-bit adder for signal <n13657> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_79_OUT> created at line 0.
    Found 75-bit adder for signal <n13661> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_81_OUT> created at line 0.
    Found 75-bit adder for signal <n13665> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_83_OUT> created at line 0.
    Found 75-bit adder for signal <n13669> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_85_OUT> created at line 0.
    Found 75-bit adder for signal <n13673> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_87_OUT> created at line 0.
    Found 75-bit adder for signal <n13677> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_89_OUT> created at line 0.
    Found 75-bit adder for signal <n13681> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_91_OUT> created at line 0.
    Found 75-bit adder for signal <n13685> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_93_OUT> created at line 0.
    Found 75-bit adder for signal <n13689> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_95_OUT> created at line 0.
    Found 75-bit adder for signal <n13693> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_97_OUT> created at line 0.
    Found 75-bit adder for signal <n13697> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_99_OUT> created at line 0.
    Found 75-bit adder for signal <n13701> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_101_OUT> created at line 0.
    Found 75-bit adder for signal <n13705> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_103_OUT> created at line 0.
    Found 75-bit adder for signal <n13709> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_105_OUT> created at line 0.
    Found 75-bit adder for signal <n13713> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_107_OUT> created at line 0.
    Found 75-bit adder for signal <n13717> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_109_OUT> created at line 0.
    Found 75-bit adder for signal <n13721> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_111_OUT> created at line 0.
    Found 75-bit adder for signal <n13725> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_113_OUT> created at line 0.
    Found 75-bit adder for signal <n13729> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_115_OUT> created at line 0.
    Found 75-bit adder for signal <n13733> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_117_OUT> created at line 0.
    Found 75-bit adder for signal <n13737> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_119_OUT> created at line 0.
    Found 75-bit adder for signal <n13741> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_121_OUT> created at line 0.
    Found 75-bit adder for signal <n13745> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_123_OUT> created at line 0.
    Found 75-bit adder for signal <n13749> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_125_OUT> created at line 0.
    Found 75-bit adder for signal <n13753> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_127_OUT> created at line 0.
    Found 75-bit adder for signal <n13757> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_129_OUT> created at line 0.
    Found 75-bit adder for signal <n13761> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_131_OUT> created at line 0.
    Found 75-bit adder for signal <n13765> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_133_OUT> created at line 0.
    Found 75-bit adder for signal <n13769> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_135_OUT> created at line 0.
    Found 75-bit adder for signal <n13773> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_137_OUT> created at line 0.
    Found 75-bit adder for signal <n13777> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_139_OUT> created at line 0.
    Found 75-bit adder for signal <n13781> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_141_OUT> created at line 0.
    Found 75-bit adder for signal <n13785> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_143_OUT> created at line 0.
    Found 75-bit adder for signal <n13789> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_145_OUT> created at line 0.
    Found 75-bit adder for signal <n13793> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_147_OUT> created at line 0.
    Found 75-bit adder for signal <n13797> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_149_OUT[74:0]> created at line 0.
    Found 75-bit adder for signal <n13801> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_151_OUT[74:0]> created at line 0.
    Found 75-bit adder for signal <n13805> created at line 0.
    Found 75-bit adder for signal <a[74]_GND_13_o_add_153_OUT[74:0]> created at line 0.
    Found 76-bit adder for signal <GND_13_o_BUS_0001_add_156_OUT[75:0]> created at line 0.
    Found 111-bit comparator greater for signal <BUS_0001_INV_6678_o> created at line 0
    Found 110-bit comparator greater for signal <BUS_0002_INV_6677_o> created at line 0
    Found 109-bit comparator greater for signal <BUS_0003_INV_6676_o> created at line 0
    Found 108-bit comparator greater for signal <BUS_0004_INV_6675_o> created at line 0
    Found 107-bit comparator greater for signal <BUS_0005_INV_6674_o> created at line 0
    Found 106-bit comparator greater for signal <BUS_0006_INV_6673_o> created at line 0
    Found 105-bit comparator greater for signal <BUS_0007_INV_6672_o> created at line 0
    Found 104-bit comparator greater for signal <BUS_0008_INV_6671_o> created at line 0
    Found 103-bit comparator greater for signal <BUS_0009_INV_6670_o> created at line 0
    Found 102-bit comparator greater for signal <BUS_0010_INV_6669_o> created at line 0
    Found 101-bit comparator greater for signal <BUS_0011_INV_6668_o> created at line 0
    Found 100-bit comparator greater for signal <BUS_0012_INV_6667_o> created at line 0
    Found 99-bit comparator greater for signal <BUS_0013_INV_6666_o> created at line 0
    Found 98-bit comparator greater for signal <BUS_0014_INV_6665_o> created at line 0
    Found 97-bit comparator greater for signal <BUS_0015_INV_6664_o> created at line 0
    Found 96-bit comparator greater for signal <BUS_0016_INV_6663_o> created at line 0
    Found 95-bit comparator greater for signal <BUS_0017_INV_6662_o> created at line 0
    Found 94-bit comparator greater for signal <BUS_0018_INV_6661_o> created at line 0
    Found 93-bit comparator greater for signal <BUS_0019_INV_6660_o> created at line 0
    Found 92-bit comparator greater for signal <BUS_0020_INV_6659_o> created at line 0
    Found 91-bit comparator greater for signal <BUS_0021_INV_6658_o> created at line 0
    Found 90-bit comparator greater for signal <BUS_0022_INV_6657_o> created at line 0
    Found 89-bit comparator greater for signal <BUS_0023_INV_6656_o> created at line 0
    Found 88-bit comparator greater for signal <BUS_0024_INV_6655_o> created at line 0
    Found 87-bit comparator greater for signal <BUS_0025_INV_6654_o> created at line 0
    Found 86-bit comparator greater for signal <BUS_0026_INV_6653_o> created at line 0
    Found 85-bit comparator greater for signal <BUS_0027_INV_6652_o> created at line 0
    Found 84-bit comparator greater for signal <BUS_0028_INV_6651_o> created at line 0
    Found 83-bit comparator greater for signal <BUS_0029_INV_6650_o> created at line 0
    Found 82-bit comparator greater for signal <BUS_0030_INV_6649_o> created at line 0
    Found 81-bit comparator greater for signal <BUS_0031_INV_6648_o> created at line 0
    Found 80-bit comparator greater for signal <BUS_0032_INV_6647_o> created at line 0
    Found 79-bit comparator greater for signal <BUS_0033_INV_6646_o> created at line 0
    Found 78-bit comparator greater for signal <BUS_0034_INV_6645_o> created at line 0
    Found 77-bit comparator greater for signal <BUS_0035_INV_6644_o> created at line 0
    Found 76-bit comparator greater for signal <BUS_0036_INV_6643_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0037_INV_6642_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0038_INV_6641_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0039_INV_6640_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0040_INV_6639_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0041_INV_6638_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0042_INV_6637_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0043_INV_6636_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0044_INV_6635_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0045_INV_6634_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0046_INV_6633_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0047_INV_6632_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0048_INV_6631_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0049_INV_6630_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0050_INV_6629_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0051_INV_6628_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0052_INV_6627_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0053_INV_6626_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0054_INV_6625_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0055_INV_6624_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0056_INV_6623_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0057_INV_6622_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0058_INV_6621_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0059_INV_6620_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0060_INV_6619_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0061_INV_6618_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0062_INV_6617_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0063_INV_6616_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0064_INV_6615_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0065_INV_6614_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0066_INV_6613_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0067_INV_6612_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0068_INV_6611_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0069_INV_6610_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0070_INV_6609_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0071_INV_6608_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0072_INV_6607_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0073_INV_6606_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0074_INV_6605_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0075_INV_6604_o> created at line 0
    Found 75-bit comparator greater for signal <BUS_0076_INV_6603_o> created at line 0
    Summary:
	inferred 153 Adder/Subtractor(s).
	inferred  76 Comparator(s).
	inferred 5406 Multiplexer(s).
Unit <div_75s_36s> synthesized.

Synthesizing Unit <fixed_synth_mul>.
    Related source file is "/home/user/workspace/melexis_mlx90641/fixed_synth_mul.vhdl".
    Found 36-bit register for signal <out1>.
    Found 37-bit adder for signal <in1[35]_GND_16_o_add_4_OUT> created at line 1253.
    Found 36x36-bit multiplier for signal <in1[35]_in2[35]_MuLt_0_OUT> created at line 2524.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <fixed_synth_mul> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 36x36-bit multiplier                                  : 1
# Adders/Subtractors                                   : 162
 100-bit adder                                         : 2
 101-bit adder                                         : 2
 102-bit adder                                         : 2
 103-bit adder                                         : 2
 104-bit adder                                         : 2
 105-bit adder                                         : 2
 106-bit adder                                         : 2
 107-bit adder                                         : 2
 108-bit adder                                         : 2
 109-bit adder                                         : 2
 110-bit adder                                         : 2
 111-bit adder                                         : 2
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 36-bit subtractor                                     : 1
 37-bit adder                                          : 2
 37-bit subtractor                                     : 1
 4-bit adder                                           : 1
 73-bit adder                                          : 1
 75-bit adder                                          : 78
 75-bit subtractor                                     : 1
 76-bit adder                                          : 3
 77-bit adder                                          : 2
 78-bit adder                                          : 2
 79-bit adder                                          : 2
 80-bit adder                                          : 2
 81-bit adder                                          : 2
 82-bit adder                                          : 2
 83-bit adder                                          : 2
 84-bit adder                                          : 2
 85-bit adder                                          : 2
 86-bit adder                                          : 2
 87-bit adder                                          : 2
 88-bit adder                                          : 2
 89-bit adder                                          : 2
 90-bit adder                                          : 2
 91-bit adder                                          : 2
 92-bit adder                                          : 2
 93-bit adder                                          : 2
 94-bit adder                                          : 2
 95-bit adder                                          : 2
 96-bit adder                                          : 2
 97-bit adder                                          : 2
 98-bit adder                                          : 2
 99-bit adder                                          : 2
# Registers                                            : 12
 16-bit register                                       : 1
 17-bit register                                       : 1
 36-bit register                                       : 9
 4-bit register                                        : 1
# Comparators                                          : 76
 100-bit comparator greater                            : 1
 101-bit comparator greater                            : 1
 102-bit comparator greater                            : 1
 103-bit comparator greater                            : 1
 104-bit comparator greater                            : 1
 105-bit comparator greater                            : 1
 106-bit comparator greater                            : 1
 107-bit comparator greater                            : 1
 108-bit comparator greater                            : 1
 109-bit comparator greater                            : 1
 110-bit comparator greater                            : 1
 111-bit comparator greater                            : 1
 75-bit comparator greater                             : 40
 76-bit comparator greater                             : 1
 77-bit comparator greater                             : 1
 78-bit comparator greater                             : 1
 79-bit comparator greater                             : 1
 80-bit comparator greater                             : 1
 81-bit comparator greater                             : 1
 82-bit comparator greater                             : 1
 83-bit comparator greater                             : 1
 84-bit comparator greater                             : 1
 85-bit comparator greater                             : 1
 86-bit comparator greater                             : 1
 87-bit comparator greater                             : 1
 88-bit comparator greater                             : 1
 89-bit comparator greater                             : 1
 90-bit comparator greater                             : 1
 91-bit comparator greater                             : 1
 92-bit comparator greater                             : 1
 93-bit comparator greater                             : 1
 94-bit comparator greater                             : 1
 95-bit comparator greater                             : 1
 96-bit comparator greater                             : 1
 97-bit comparator greater                             : 1
 98-bit comparator greater                             : 1
 99-bit comparator greater                             : 1
# Multiplexers                                         : 5461
 1-bit 2-to-1 multiplexer                              : 5414
 16-bit 2-to-1 multiplexer                             : 12
 17-bit 2-to-1 multiplexer                             : 12
 36-bit 2-to-1 multiplexer                             : 16
 72-bit 2-to-1 multiplexer                             : 2
 75-bit 2-to-1 multiplexer                             : 4
 76-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <in2div_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_13> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_5> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_34> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_33> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_32> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_31> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_30> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_29> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_28> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_27> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_26> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_25> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_24> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_34> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_33> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_32> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_31> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_30> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_29> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_28> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_27> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_26> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_25> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_24> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_23> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_22> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_21> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_20> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_19> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_18> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_17> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_16> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_15> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_13> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_12> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_11> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_10> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_5> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_29> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_28> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_27> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_26> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_25> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_24> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_23> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_22> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_21> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_20> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_19> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_18> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_17> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_16> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_15> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_12> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_11> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_10> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_5> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_23> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_22> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_21> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_20> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_19> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_18> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_17> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_16> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_15> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_13> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_12> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_11> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_10> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_8> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_34> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_33> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_32> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_31> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_30> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <test_fixed_melexis>.
The following registers are absorbed into counter <tester.v_wait1>: 1 register on signal <tester.v_wait1>.
	Found pipelined multiplier on signal <DUTmul/in1[35]_in2[35]_MuLt_0_OUT>:
		- 1 pipeline level(s) found in a register on signal <in1mul<>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier DUTmul/Mmult_in1[35]_in2[35]_MuLt_0_OUT by adding 5 register level(s).
Unit <test_fixed_melexis> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 36x36-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 86
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 36-bit subtractor                                     : 1
 37-bit adder                                          : 2
 37-bit subtractor                                     : 1
 72-bit adder                                          : 1
 75-bit adder carry in                                 : 75
 75-bit subtractor                                     : 1
 76-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 357
 Flip-Flops                                            : 357
# Comparators                                          : 76
 100-bit comparator greater                            : 1
 101-bit comparator greater                            : 1
 102-bit comparator greater                            : 1
 103-bit comparator greater                            : 1
 104-bit comparator greater                            : 1
 105-bit comparator greater                            : 1
 106-bit comparator greater                            : 1
 107-bit comparator greater                            : 1
 108-bit comparator greater                            : 1
 109-bit comparator greater                            : 1
 110-bit comparator greater                            : 1
 111-bit comparator greater                            : 1
 75-bit comparator greater                             : 40
 76-bit comparator greater                             : 1
 77-bit comparator greater                             : 1
 78-bit comparator greater                             : 1
 79-bit comparator greater                             : 1
 80-bit comparator greater                             : 1
 81-bit comparator greater                             : 1
 82-bit comparator greater                             : 1
 83-bit comparator greater                             : 1
 84-bit comparator greater                             : 1
 85-bit comparator greater                             : 1
 86-bit comparator greater                             : 1
 87-bit comparator greater                             : 1
 88-bit comparator greater                             : 1
 89-bit comparator greater                             : 1
 90-bit comparator greater                             : 1
 91-bit comparator greater                             : 1
 92-bit comparator greater                             : 1
 93-bit comparator greater                             : 1
 94-bit comparator greater                             : 1
 95-bit comparator greater                             : 1
 96-bit comparator greater                             : 1
 97-bit comparator greater                             : 1
 98-bit comparator greater                             : 1
 99-bit comparator greater                             : 1
# Multiplexers                                         : 5461
 1-bit 2-to-1 multiplexer                              : 5414
 16-bit 2-to-1 multiplexer                             : 12
 17-bit 2-to-1 multiplexer                             : 12
 36-bit 2-to-1 multiplexer                             : 16
 72-bit 2-to-1 multiplexer                             : 2
 75-bit 2-to-1 multiplexer                             : 4
 76-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <in2div_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_13> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_5> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1div_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_34> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_33> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_32> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_31> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_30> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_29> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_28> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_27> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_26> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_25> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_24> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_34> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_33> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_32> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_31> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_30> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_29> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_28> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_27> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_26> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_25> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_24> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_23> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_22> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_21> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_20> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_19> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_18> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_17> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_16> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_15> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_13> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_12> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_11> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_10> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2div_5> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_29> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_28> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_27> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_26> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_25> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_24> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_23> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_22> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_21> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_20> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_19> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_18> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_17> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_16> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_15> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_12> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_11> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_10> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_5> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_23> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_22> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_21> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_20> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_19> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_18> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_17> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_16> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_15> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_14> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_13> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_12> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_11> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_10> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_9> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_8> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_7> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_6> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_4> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_3> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_2> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_0> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2mul_-1> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_34> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_33> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_32> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_31> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in2sub_30> (without init value) has a constant value of 0 in block <test_fixed_melexis>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <tester.state[1:12]> with one-hot encoding.
------------------------
 State  | Encoding
------------------------
 idle   | 000000000001
 s1     | 000000000010
 s2     | 000000001000
 s3     | 000000100000
 s4     | 000010000000
 s5     | 001000000000
 s6     | 100000000000
 s7     | unreached
 s8     | unreached
 s9     | unreached
 s10    | unreached
 s11    | unreached
 s12    | unreached
 s13    | unreached
 s14    | unreached
 s15    | unreached
 s16    | unreached
 s17    | unreached
 s18    | unreached
 s19    | unreached
 s20    | unreached
 s21    | unreached
 s22    | unreached
 s23    | unreached
 s24    | unreached
 s25    | unreached
 s26    | unreached
 s27    | unreached
 s28    | unreached
 s29    | unreached
 s30    | unreached
 s31    | unreached
 s32    | unreached
 s33    | unreached
 s34    | unreached
 s35    | unreached
 s36    | unreached
 s37    | unreached
 s38    | unreached
 s39    | unreached
 s40    | unreached
 s41    | unreached
 s42    | unreached
 s43    | unreached
 s44    | unreached
 s45    | unreached
 s46    | unreached
 s47    | unreached
 s48    | unreached
 s49    | unreached
 s50    | unreached
 s51    | unreached
 s52    | unreached
 s53    | unreached
 s54    | unreached
 s55    | unreached
 s56    | unreached
 s57    | unreached
 s58    | unreached
 s59    | unreached
 s60    | unreached
 s61    | unreached
 s62    | unreached
 s63    | unreached
 s64    | unreached
 s65    | unreached
 s66    | unreached
 s67    | unreached
 s68    | unreached
 s69    | unreached
 s70    | unreached
 s71    | unreached
 s72    | unreached
 s73    | unreached
 s74    | unreached
 s75    | unreached
 s76    | unreached
 s77    | unreached
 s78    | unreached
 s79    | unreached
 s80    | unreached
 s81    | unreached
 s82    | unreached
 s83    | unreached
 s84    | unreached
 s85    | unreached
 s86    | unreached
 s87    | unreached
 s88    | unreached
 s89    | unreached
 s90    | unreached
 s91    | unreached
 s92    | unreached
 s93    | unreached
 s94    | unreached
 s95    | unreached
 s96    | unreached
 s97    | unreached
 s98    | unreached
 s99    | unreached
 s100   | unreached
 s101   | unreached
 s102   | unreached
 s103   | unreached
 s104   | unreached
 s105   | unreached
 s106   | unreached
 s107   | unreached
 s108   | unreached
 s109   | unreached
 s110   | unreached
 s111   | unreached
 s112   | unreached
 s113   | unreached
 s114   | unreached
 s115   | unreached
 s116   | unreached
 s117   | unreached
 s118   | unreached
 s119   | unreached
 s120   | unreached
 s121   | unreached
 s122   | unreached
 s123   | unreached
 s124   | unreached
 s125   | unreached
 s126   | unreached
 s127   | unreached
 s128   | unreached
 s129   | unreached
 s130   | unreached
 s131   | unreached
 s132   | unreached
 s133   | unreached
 s134   | unreached
 s135   | unreached
 s136   | unreached
 s137   | unreached
 s138   | unreached
 s139   | unreached
 s140   | unreached
 s141   | unreached
 s142   | unreached
 s143   | unreached
 s144   | unreached
 s145   | unreached
 s146   | unreached
 s147   | unreached
 s148   | unreached
 s149   | unreached
 s150   | unreached
 w1     | 000000000100
 w2     | 000000010000
 w3     | 000001000000
 w4     | 000100000000
 w5     | 010000000000
 w6     | unreached
 w7     | unreached
 w8     | unreached
 w9     | unreached
 w10    | unreached
 w11    | unreached
 w12    | unreached
 w13    | unreached
 w14    | unreached
 w15    | unreached
 w16    | unreached
 w17    | unreached
 w18    | unreached
 w19    | unreached
 w20    | unreached
 w21    | unreached
 w22    | unreached
 w23    | unreached
 w24    | unreached
 w25    | unreached
 w26    | unreached
 w27    | unreached
 w28    | unreached
 w29    | unreached
 w30    | unreached
 w31    | unreached
 w32    | unreached
 w33    | unreached
 w34    | unreached
 w35    | unreached
 w36    | unreached
 w37    | unreached
 w38    | unreached
 w39    | unreached
 w40    | unreached
 w41    | unreached
 w42    | unreached
 w43    | unreached
 w44    | unreached
 w45    | unreached
 w46    | unreached
 w47    | unreached
 w48    | unreached
 w49    | unreached
 w50    | unreached
 w51    | unreached
 w52    | unreached
 w53    | unreached
 w54    | unreached
 w55    | unreached
 w56    | unreached
 w57    | unreached
 w58    | unreached
 w59    | unreached
 w60    | unreached
 w61    | unreached
 w62    | unreached
 w63    | unreached
 w64    | unreached
 w65    | unreached
 w66    | unreached
 w67    | unreached
 w68    | unreached
 w69    | unreached
 w70    | unreached
 w71    | unreached
 w72    | unreached
 w73    | unreached
 w74    | unreached
 w75    | unreached
 w76    | unreached
 w77    | unreached
 w78    | unreached
 w79    | unreached
 w80    | unreached
 w81    | unreached
 w82    | unreached
 w83    | unreached
 w84    | unreached
 w85    | unreached
 w86    | unreached
 w87    | unreached
 w88    | unreached
 w89    | unreached
 w90    | unreached
 w91    | unreached
 w92    | unreached
 w93    | unreached
 w94    | unreached
 w95    | unreached
 w96    | unreached
 w97    | unreached
 w98    | unreached
 w99    | unreached
 w100   | unreached
 w101   | unreached
 w102   | unreached
 w103   | unreached
 w104   | unreached
 w105   | unreached
 w106   | unreached
 w107   | unreached
 w108   | unreached
 w109   | unreached
 w110   | unreached
 w111   | unreached
 w112   | unreached
 w113   | unreached
 w114   | unreached
 w115   | unreached
 w116   | unreached
 w117   | unreached
 w118   | unreached
 w119   | unreached
 w120   | unreached
 w121   | unreached
 w122   | unreached
 w123   | unreached
 w124   | unreached
 w125   | unreached
 w126   | unreached
 w127   | unreached
 w128   | unreached
 w129   | unreached
 w130   | unreached
 w131   | unreached
 w132   | unreached
 w133   | unreached
 w134   | unreached
 w135   | unreached
 w136   | unreached
 w137   | unreached
 w138   | unreached
 w139   | unreached
 w140   | unreached
 w141   | unreached
 w142   | unreached
 w143   | unreached
 w144   | unreached
 w145   | unreached
 w146   | unreached
 w147   | unreached
 w148   | unreached
 w149   | unreached
 w150   | unreached
 ending | unreached
------------------------
INFO:Xst:2261 - The FF/Latch <in1mul_34> in Unit <test_fixed_melexis> is equivalent to the following FF/Latch, which will be removed : <DUTmul/Mmult_in1[35]_in2[35]_MuLt_0_OUT_submult_1_0> 
INFO:Xst:2261 - The FF/Latch <in1mul_33> in Unit <test_fixed_melexis> is equivalent to the following FF/Latch, which will be removed : <DUTmul/Mmult_in1[35]_in2[35]_MuLt_0_OUT_submult_1_1> 

Optimizing unit <test_fixed_melexis> ...

Optimizing unit <fixed_synth_sub> ...

Optimizing unit <fixed_synth_div> ...

Optimizing unit <div_75s_36s> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_fixed_melexis, actual ratio is 54.
FlipFlop in1div_34 has been replicated 14 time(s)
FlipFlop in2div_8 has been replicated 14 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 285
 Flip-Flops                                            : 285

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test_fixed_melexis.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14609
#      GND                         : 1
#      INV                         : 349
#      LUT1                        : 55
#      LUT2                        : 206
#      LUT2_D                      : 5
#      LUT2_L                      : 78
#      LUT3                        : 4112
#      LUT3_D                      : 294
#      LUT3_L                      : 96
#      LUT4                        : 2572
#      LUT4_D                      : 70
#      LUT4_L                      : 104
#      MUXCY                       : 3348
#      MUXF5                       : 563
#      VCC                         : 1
#      XORCY                       : 2755
# FlipFlops/Latches                : 285
#      FDC                         : 108
#      FDE                         : 33
#      FDR                         : 139
#      FDRE                        : 4
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 2
# MULTs                            : 2
#      MULT18X18SIO                : 2

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     4319  out of   8672    49%  
 Number of Slice Flip Flops:            285  out of  17344     1%  
 Number of 4 input LUTs:               7941  out of  17344    45%  
 Number of IOs:                          39
 Number of bonded IOBs:                   3  out of    250     1%  
 Number of MULT18X18SIOs:                 2  out of     28     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clock                            | BUFGP                  | 287   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
i_reset                            | IBUF                   | 108   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 376.370ns (Maximum Frequency: 2.657MHz)
   Minimum input arrival time before clock: 5.107ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 376.370ns (frequency: 2.657MHz)
  Total number of paths / destination ports: 156251580864105481353923142497329977188227528557778898171444307847894772862366564292634369964265819026791061591464264566046720 / 333
-------------------------------------------------------------------------
Delay:               376.370ns (Levels of Logic = 1073)
  Source:            in1div_8 (FF)
  Destination:       DUTdiv/out1_34 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: in1div_8 to DUTdiv/out1_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  in1div_8 (in1div_8)
     INV:I->O              1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_lut<2>_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<16> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<17> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<18> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<19> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<20> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<21> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<22> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<23> (DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_cy<23>)
     XORCY:CI->O           1   0.804   0.455  DUTdiv/in1[35]_in2[35]_div_1/Msub_a[74]_unary_minus_1_OUT_xor<24> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_unary_minus_1_OUT<69>)
     LUT3:I2->O           11   0.704   0.933  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_mux_1_OUT231 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_1344_o_mand1)
     INV:I->O              1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_17_OUT_Madd_Madd_lut<69>1_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_17_OUT_Madd_Madd_lut<69>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_17_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_17_OUT_Madd_Madd_cy<69>)
     XORCY:CI->O           2   0.804   0.482  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_17_OUT_Madd_Madd_xor<70> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_17_OUT<70>)
     LUT3:I2->O            0   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_1549_o141 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_1553_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_19_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_19_OUT_Madd_Madd_cy<70>)
     XORCY:CI->O           2   0.804   0.482  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_19_OUT_Madd_Madd_xor<71> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_19_OUT<71>)
     LUT3:I2->O            0   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_1757_o131 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_1760_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_21_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_21_OUT_Madd_Madd_cy<71>)
     XORCY:CI->O           2   0.804   0.482  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_21_OUT_Madd_Madd_xor<72> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_21_OUT<72>)
     LUT3:I2->O            0   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_1963_o121 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_1965_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_23_OUT_Madd_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_23_OUT_Madd_Madd_cy<72>)
     XORCY:CI->O           3   0.804   0.566  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_23_OUT_Madd_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_23_OUT<73>)
     LUT3:I2->O            0   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_2167_o111 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_2168_o)
     MUXCY:DI->O           0   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_25_OUT_Madd_Madd_cy<73> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_25_OUT_Madd_Madd_cy<73>)
     XORCY:CI->O          10   0.804   0.917  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_25_OUT_Madd_Madd_xor<74> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_25_OUT<74>)
     LUT3_D:I2->O         16   0.704   1.038  DUTdiv/in1[35]_in2[35]_div_1/BUS_0012_INV_6667_o1_SW0 (N4491)
     LUT4:I3->O            2   0.704   0.447  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_2569_o191 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_2578_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_cy<70>)
     XORCY:CI->O           2   0.804   0.482  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_29_OUT_Madd_Madd_xor<71> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_29_OUT<71>)
     LUT3:I2->O           10   0.704   0.882  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_2767_o131 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_2770_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_31_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_31_OUT_Madd_Madd_cy<71>)
     XORCY:CI->O           9   0.804   0.855  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_31_OUT_Madd_Madd_xor<72> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_31_OUT<72>)
     LUT3:I2->O            9   0.704   0.820  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_2963_o121 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_2965_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_33_OUT_Madd_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_33_OUT_Madd_Madd_cy<72>)
     XORCY:CI->O           3   0.804   0.535  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_33_OUT_Madd_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_33_OUT<73>)
     LUT4:I3->O            6   0.704   0.673  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_3157_o115 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_3158_o)
     LUT4_D:I3->O         18   0.704   1.072  DUTdiv/in1[35]_in2[35]_div_1/BUS_0016_INV_6663_o1_SW3 (N4282)
     LUT4:I3->O            2   0.704   0.447  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_3349_o1121 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_3361_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_cy<72>)
     XORCY:CI->O           2   0.804   0.482  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_37_OUT_Madd_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_37_OUT<73>)
     LUT4:I2->O           13   0.704   0.987  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_3539_o117 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_3540_o)
     LUT4:I3->O           20   0.704   1.137  DUTdiv/in1[35]_in2[35]_div_1/BUS_0018_INV_6661_o112 (DUTdiv/in1[35]_in2[35]_div_1/BUS_0018_INV_6661_o112)
     LUT4:I2->O            3   0.704   0.531  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_3727_o1121 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_3739_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_cy<72>)
     XORCY:CI->O           4   0.804   0.591  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_41_OUT_Madd_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_41_OUT<73>)
     LUT4:I3->O            5   0.704   0.668  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_3913_o119 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_3914_o)
     LUT4:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0020_INV_6659_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0020_INV_6659_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0020_INV_6659_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0020_INV_6659_o_cy<2>)
     MUXCY:CI->O          44   0.459   1.301  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0020_INV_6659_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0020_INV_6659_o_cy<3>)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_4097_o191 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_4106_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_lut<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_cy<2>)
     MUXCY:CI->O          46   0.459   1.302  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0021_INV_6658_o_cy<3>)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_4279_o1101 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_4289_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_lut<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_cy<2>)
     MUXCY:CI->O          48   0.459   1.302  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0022_INV_6657_o_cy<3>)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_4459_o1111 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_4470_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_lut<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_cy<2>)
     MUXCY:CI->O          51   0.459   1.303  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0023_INV_6656_o_cy<3>)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_4637_o1121 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_4649_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_lut<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<3>)
     MUXCY:CI->O          56   0.459   1.305  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0024_INV_6655_o_cy<4>)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_4813_o1131 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_4826_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_lut<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<3>)
     MUXCY:CI->O          55   0.459   1.304  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0025_INV_6654_o_cy<4>)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_4987_o1141 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_5001_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_lut<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<3>)
     MUXCY:CI->O          59   0.459   1.306  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0026_INV_6653_o_cy<4>)
     LUT3:I2->O            3   0.704   0.531  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_5159_o1231 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_5182_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_cy<72>)
     XORCY:CI->O           5   0.804   0.668  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_57_OUT_Madd_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_57_OUT<73>)
     LUT3:I2->O            4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_5329_o1110 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_5330_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0028_INV_6651_o_lut<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0028_INV_6651_o_lut<4>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0028_INV_6651_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0028_INV_6651_o_cy<4>)
     MUXCY:CI->O          65   0.459   1.308  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0028_INV_6651_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0028_INV_6651_o_cy<5>)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_5497_o1171 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_5514_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_lut<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_lut<1>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<4>)
     MUXCY:CI->O          62   0.459   1.307  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0029_INV_6650_o_cy<5>)
     LUT3:I2->O            2   0.704   0.447  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_5663_o1271 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_5690_o)
     INV:I->O              1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_lut<47>1_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_lut<47>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<72>)
     MUXCY:CI->O           0   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<73> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_cy<73>)
     XORCY:CI->O           5   0.804   0.668  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_63_OUT_Madd_Madd_xor<74> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_63_OUT<74>)
     LUT3:I2->O            4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_5827_o128 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_5827_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0031_INV_6648_o_lut<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0031_INV_6648_o_lut<5>)
     MUXCY:S->O           63   0.864   1.307  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0031_INV_6648_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0031_INV_6648_o_cy<5>)
     LUT3:I2->O            2   0.704   0.447  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_5989_o1271 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_6016_o)
     INV:I->O              1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_lut<47>1_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_lut<47>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_cy<71>)
     XORCY:CI->O           4   0.804   0.622  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_67_OUT_Madd_Madd_xor<72> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_67_OUT<72>)
     LUT3:I2->O            3   0.704   0.535  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_6149_o129 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_6151_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0033_INV_6646_o_lut<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0033_INV_6646_o_lut<5>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0033_INV_6646_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0033_INV_6646_o_cy<5>)
     MUXCY:CI->O          61   0.459   1.306  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0033_INV_6646_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0033_INV_6646_o_cy<6>)
     LUT3:I2->O            2   0.704   0.447  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_6307_o1271 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_6334_o)
     INV:I->O              1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_lut<47>1_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_lut<47>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<72>)
     MUXCY:CI->O           0   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<73> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_cy<73>)
     XORCY:CI->O           4   0.804   0.622  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_71_OUT_Madd_Madd_xor<74> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_71_OUT<74>)
     LUT3:I2->O            5   0.704   0.637  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_6463_o128 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_6463_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0035_INV_6644_o_lut<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0035_INV_6644_o_lut<6>)
     MUXCY:S->O           62   0.864   1.307  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0035_INV_6644_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0035_INV_6644_o_cy<6>)
     LUT3:I2->O            2   0.704   0.447  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_6617_o1271 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_6644_o)
     INV:I->O              1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_lut<47>1_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_lut<47>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_cy<71>)
     XORCY:CI->O           3   0.804   0.566  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_b[35]_add_75_OUT_Madd_Madd_xor<72> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_b[35]_add_75_OUT<72>)
     LUT3:I2->O            4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_GND_13_o_MUX_6769_o129 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_MUX_6771_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0037_INV_6642_o_lut<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0037_INV_6642_o_lut<6>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0037_INV_6642_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0037_INV_6642_o_cy<6>)
     MUXCY:CI->O          61   0.459   1.306  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0037_INV_6642_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0037_INV_6642_o_cy<7>)
     LUT3:I2->O            5   0.704   0.712  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_6919_o1271 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_6946_o)
     LUT2:I1->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_lut<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_lut<47>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<72>)
     MUXCY:CI->O           0   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<73> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_cy<73>)
     XORCY:CI->O           4   0.804   0.622  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_79_OUT_Madd_xor<74> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_79_OUT<74>)
     LUT3:I2->O            5   0.704   0.637  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_83_OUT_Madd_lut<74>_SW0 (N3555)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0039_INV_6640_o_lut<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0039_INV_6640_o_lut<7>)
     MUXCY:S->O           50   0.464   1.268  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0039_INV_6640_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0039_INV_6640_o_cy<7>)
     INV:I->O              2   0.704   0.482  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0039_INV_6640_o_cy<7>_inv2_2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0039_INV_6640_o_cy<7>_inv21)
     LUT3:I2->O            5   0.704   0.668  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7069_o191 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7078_o)
     LUT4:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_lut<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_lut<5>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<7>)
     MUXCY:CI->O          19   0.059   1.085  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<8>)
     INV:I->O             94   0.704   1.317  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<8>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0040_INV_6639_o_cy<8>_inv1)
     LUT3:I2->O            4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7144_o1231 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7167_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<7>)
     MUXCY:CI->O          57   0.059   1.270  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<8>)
     INV:I->O              9   0.704   0.855  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<8>_inv2_4_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0041_INV_6638_o_cy<8>_inv23)
     LUT3:I2->O            4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7219_o1241 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7243_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<7>)
     MUXCY:CI->O          50   0.059   1.268  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<8>)
     INV:I->O              6   0.704   0.704  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<8>_inv2_4_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0042_INV_6637_o_cy<8>_inv23)
     LUT3:I2->O            4   0.704   0.762  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7294_o1111 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7305_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_lut<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_lut<6>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<7>)
     MUXCY:CI->O          52   0.059   1.269  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<8>)
     INV:I->O             77   0.704   1.311  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<8>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0043_INV_6636_o_cy<8>_inv1)
     LUT3:I2->O            1   0.704   0.420  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7369_o1291 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7398_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<45> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<46> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_cy<71>)
     XORCY:CI->O           3   0.804   0.531  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_91_OUT_Madd_xor<72> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_91_OUT<72>)
     MUXF5:S->O            6   0.739   0.673  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7444_o1210 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7446_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_lut<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_lut<8>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_cy<8>)
     MUXCY:CI->O          19   0.059   1.085  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_cy<9>)
     INV:I->O            115   0.704   1.323  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_cy<9>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0045_INV_6634_o_cy<9>_inv1)
     LUT3:I2->O            2   0.704   0.451  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7519_o1271 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7546_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<8>)
     MUXCY:CI->O          72   0.059   1.275  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<9>)
     INV:I->O              1   0.704   0.455  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<9>_inv2_1_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0046_INV_6633_o_cy<9>_inv2)
     LUT3:I2->O            5   0.704   0.637  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7594_o1301 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7624_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<8>)
     MUXCY:CI->O          10   0.059   0.882  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<9>)
     INV:I->O            137   0.704   1.330  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<9>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0047_INV_6632_o_cy<9>_inv1)
     LUT3:I2->O            4   0.704   0.587  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7669_o1341 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7703_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<40> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<41> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<42> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<43> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<44> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<45> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<46> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_cy<71>)
     XORCY:CI->O           3   0.804   0.531  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_99_OUT_Madd_xor<72> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_99_OUT<72>)
     MUXF5:S->O            6   0.739   0.673  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7744_o1210 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7746_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_lut<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_lut<9>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_cy<9>)
     MUXCY:CI->O          33   0.059   1.263  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_cy<10>)
     INV:I->O             12   0.704   0.996  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_cy<10>_inv2_8_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0049_INV_6630_o_cy<10>_inv27)
     LUT3:I2->O            4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7819_o1241 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7843_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_lut<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_lut<4>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<9>)
     MUXCY:CI->O          89   0.059   1.280  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<10>)
     INV:I->O              3   0.704   0.566  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<10>_inv2_2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0050_INV_6629_o_cy<10>_inv21)
     LUT3:I2->O            2   0.704   0.451  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7894_o1341 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7928_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<9>)
     MUXCY:CI->O          60   0.059   1.271  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<10>)
     INV:I->O              1   0.704   0.455  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<10>_inv2_5_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0051_INV_6628_o_cy<10>_inv24)
     LUT3:I2->O            5   0.704   0.637  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_7969_o1301 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_7999_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_lut<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_lut<3>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<10>)
     MUXCY:CI->O          20   0.059   1.102  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<11>)
     INV:I->O             82   0.704   1.313  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<11>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0052_INV_6627_o_cy<11>_inv1)
     LUT3:I2->O            5   0.704   0.808  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8044_o1251 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8069_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_lut<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_lut<5>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<10>)
     MUXCY:CI->O          19   0.059   1.085  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<11>)
     INV:I->O            148   0.704   1.334  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<11>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0053_INV_6626_o_cy<11>_inv1)
     LUT3:I2->O            2   0.704   0.526  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8119_o1311 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8150_o)
     LUT4:I1->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_lut<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_lut<3>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<10>)
     MUXCY:CI->O          90   0.059   1.281  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<11>)
     INV:I->O              6   0.704   0.704  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<11>_inv2_5_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0054_INV_6625_o_cy<11>_inv24)
     LUT3:I2->O            4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8194_o1371 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8231_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<10>)
     MUXCY:CI->O          36   0.059   1.263  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<11>)
     INV:I->O              5   0.704   0.668  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<11>_inv2_11_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0055_INV_6624_o_cy<11>_inv210)
     LUT3:I2->O            5   0.704   0.668  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8269_o1291 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8298_o)
     LUT4:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_lut<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_lut<4>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<11>)
     MUXCY:CI->O          18   0.059   1.068  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<12>)
     INV:I->O            157   0.704   1.337  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<12>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0056_INV_6623_o_cy<12>_inv1)
     LUT3:I2->O            2   0.704   0.482  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8344_o1381 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8382_o)
     LUT4:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<11>)
     MUXCY:CI->O          85   0.059   1.279  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<12>)
     INV:I->O             51   0.704   1.303  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<12>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0057_INV_6622_o_cy<12>_inv1)
     LUT3:I2->O            3   0.704   0.531  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8419_o1441 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8463_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<30> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<31> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<32> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<33> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<34> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<35> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<36> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<37> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<38> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<39> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<40> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<41> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<42> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<43> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<44> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<45> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<46> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<72>)
     MUXCY:CI->O           0   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<73> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_cy<73>)
     XORCY:CI->O           4   0.804   0.622  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_119_OUT_Madd_xor<74> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_119_OUT<74>)
     LUT3:I2->O            1   0.704   0.455  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8494_o148 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8494_o)
     LUT4:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0059_INV_6620_o_lut<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0059_INV_6620_o_lut<12>)
     MUXCY:S->O           18   0.464   1.068  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0059_INV_6620_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0059_INV_6620_o_cy<12>)
     INV:I->O            166   0.704   1.340  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0059_INV_6620_o_cy<12>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0059_INV_6620_o_cy<12>_inv1)
     LUT3:I2->O            2   0.704   0.622  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8569_o1361 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8605_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_lut<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_lut<4>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<12>)
     MUXCY:CI->O          90   0.059   1.281  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<13>)
     INV:I->O             57   0.704   1.274  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<13>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0060_INV_6619_o_cy<13>_inv1)
     LUT4:I3->O            2   0.704   0.447  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8644_o1481 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8692_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<26> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<27> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<28> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<29> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<30> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<31> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<32> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<33> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<34> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<35> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<36> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<37> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<38> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<39> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<40> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<41> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<42> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<43> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<44> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<45> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<46> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_cy<72>)
     XORCY:CI->O           4   0.804   0.666  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_125_OUT_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_125_OUT<73>)
     LUT2:I1->O            1   0.704   0.424  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0062_INV_6617_o_lut<13>_SW3 (N5363)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0062_INV_6617_o_lut<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0062_INV_6617_o_lut<13>)
     MUXCY:S->O           10   0.464   0.882  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0062_INV_6617_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0062_INV_6617_o_cy<13>)
     INV:I->O            181   0.704   1.344  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0062_INV_6617_o_cy<13>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0062_INV_6617_o_cy<13>_inv1)
     LUT3:I2->O            4   0.704   0.622  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8794_o1451 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8839_o)
     LUT4:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<12>)
     MUXCY:CI->O          89   0.059   1.280  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<13>)
     INV:I->O             57   0.704   1.305  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<13>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0063_INV_6616_o_cy<13>_inv1)
     LUT3:I2->O            1   0.704   0.420  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8869_o1491 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8918_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<25> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<26> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<27> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<28> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<29> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<30> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<31> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<32> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<33> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<34> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<35> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<36> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<37> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<38> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<39> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<40> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<41> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<42> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<43> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<44> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<45> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<46> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_cy<71>)
     XORCY:CI->O           4   0.804   0.622  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_131_OUT_Madd_xor<72> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_131_OUT<72>)
     LUT3:I2->O            1   0.704   0.424  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_8944_o1210 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_8946_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_lut<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_lut<13>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_cy<13>)
     MUXCY:CI->O          97   0.059   1.283  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_cy<14>)
     INV:I->O              1   0.704   0.455  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_cy<14>_inv2_7_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0065_INV_6614_o_cy<14>_inv26)
     LUT3:I2->O            5   0.704   0.637  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_9019_o1451 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_9064_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_lut<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_lut<3>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<13>)
     MUXCY:CI->O          10   0.059   0.882  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<14>)
     INV:I->O            190   0.704   1.347  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<14>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0066_INV_6613_o_cy<14>_inv1)
     LUT3:I2->O            3   0.704   0.531  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_9094_o1531 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_9147_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<21> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<22> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<23> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<24> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<25> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<26> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<27> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<28> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<29> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<30> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<31> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<32> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<33> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<34> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<35> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<36> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<37> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<38> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<39> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<40> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<41> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<42> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<43> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<44> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<45> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<46> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_cy<72>)
     XORCY:CI->O           3   0.804   0.566  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_137_OUT_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_137_OUT<73>)
     LUT3_D:I2->O          4   0.704   0.591  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_9169_o1110 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_9170_o)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_lut<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_lut<14>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_cy<14>)
     MUXCY:CI->O          14   0.059   1.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_cy<15>)
     INV:I->O            193   0.704   1.317  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_cy<15>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0068_INV_6611_o_cy<15>_inv1)
     LUT4:I3->O            1   0.704   0.420  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_9244_o1561 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_9300_o)
     MUXCY:DI->O           1   0.888   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<18> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<19> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<20> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<21> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<22> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<23> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<24> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<25> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<26> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<27> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<28> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<29> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<30> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<31> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<32> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<33> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<34> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<35> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<36> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<37> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<38> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<39> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<40> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<41> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<42> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<43> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<44> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<45> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<46> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<47> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<48> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<49> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<50> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<51> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<52> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<53> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<54> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<55> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<56> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<57> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<58> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<59> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<60> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<61> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<62> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<63> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<64> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<65> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<66> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<67> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<68> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<69> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<69>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<70> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<70>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<71> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<71>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<72> (DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_cy<72>)
     XORCY:CI->O           4   0.804   0.666  DUTdiv/in1[35]_in2[35]_div_1/Madd_a[74]_GND_13_o_add_141_OUT_Madd_xor<73> (DUTdiv/in1[35]_in2[35]_div_1/a[74]_GND_13_o_add_141_OUT<73>)
     LUT2:I1->O            1   0.704   0.424  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0070_INV_6609_o_lut<15>_SW3 (N5369)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0070_INV_6609_o_lut<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0070_INV_6609_o_lut<15>)
     MUXCY:S->O           10   0.464   0.882  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0070_INV_6609_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0070_INV_6609_o_cy<15>)
     INV:I->O            133   0.704   1.329  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0070_INV_6609_o_cy<15>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0070_INV_6609_o_cy<15>_inv1)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_9394_o1551 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_9449_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<14>)
     MUXCY:CI->O          11   0.059   0.933  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<15>)
     INV:I->O            118   0.704   1.324  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<15>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0071_INV_6608_o_cy<15>_inv1)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_9469_o1561 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_9525_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<15>)
     MUXCY:CI->O          11   0.059   0.933  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<16> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<16>)
     INV:I->O            146   0.704   1.333  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<16>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0072_INV_6607_o_cy<16>_inv1)
     LUT3:I2->O            3   0.704   0.706  DUTdiv/in1[35]_in2[35]_div_1/Mmux_a[74]_a[74]_MUX_9544_o1571 (DUTdiv/in1[35]_in2[35]_div_1/a[74]_a[74]_MUX_9601_o)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<15>)
     MUXCY:CI->O          10   0.059   0.882  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<16> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<16>)
     INV:I->O            120   0.704   1.325  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<16>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0073_INV_6606_o_cy<16>_inv1)
     LUT3:I2->O            4   0.704   0.762  DUTdiv/in1[35]_in2[35]_div_1/Mmux_n13799111 (DUTdiv/in1[35]_in2[35]_div_1/n13799<19>)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<15>)
     MUXCY:CI->O           7   0.059   0.708  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<16> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<16>)
     INV:I->O            153   0.704   1.335  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<16>_inv2_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0074_INV_6605_o_cy<16>_inv1)
     LUT3:I2->O            1   0.704   0.595  DUTdiv/in1[35]_in2[35]_div_1/Mmux_n1380381 (DUTdiv/in1[35]_in2[35]_div_1/n13803<16>)
     LUT4:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_lut<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_lut<2>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<15>)
     MUXCY:CI->O          33   0.059   1.263  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<16> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<16>)
     INV:I->O             12   0.704   0.996  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<16>_inv2_3_INV_0 (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0075_INV_6604_o_cy<16>_inv22)
     LUT3:I2->O            1   0.704   0.455  DUTdiv/in1[35]_in2[35]_div_1/Mmux_n13501331 (DUTdiv/in1[35]_in2[35]_div_1/n13501<39>)
     LUT4:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_lut<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_lut<8>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<16> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<16>)
     MUXCY:CI->O           2   0.459   0.622  DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<17> (DUTdiv/in1[35]_in2[35]_div_1/Mcompar_BUS_0076_INV_6603_o_cy<17>)
     LUT1:I0->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<0>_rt (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<0> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<1> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<2> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<3> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<4> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<5> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<6> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<7> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<8> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<9> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<10> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<11> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<12> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<13> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<14> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<15> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<16> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<17> (DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_cy<17>)
     XORCY:CI->O           3   0.804   0.566  DUTdiv/in1[35]_in2[35]_div_1/Madd_GND_13_o_BUS_0001_add_156_OUT[75:0]_xor<18> (DUTdiv/in1[35]_in2[35]_div_1/GND_13_o_BUS_0001_add_156_OUT[75:0]<18>)
     LUT3:I2->O            1   0.704   0.000  DUTdiv/in1[35]_in2[35]_div_1/Mmux_o1011 (DUTdiv/in1[35]_in2[35]_div_1/Mmux_o101)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/Madd_n0100_Madd_cy<15> (DUTdiv/Madd_n0100_Madd_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<16> (DUTdiv/Madd_n0100_Madd_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<17> (DUTdiv/Madd_n0100_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<18> (DUTdiv/Madd_n0100_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<19> (DUTdiv/Madd_n0100_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<20> (DUTdiv/Madd_n0100_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<21> (DUTdiv/Madd_n0100_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<22> (DUTdiv/Madd_n0100_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<23> (DUTdiv/Madd_n0100_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<24> (DUTdiv/Madd_n0100_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<25> (DUTdiv/Madd_n0100_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<26> (DUTdiv/Madd_n0100_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<27> (DUTdiv/Madd_n0100_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<28> (DUTdiv/Madd_n0100_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<29> (DUTdiv/Madd_n0100_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<30> (DUTdiv/Madd_n0100_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<31> (DUTdiv/Madd_n0100_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<32> (DUTdiv/Madd_n0100_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<33> (DUTdiv/Madd_n0100_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<34> (DUTdiv/Madd_n0100_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<35> (DUTdiv/Madd_n0100_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<36> (DUTdiv/Madd_n0100_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<37> (DUTdiv/Madd_n0100_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<38> (DUTdiv/Madd_n0100_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<39> (DUTdiv/Madd_n0100_Madd_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<40> (DUTdiv/Madd_n0100_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<41> (DUTdiv/Madd_n0100_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<42> (DUTdiv/Madd_n0100_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<43> (DUTdiv/Madd_n0100_Madd_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<44> (DUTdiv/Madd_n0100_Madd_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<45> (DUTdiv/Madd_n0100_Madd_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<46> (DUTdiv/Madd_n0100_Madd_cy<46>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<47> (DUTdiv/Madd_n0100_Madd_cy<47>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<48> (DUTdiv/Madd_n0100_Madd_cy<48>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<49> (DUTdiv/Madd_n0100_Madd_cy<49>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<50> (DUTdiv/Madd_n0100_Madd_cy<50>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<51> (DUTdiv/Madd_n0100_Madd_cy<51>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<52> (DUTdiv/Madd_n0100_Madd_cy<52>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<53> (DUTdiv/Madd_n0100_Madd_cy<53>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<54> (DUTdiv/Madd_n0100_Madd_cy<54>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<55> (DUTdiv/Madd_n0100_Madd_cy<55>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<56> (DUTdiv/Madd_n0100_Madd_cy<56>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<57> (DUTdiv/Madd_n0100_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<58> (DUTdiv/Madd_n0100_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<59> (DUTdiv/Madd_n0100_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<60> (DUTdiv/Madd_n0100_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<61> (DUTdiv/Madd_n0100_Madd_cy<61>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<62> (DUTdiv/Madd_n0100_Madd_cy<62>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<63> (DUTdiv/Madd_n0100_Madd_cy<63>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<64> (DUTdiv/Madd_n0100_Madd_cy<64>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<65> (DUTdiv/Madd_n0100_Madd_cy<65>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<66> (DUTdiv/Madd_n0100_Madd_cy<66>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<67> (DUTdiv/Madd_n0100_Madd_cy<67>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<68> (DUTdiv/Madd_n0100_Madd_cy<68>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<69> (DUTdiv/Madd_n0100_Madd_cy<69>)
     MUXCY:CI->O           0   0.059   0.000  DUTdiv/Madd_n0100_Madd_cy<70> (DUTdiv/Madd_n0100_Madd_cy<70>)
     XORCY:CI->O           3   0.804   0.535  DUTdiv/Madd_n0100_Madd_xor<71> (DUTdiv/n0100<71>)
     LUT4:I3->O          113   0.704   1.292  DUTdiv/Mmux_in1[35]_GND_12_o_mux_4_OUT341 (DUTdiv/in1[35]_GND_12_o_mux_4_OUT<71>)
     LUT4:I3->O            1   0.704   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_lut<0> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.464   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<0> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<1> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<2> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<3> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<4> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<5> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<6> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<7> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<8> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<9> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<10> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<11> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<12> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<13> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<14> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<15> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<16> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<17> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<18> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<19> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<20> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<21> (DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_cy<21>)
     XORCY:CI->O           2   0.804   0.482  DUTdiv/Madd_in1[35]_GND_12_o_add_10_OUT_xor<22> (DUTdiv/in1[35]_GND_12_o_add_10_OUT<22>)
     LUT3:I2->O            1   0.704   0.455  DUTdiv/in1[35]_in1[35]_AND_6_o7_SW0 (N410)
     LUT4_L:I2->LO         1   0.704   0.104  DUTdiv/in1[35]_in1[35]_AND_6_o16 (DUTdiv/in1[35]_in1[35]_AND_6_o16)
     LUT4:I3->O            2   0.704   0.451  DUTdiv/in1[35]_in1[35]_AND_6_o135_SW0 (N397)
     LUT4_D:I3->O         18   0.704   1.103  DUTdiv/in1[35]_in1[35]_AND_6_o135 (DUTdiv/in1[35]_in1[35]_AND_6_o135)
     LUT3:I2->O            1   0.704   0.000  DUTdiv/Mmux_in1[35]_in1[35]_mux_14_OUT8 (DUTdiv/in1[35]_in1[35]_mux_14_OUT<16>)
     FDC:D                     0.308          DUTdiv/out1_16
    ----------------------------------------
    Total                    376.370ns (230.442ns logic, 145.929ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 181 / 180
-------------------------------------------------------------------------
Offset:              5.107ns (Levels of Logic = 3)
  Source:            i_reset (PAD)
  Destination:       tester.state_FSM_FFd7 (FF)
  Destination Clock: i_clock rising

  Data Path: i_reset to tester.state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   1.218   1.366  i_reset_IBUF (i_reset_IBUF)
     LUT4:I2->O            1   0.704   0.000  PWR_9_o_tester.v_wait1[3]_equal_14_o_01 (PWR_9_o_tester.v_wait1[3]_equal_14_o_01)
     MUXF5:I1->O           4   0.321   0.587  PWR_9_o_tester.v_wait1[3]_equal_14_o_0_f5 (PWR_9_o_tester.v_wait1[3]_equal_14_o_0)
     FDR:R                     0.911          tester.state_FSM_FFd7
    ----------------------------------------
    Total                      5.107ns (3.154ns logic, 1.953ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |  376.370|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 86.00 secs
Total CPU time to Xst completion: 84.54 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 


Total memory usage is 519804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  249 (   0 filtered)
Number of infos    :  294 (   0 filtered)

