{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677750320897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677750320902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 17:45:20 2023 " "Processing started: Thu Mar 02 17:45:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677750320902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750320902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rooth -c rooth " "Command: quartus_map --read_settings_files=on --write_settings_files=off rooth -c rooth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750320902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677750321364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677750321364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/inst_mem/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/inst_mem/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "ip_core/inst_mem/inst_mem.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/data_mem/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/data_mem/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "ip_core/data_mem/data_mem.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_pll/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_pll/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "ip_core/clk_pll/clk_pll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/soc/rooth_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/soc/rooth_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rooth_soc " "Found entity 1: rooth_soc" {  } { { "rtl/soc/rooth_soc.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_CTRL uart_ctrl uart.v(64) " "Verilog HDL Declaration information at uart.v(64): object \"UART_CTRL\" differs only in case from object \"uart_ctrl\" in the same scope" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_STATUS uart_status uart.v(65) " "Verilog HDL Declaration information at uart.v(65): object \"UART_STATUS\" differs only in case from object \"uart_status\" in the same scope" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_BAUD uart_baud uart.v(66) " "Verilog HDL Declaration information at uart.v(66): object \"UART_BAUD\" differs only in case from object \"uart_baud\" in the same scope" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "rtl/perips/timer.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CTRL spi_ctrl spi.v(38) " "Verilog HDL Declaration information at spi.v(38): object \"SPI_CTRL\" differs only in case from object \"spi_ctrl\" in the same scope" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DATA spi_data spi.v(39) " "Verilog HDL Declaration information at spi.v(39): object \"SPI_DATA\" differs only in case from object \"spi_data\" in the same scope" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_STATUS spi_status spi.v(40) " "Verilog HDL Declaration information at spi.v(40): object \"SPI_STATUS\" differs only in case from object \"spi_status\" in the same scope" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_CTRL gpio_ctrl gpio.v(38) " "Verilog HDL Declaration information at gpio.v(38): object \"GPIO_CTRL\" differs only in case from object \"gpio_ctrl\" in the same scope" {  } { { "rtl/perips/gpio.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_DATA gpio_data gpio.v(40) " "Verilog HDL Declaration information at gpio.v(40): object \"GPIO_DATA\" differs only in case from object \"gpio_data\" in the same scope" {  } { { "rtl/perips/gpio.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "rtl/perips/gpio.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/jtag_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_top " "Found entity 1: jtag_top" {  } { { "rtl/jtag/jtag_top.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/jtag_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_driver " "Found entity 1: jtag_driver" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcsr DCSR jtag_dm.v(86) " "Verilog HDL Declaration information at jtag_dm.v(86): object \"dcsr\" differs only in case from object \"DCSR\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmstatus DMSTATUS jtag_dm.v(87) " "Verilog HDL Declaration information at jtag_dm.v(87): object \"dmstatus\" differs only in case from object \"DMSTATUS\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmcontrol DMCONTROL jtag_dm.v(88) " "Verilog HDL Declaration information at jtag_dm.v(88): object \"dmcontrol\" differs only in case from object \"DMCONTROL\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hartinfo HARTINFO jtag_dm.v(89) " "Verilog HDL Declaration information at jtag_dm.v(89): object \"hartinfo\" differs only in case from object \"HARTINFO\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "abstractcs ABSTRACTCS jtag_dm.v(90) " "Verilog HDL Declaration information at jtag_dm.v(90): object \"abstractcs\" differs only in case from object \"ABSTRACTCS\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data0 DATA0 jtag_dm.v(91) " "Verilog HDL Declaration information at jtag_dm.v(91): object \"data0\" differs only in case from object \"DATA0\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sbcs SBCS jtag_dm.v(92) " "Verilog HDL Declaration information at jtag_dm.v(92): object \"sbcs\" differs only in case from object \"SBCS\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sbaddress0 SBADDRESS0 jtag_dm.v(93) " "Verilog HDL Declaration information at jtag_dm.v(93): object \"sbaddress0\" differs only in case from object \"SBADDRESS0\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sbdata0 SBDATA0 jtag_dm.v(94) " "Verilog HDL Declaration information at jtag_dm.v(94): object \"sbdata0\" differs only in case from object \"SBDATA0\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "command COMMAND jtag_dm.v(95) " "Verilog HDL Declaration information at jtag_dm.v(95): object \"command\" differs only in case from object \"COMMAND\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677750330998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/jtag_dm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_dm " "Found entity 1: jtag_dm" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750330999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750330999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/full_handshake_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/full_handshake_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_handshake_tx " "Found entity 1: full_handshake_tx" {  } { { "rtl/jtag/full_handshake_tx.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/full_handshake_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/full_handshake_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_handshake_rx " "Found entity 1: full_handshake_rx" {  } { { "rtl/jtag/full_handshake_rx.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus/rib.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus/rib.v" { { "Info" "ISGN_ENTITY_NAME" "1 rib " "Found entity 1: rib" {  } { { "rtl/bus/rib.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/bus/rib.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/rooth_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/core/rooth_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/rooth.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/rooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 rooth " "Found entity 1: rooth" {  } { { "rtl/core/rooth.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/regs_file.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/regs_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 regs_file " "Found entity 1: regs_file" {  } { { "rtl/core/regs_file.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/regs_file.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/reg_clash_fb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/reg_clash_fb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_clash_fb " "Found entity 1: reg_clash_fb" {  } { { "rtl/core/reg_clash_fb.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/reg_clash_fb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "rtl/core/pc_reg.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/pc_reg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alu " "Found entity 1: mux_alu" {  } { { "rtl/core/mux_alu.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/mux_alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "rtl/core/imm_gen.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/imm_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_wb " "Found entity 1: if_wb" {  } { { "rtl/core/if_wb.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_wb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_ex " "Found entity 1: if_ex" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_de.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_de " "Found entity 1: if_de" {  } { { "rtl/core/if_de.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_de.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_as.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_as.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_as " "Found entity 1: if_as" {  } { { "rtl/core/if_as.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_as.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "rtl/core/div.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/div.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "rtl/core/decode.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/decode.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/csr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/csr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_reg " "Found entity 1: csr_reg" {  } { { "rtl/core/csr_reg.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/csr_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/clinet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/clinet.v" { { "Info" "ISGN_ENTITY_NAME" "1 clinet " "Found entity 1: clinet" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/alu_res_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/alu_res_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_res_ctrl " "Found entity 1: alu_res_ctrl" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_core " "Found entity 1: alu_core" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331085 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_idle jtag_dm.v(325) " "Verilog HDL Implicit Net warning at jtag_dm.v(325): created implicit net for \"tx_idle\"" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331086 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_top jtag_top.v(46) " "Verilog HDL Parameter Declaration warning at jtag_top.v(46): Parameter Declaration in module \"jtag_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_top.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_top jtag_top.v(47) " "Verilog HDL Parameter Declaration warning at jtag_top.v(47): Parameter Declaration in module \"jtag_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_top.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(47) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(47): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(48) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(48): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(49) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(49): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(51) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(51): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(52) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(52): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331108 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(54) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(54): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(55) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(55): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(56) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(56): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(72) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(72): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(73) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(73): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(74) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(74): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(75) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(75): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(76) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(76): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(77) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(77): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(78) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(78): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(79) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(79): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331109 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(80) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(80): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(81) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(81): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(82) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(82): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(83) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(83): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(84) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(84): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(85) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(85): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(86) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(86): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(87) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(87): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(90) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(90): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(91) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(91): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(92) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(92): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(93) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(93): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_dm jtag_dm.v(60) " "Verilog HDL Parameter Declaration warning at jtag_dm.v(60): Parameter Declaration in module \"jtag_dm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331114 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_dm jtag_dm.v(61) " "Verilog HDL Parameter Declaration warning at jtag_dm.v(61): Parameter Declaration in module \"jtag_dm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331115 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_dm jtag_dm.v(62) " "Verilog HDL Parameter Declaration warning at jtag_dm.v(62): Parameter Declaration in module \"jtag_dm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1677750331115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rooth_soc " "Elaborating entity \"rooth_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677750331303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll clk_pll:clk_pll_inst " "Elaborating entity \"clk_pll\" for hierarchy \"clk_pll:clk_pll_inst\"" {  } { { "rtl/soc/rooth_soc.v" "clk_pll_inst" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_pll:clk_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_pll:clk_pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_pll/clk_pll.v" "altpll_component" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_pll:clk_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_pll:clk_pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_pll/clk_pll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_pll:clk_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_pll:clk_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331373 ""}  } { { "ip_core/clk_pll/clk_pll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677750331373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_altpll " "Found entity 1: clk_pll_altpll" {  } { { "db/clk_pll_altpll.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated " "Elaborating entity \"clk_pll_altpll\" for hierarchy \"clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rooth rooth:u_rooth_0 " "Elaborating entity \"rooth\" for hierarchy \"rooth:u_rooth_0\"" {  } { { "rtl/soc/rooth_soc.v" "u_rooth_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0 " "Elaborating entity \"flow_ctrl\" for hierarchy \"rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\"" {  } { { "rtl/core/rooth.v" "u_flow_ctrl_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331428 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_pc_four_o flow_ctrl.v(50) " "Verilog HDL Always Construct warning at flow_ctrl.v(50): inferring latch(es) for variable \"next_pc_four_o\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_pc_o flow_ctrl.v(50) " "Verilog HDL Always Construct warning at flow_ctrl.v(50): inferring latch(es) for variable \"next_pc_o\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[0\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[0\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[1\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[1\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[2\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[2\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[3\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[3\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[4\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[4\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[5\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[5\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[6\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[6\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[7\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[7\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[8\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[8\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[9\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[9\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[10\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[10\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[11\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[11\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[12\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[12\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[13\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[13\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[14\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[14\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[15\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[15\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[16\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[16\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[17\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[17\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[18\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[18\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[19\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[19\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[20\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[20\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[21\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[21\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[22\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[22\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[23\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[23\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[24\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[24\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331430 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[25\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[25\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[26\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[26\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[27\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[27\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[28\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[28\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[29\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[29\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[30\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[30\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_o\[31\] flow_ctrl.v(57) " "Inferred latch for \"next_pc_o\[31\]\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc_four_o flow_ctrl.v(57) " "Inferred latch for \"next_pc_four_o\" at flow_ctrl.v(57)" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331431 "|rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg rooth:u_rooth_0\|pc_reg:u_pc_reg_0 " "Elaborating entity \"pc_reg\" for hierarchy \"rooth:u_rooth_0\|pc_reg:u_pc_reg_0\"" {  } { { "rtl/core/rooth.v" "u_pc_reg_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_de rooth:u_rooth_0\|if_de:u_if_de_0 " "Elaborating entity \"if_de\" for hierarchy \"rooth:u_rooth_0\|if_de:u_if_de_0\"" {  } { { "rtl/core/rooth.v" "u_if_de_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode rooth:u_rooth_0\|decode:u_decode_0 " "Elaborating entity \"decode\" for hierarchy \"rooth:u_rooth_0\|decode:u_decode_0\"" {  } { { "rtl/core/rooth.v" "u_decode_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331435 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decode.v(175) " "Verilog HDL Case Statement warning at decode.v(175): incomplete case statement has no default case item" {  } { { "rtl/core/decode.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/decode.v" 175 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1677750331437 "|rooth_soc|rooth:u_rooth_0|decode:u_decode_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen rooth:u_rooth_0\|imm_gen:u_imm_gen_0 " "Elaborating entity \"imm_gen\" for hierarchy \"rooth:u_rooth_0\|imm_gen:u_imm_gen_0\"" {  } { { "rtl/core/rooth.v" "u_imm_gen_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_ex rooth:u_rooth_0\|if_ex:u_if_ex_0 " "Elaborating entity \"if_ex\" for hierarchy \"rooth:u_rooth_0\|if_ex:u_if_ex_0\"" {  } { { "rtl/core/rooth.v" "u_if_ex_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alu rooth:u_rooth_0\|mux_alu:u_mux_alu_0 " "Elaborating entity \"mux_alu\" for hierarchy \"rooth:u_rooth_0\|mux_alu:u_mux_alu_0\"" {  } { { "rtl/core/rooth.v" "u_mux_alu_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_core rooth:u_rooth_0\|alu_core:u_alu_core_0 " "Elaborating entity \"alu_core\" for hierarchy \"rooth:u_rooth_0\|alu_core:u_alu_core_0\"" {  } { { "rtl/core/rooth.v" "u_alu_core_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(91) " "Verilog HDL assignment warning at alu_core.v(91): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677750331447 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(92) " "Verilog HDL assignment warning at alu_core.v(92): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677750331447 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(96) " "Verilog HDL assignment warning at alu_core.v(96): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677750331447 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(97) " "Verilog HDL assignment warning at alu_core.v(97): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677750331447 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "extends_reg alu_core.v(49) " "Verilog HDL Always Construct warning at alu_core.v(49): inferring latch(es) for variable \"extends_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677750331447 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[0\] alu_core.v(49) " "Inferred latch for \"extends_reg\[0\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[1\] alu_core.v(49) " "Inferred latch for \"extends_reg\[1\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[2\] alu_core.v(49) " "Inferred latch for \"extends_reg\[2\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[3\] alu_core.v(49) " "Inferred latch for \"extends_reg\[3\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[4\] alu_core.v(49) " "Inferred latch for \"extends_reg\[4\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[5\] alu_core.v(49) " "Inferred latch for \"extends_reg\[5\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[6\] alu_core.v(49) " "Inferred latch for \"extends_reg\[6\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[7\] alu_core.v(49) " "Inferred latch for \"extends_reg\[7\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[8\] alu_core.v(49) " "Inferred latch for \"extends_reg\[8\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[9\] alu_core.v(49) " "Inferred latch for \"extends_reg\[9\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[10\] alu_core.v(49) " "Inferred latch for \"extends_reg\[10\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[11\] alu_core.v(49) " "Inferred latch for \"extends_reg\[11\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[12\] alu_core.v(49) " "Inferred latch for \"extends_reg\[12\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[13\] alu_core.v(49) " "Inferred latch for \"extends_reg\[13\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[14\] alu_core.v(49) " "Inferred latch for \"extends_reg\[14\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[15\] alu_core.v(49) " "Inferred latch for \"extends_reg\[15\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[16\] alu_core.v(49) " "Inferred latch for \"extends_reg\[16\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[17\] alu_core.v(49) " "Inferred latch for \"extends_reg\[17\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[18\] alu_core.v(49) " "Inferred latch for \"extends_reg\[18\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[19\] alu_core.v(49) " "Inferred latch for \"extends_reg\[19\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[20\] alu_core.v(49) " "Inferred latch for \"extends_reg\[20\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[21\] alu_core.v(49) " "Inferred latch for \"extends_reg\[21\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[22\] alu_core.v(49) " "Inferred latch for \"extends_reg\[22\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[23\] alu_core.v(49) " "Inferred latch for \"extends_reg\[23\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[24\] alu_core.v(49) " "Inferred latch for \"extends_reg\[24\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[25\] alu_core.v(49) " "Inferred latch for \"extends_reg\[25\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[26\] alu_core.v(49) " "Inferred latch for \"extends_reg\[26\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[27\] alu_core.v(49) " "Inferred latch for \"extends_reg\[27\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[28\] alu_core.v(49) " "Inferred latch for \"extends_reg\[28\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[29\] alu_core.v(49) " "Inferred latch for \"extends_reg\[29\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[30\] alu_core.v(49) " "Inferred latch for \"extends_reg\[30\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[31\] alu_core.v(49) " "Inferred latch for \"extends_reg\[31\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[32\] alu_core.v(49) " "Inferred latch for \"extends_reg\[32\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[33\] alu_core.v(49) " "Inferred latch for \"extends_reg\[33\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[34\] alu_core.v(49) " "Inferred latch for \"extends_reg\[34\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[35\] alu_core.v(49) " "Inferred latch for \"extends_reg\[35\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[36\] alu_core.v(49) " "Inferred latch for \"extends_reg\[36\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[37\] alu_core.v(49) " "Inferred latch for \"extends_reg\[37\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[38\] alu_core.v(49) " "Inferred latch for \"extends_reg\[38\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[39\] alu_core.v(49) " "Inferred latch for \"extends_reg\[39\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[40\] alu_core.v(49) " "Inferred latch for \"extends_reg\[40\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[41\] alu_core.v(49) " "Inferred latch for \"extends_reg\[41\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331448 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[42\] alu_core.v(49) " "Inferred latch for \"extends_reg\[42\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[43\] alu_core.v(49) " "Inferred latch for \"extends_reg\[43\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[44\] alu_core.v(49) " "Inferred latch for \"extends_reg\[44\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[45\] alu_core.v(49) " "Inferred latch for \"extends_reg\[45\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[46\] alu_core.v(49) " "Inferred latch for \"extends_reg\[46\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[47\] alu_core.v(49) " "Inferred latch for \"extends_reg\[47\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[48\] alu_core.v(49) " "Inferred latch for \"extends_reg\[48\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[49\] alu_core.v(49) " "Inferred latch for \"extends_reg\[49\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[50\] alu_core.v(49) " "Inferred latch for \"extends_reg\[50\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[51\] alu_core.v(49) " "Inferred latch for \"extends_reg\[51\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[52\] alu_core.v(49) " "Inferred latch for \"extends_reg\[52\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[53\] alu_core.v(49) " "Inferred latch for \"extends_reg\[53\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[54\] alu_core.v(49) " "Inferred latch for \"extends_reg\[54\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[55\] alu_core.v(49) " "Inferred latch for \"extends_reg\[55\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[56\] alu_core.v(49) " "Inferred latch for \"extends_reg\[56\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[57\] alu_core.v(49) " "Inferred latch for \"extends_reg\[57\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[58\] alu_core.v(49) " "Inferred latch for \"extends_reg\[58\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[59\] alu_core.v(49) " "Inferred latch for \"extends_reg\[59\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[60\] alu_core.v(49) " "Inferred latch for \"extends_reg\[60\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[61\] alu_core.v(49) " "Inferred latch for \"extends_reg\[61\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[62\] alu_core.v(49) " "Inferred latch for \"extends_reg\[62\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extends_reg\[63\] alu_core.v(49) " "Inferred latch for \"extends_reg\[63\]\" at alu_core.v(49)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331449 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div rooth:u_rooth_0\|div:u_div_0 " "Elaborating entity \"div\" for hierarchy \"rooth:u_rooth_0\|div:u_div_0\"" {  } { { "rtl/core/rooth.v" "u_div_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_remu div.v(59) " "Verilog HDL or VHDL warning at div.v(59): object \"op_remu\" assigned a value but never read" {  } { { "rtl/core/div.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/div.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677750331454 "|rooth_soc|rooth:u_rooth_0|div:u_div_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_as rooth:u_rooth_0\|if_as:u_if_as_0 " "Elaborating entity \"if_as\" for hierarchy \"rooth:u_rooth_0\|if_as:u_if_as_0\"" {  } { { "rtl/core/rooth.v" "u_if_as_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_res_ctrl rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0 " "Elaborating entity \"alu_res_ctrl\" for hierarchy \"rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\"" {  } { { "rtl/core/rooth.v" "u_alu_res_ctrl_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331459 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_res_ctrl.v(75) " "Verilog HDL Case Statement warning at alu_res_ctrl.v(75): incomplete case statement has no default case item" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_res_ctrl.v(107) " "Verilog HDL Case Statement warning at alu_res_ctrl.v(107): incomplete case statement has no default case item" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 107 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_wr_data_o alu_res_ctrl.v(65) " "Verilog HDL Always Construct warning at alu_res_ctrl.v(65): inferring latch(es) for variable \"csr_wr_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[0\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[0\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[1\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[1\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[2\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[2\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[3\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[3\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[4\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[4\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[5\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[5\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[6\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[6\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[7\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[7\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[8\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[8\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[9\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[9\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[10\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[10\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[11\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[11\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331461 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[12\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[12\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[13\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[13\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[14\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[14\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[15\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[15\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[16\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[16\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[17\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[17\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[18\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[18\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[19\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[19\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[20\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[20\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[21\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[21\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[22\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[22\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[23\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[23\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[24\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[24\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[25\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[25\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[26\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[26\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[27\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[27\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[28\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[28\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[29\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[29\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[30\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[30\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_wr_data_o\[31\] alu_res_ctrl.v(93) " "Inferred latch for \"csr_wr_data_o\[31\]\" at alu_res_ctrl.v(93)" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331462 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_wb rooth:u_rooth_0\|if_wb:u_if_wb_0 " "Elaborating entity \"if_wb\" for hierarchy \"rooth:u_rooth_0\|if_wb:u_if_wb_0\"" {  } { { "rtl/core/rooth.v" "u_if_wb_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_clash_fb rooth:u_rooth_0\|reg_clash_fb:u_reg_clash_fb_0 " "Elaborating entity \"reg_clash_fb\" for hierarchy \"rooth:u_rooth_0\|reg_clash_fb:u_reg_clash_fb_0\"" {  } { { "rtl/core/rooth.v" "u_reg_clash_fb_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs_file rooth:u_rooth_0\|regs_file:u_regs_file_0 " "Elaborating entity \"regs_file\" for hierarchy \"rooth:u_rooth_0\|regs_file:u_regs_file_0\"" {  } { { "rtl/core/rooth.v" "u_regs_file_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_reg rooth:u_rooth_0\|csr_reg:u_csr_reg_0 " "Elaborating entity \"csr_reg\" for hierarchy \"rooth:u_rooth_0\|csr_reg:u_csr_reg_0\"" {  } { { "rtl/core/rooth.v" "u_csr_reg_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clinet rooth:u_rooth_0\|clinet:u_clinet_0 " "Elaborating entity \"clinet\" for hierarchy \"rooth:u_rooth_0\|clinet:u_clinet_0\"" {  } { { "rtl/core/rooth.v" "u_clinet_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331483 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "clinet.v(108) " "Verilog HDL Case Statement warning at clinet.v(108): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 108 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1677750331485 "|rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clinet.v(172) " "Verilog HDL Case Statement information at clinet.v(172): all case item expressions in this case statement are onehot" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677750331485 "|rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clinet.v(212) " "Verilog HDL Case Statement information at clinet.v(212): all case item expressions in this case statement are onehot" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677750331485 "|rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rib rib:u_rib_0 " "Elaborating entity \"rib\" for hierarchy \"rib:u_rib_0\"" {  } { { "rtl/soc/rooth_soc.v" "u_rib_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:inst_mem_0 " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:inst_mem_0\"" {  } { { "rtl/soc/rooth_soc.v" "inst_mem_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:inst_mem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/inst_mem/inst_mem.v" "altsyncram_component" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/inst_mem/inst_mem.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./program/demo.mif " "Parameter \"init_file\" = \"./program/demo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331589 ""}  } { { "ip_core/inst_mem/inst_mem.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677750331589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6r1 " "Found entity 1: altsyncram_n6r1" {  } { { "db/altsyncram_n6r1.tdf" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/altsyncram_n6r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6r1 inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_n6r1:auto_generated " "Elaborating entity \"altsyncram_n6r1\" for hierarchy \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_n6r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331636 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 346 D:/rooth/fpga/altera/EP4CE10F17C8/program/demo.mif " "Memory depth (4096) in the design file differs from memory depth (346) in the Memory Initialization File \"D:/rooth/fpga/altera/EP4CE10F17C8/program/demo.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ip_core/inst_mem/inst_mem.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 88 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1677750331641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem_0 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem_0\"" {  } { { "rtl/soc/rooth_soc.v" "data_mem_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:data_mem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:data_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/data_mem/data_mem.v" "altsyncram_component" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:data_mem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:data_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/data_mem/data_mem.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:data_mem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:data_mem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750331701 ""}  } { { "ip_core/data_mem/data_mem.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677750331701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhq1 " "Found entity 1: altsyncram_vhq1" {  } { { "db/altsyncram_vhq1.tdf" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/altsyncram_vhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750331745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750331745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhq1 data_mem:data_mem_0\|altsyncram:altsyncram_component\|altsyncram_vhq1:auto_generated " "Elaborating entity \"altsyncram_vhq1\" for hierarchy \"data_mem:data_mem_0\|altsyncram:altsyncram_component\|altsyncram_vhq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer_0\"" {  } { { "rtl/soc/rooth_soc.v" "timer_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_0 " "Elaborating entity \"uart\" for hierarchy \"uart:uart_0\"" {  } { { "rtl/soc/rooth_soc.v" "uart_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331753 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(183) " "Verilog HDL Case Statement information at uart.v(183): all case item expressions in this case statement are onehot" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 183 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677750331755 "|rooth_soc|uart:uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio_0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio_0\"" {  } { { "rtl/soc/rooth_soc.v" "gpio_0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:u_spi_O " "Elaborating entity \"spi\" for hierarchy \"spi:u_spi_O\"" {  } { { "rtl/soc/rooth_soc.v" "u_spi_O" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331758 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi.v(145) " "Verilog HDL or VHDL warning at the spi.v(145): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 145 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1677750331759 "|rooth_soc|spi:u_spi_O"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi.v(157) " "Verilog HDL or VHDL warning at the spi.v(157): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 157 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1677750331759 "|rooth_soc|spi:u_spi_O"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_top jtag_top:u_jtag_top " "Elaborating entity \"jtag_top\" for hierarchy \"jtag_top:u_jtag_top\"" {  } { { "rtl/soc/rooth_soc.v" "u_jtag_top" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_driver jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver " "Elaborating entity \"jtag_driver\" for hierarchy \"jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\"" {  } { { "rtl/jtag/jtag_top.v" "u_jtag_driver" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331761 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_driver.v(162) " "Verilog HDL Case Statement information at jtag_driver.v(162): all case item expressions in this case statement are onehot" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677750331764 "|rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_handshake_tx jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx " "Elaborating entity \"full_handshake_tx\" for hierarchy \"jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\"" {  } { { "rtl/jtag/jtag_driver.v" "tx" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_handshake_rx jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_rx:rx " "Elaborating entity \"full_handshake_rx\" for hierarchy \"jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_rx:rx\"" {  } { { "rtl/jtag/jtag_driver.v" "rx" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_dm jtag_top:u_jtag_top\|jtag_dm:u_jtag_dm " "Elaborating entity \"jtag_dm\" for hierarchy \"jtag_top:u_jtag_top\|jtag_dm:u_jtag_dm\"" {  } { { "rtl/jtag/jtag_top.v" "u_jtag_dm" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750331767 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sbdata0 jtag_dm.v(94) " "Verilog HDL or VHDL warning at jtag_dm.v(94): object \"sbdata0\" assigned a value but never read" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677750331773 "|rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command jtag_dm.v(95) " "Verilog HDL or VHDL warning at jtag_dm.v(95): object \"command\" assigned a value but never read" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677750331773 "|rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 jtag_dm.v(242) " "Verilog HDL assignment warning at jtag_dm.v(242): truncated value with size 16 to match size of target (5)" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677750331773 "|rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rooth:u_rooth_0\|alu_core:u_alu_core_0\|Mult0\"" {  } { { "rtl/core/alu_core.v" "Mult0" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677750340488 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677750340488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rooth:u_rooth_0\|alu_core:u_alu_core_0\|lpm_mult:Mult0\"" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750340539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|lpm_mult:Mult0 " "Instantiated megafunction \"rooth:u_rooth_0\|alu_core:u_alu_core_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677750340540 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677750340540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677750340582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750340582 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677750341703 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1677750341770 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1677750341770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[0\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341807 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_four_o " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_four_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341807 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341807 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[29\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341807 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[30\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341807 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[31\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341807 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[1\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[2\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[3\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[7\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[6\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[5\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[4\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[27\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[26\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[25\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[24\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341808 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[23\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[22\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[21\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[20\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[19\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[18\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[17\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[16\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[15\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[14\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[13\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[12\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[11\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[10\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341809 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[9\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[8\] " "Latch rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\|next_pc_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|clinet:u_clinet_0\|hold_flag_o" {  } { { "rtl/core/clinet.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/clinet.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[32\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[33\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[34\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[35\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[36\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[37\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[38\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[39\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[40\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[41\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[42\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341810 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[43\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[44\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[45\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[46\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[47\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[48\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[49\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[0\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[1\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[2\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[3\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[4\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[5\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341811 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[6\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[7\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[8\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[9\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[10\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[11\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[12\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[13\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[14\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[15\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[16\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[17\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341812 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[51\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[52\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[53\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[54\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[55\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[56\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[57\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[58\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[59\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[60\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[61\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[62\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[0\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[63\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[18\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341813 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[19\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[20\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[21\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[22\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[23\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[24\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[25\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[26\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[27\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[28\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[29\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[30\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[31\] " "Latch rooth:u_rooth_0\|alu_core:u_alu_core_0\|extends_reg\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\] " "Ports D and ENA on the latch are fed by the same signal rooth:u_rooth_0\|if_ex:u_if_ex_0\|alu_op_o\[3\]" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677750341814 ""}  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677750341814 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/core/if_as.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_as.v" 72 -1 0 } } { "rtl/core/if_ex.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 88 -1 0 } } { "rtl/jtag/full_handshake_tx.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_tx.v" 114 -1 0 } } { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 159 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1677750341836 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1677750341836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677750347477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677750355679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/rooth/fpga/altera/EP4CE10F17C8/output_files/rooth.map.smsg " "Generated suppressed messages file D:/rooth/fpga/altera/EP4CE10F17C8/output_files/rooth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750355968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677750356415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677750356415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10250 " "Implemented 10250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677750357000 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677750357000 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1677750357000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10146 " "Implemented 10146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677750357000 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677750357000 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1677750357000 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677750357000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677750357000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677750357037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 17:45:57 2023 " "Processing ended: Thu Mar 02 17:45:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677750357037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677750357037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677750357037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677750357037 ""}
