INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/BranchComp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchComp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/ImmGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/test.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/add_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/reg_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module tb_rf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/riscv_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Files/CE409/Exercise/Processor/yourcpu_test_top.sv" into library xil_defaultlib
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [../../../../../yourcpu_io.vh:6]
INFO: [VRFC 10-311] analyzing module yourcpu_test_top
