
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.42

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency phase[0]$_SDFFE_PN0N_/CK ^
  -0.07 target latency data_out[5]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: divider_counter[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: divider_counter[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    12   15.30    0.02    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
     2    4.21    0.01    0.08    0.15 v divider_counter[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _001_ (net)
                  0.01    0.00    0.15 v _465_/A2 (AND3_X1)
     1    1.35    0.01    0.04    0.18 v _465_/ZN (AND3_X1)
                                         _017_ (net)
                  0.01    0.00    0.18 v divider_counter[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    12   15.30    0.02    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: divider_counter[3]$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    12   15.30    0.02    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ divider_counter[3]$_SDFF_PN1_/CK (DFF_X1)
     1    0.90    0.01    0.08    0.16 v divider_counter[3]$_SDFF_PN1_/Q (DFF_X1)
                                         divider_counter[3] (net)
                  0.01    0.00    0.16 v _354_/A (BUF_X1)
     4    8.88    0.01    0.04    0.19 v _354_/Z (BUF_X1)
                                         _043_ (net)
                  0.01    0.00    0.19 v _356_/A3 (OR4_X4)
     5   13.44    0.02    0.11    0.30 v _356_/ZN (OR4_X4)
                                         _045_ (net)
                  0.02    0.00    0.30 v _384_/A2 (NOR4_X2)
     2    5.84    0.05    0.08    0.38 ^ _384_/ZN (NOR4_X2)
                                         _072_ (net)
                  0.05    0.00    0.38 ^ _396_/A (OAI221_X2)
     3    7.85    0.02    0.05    0.43 v _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.02    0.00    0.43 v _416_/A (AOI211_X2)
     6    9.77    0.06    0.10    0.53 ^ _416_/ZN (AOI211_X2)
                                         _103_ (net)
                  0.06    0.00    0.53 ^ _428_/A4 (AND4_X1)
     1    1.88    0.01    0.06    0.60 ^ _428_/ZN (AND4_X1)
                                         _113_ (net)
                  0.01    0.00    0.60 ^ _429_/B2 (OAI21_X1)
     1    1.34    0.01    0.02    0.61 v _429_/ZN (OAI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.61 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.61   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.25    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.27    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
    13   16.81    0.02    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.02    0.00    1.07 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X2)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: divider_counter[3]$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    12   15.30    0.02    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ divider_counter[3]$_SDFF_PN1_/CK (DFF_X1)
     1    0.90    0.01    0.08    0.16 v divider_counter[3]$_SDFF_PN1_/Q (DFF_X1)
                                         divider_counter[3] (net)
                  0.01    0.00    0.16 v _354_/A (BUF_X1)
     4    8.88    0.01    0.04    0.19 v _354_/Z (BUF_X1)
                                         _043_ (net)
                  0.01    0.00    0.19 v _356_/A3 (OR4_X4)
     5   13.44    0.02    0.11    0.30 v _356_/ZN (OR4_X4)
                                         _045_ (net)
                  0.02    0.00    0.30 v _384_/A2 (NOR4_X2)
     2    5.84    0.05    0.08    0.38 ^ _384_/ZN (NOR4_X2)
                                         _072_ (net)
                  0.05    0.00    0.38 ^ _396_/A (OAI221_X2)
     3    7.85    0.02    0.05    0.43 v _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.02    0.00    0.43 v _416_/A (AOI211_X2)
     6    9.77    0.06    0.10    0.53 ^ _416_/ZN (AOI211_X2)
                                         _103_ (net)
                  0.06    0.00    0.53 ^ _428_/A4 (AND4_X1)
     1    1.88    0.01    0.06    0.60 ^ _428_/ZN (AND4_X1)
                                         _113_ (net)
                  0.01    0.00    0.60 ^ _429_/B2 (OAI21_X1)
     1    1.34    0.01    0.02    0.61 v _429_/ZN (OAI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.61 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.61   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.25    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.27    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
    13   16.81    0.02    0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.02    0.00    1.07 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X2)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.12750744819641113

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6422

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.78277587890625

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7432

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[3]$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ divider_counter[3]$_SDFF_PN1_/CK (DFF_X1)
   0.08    0.16 v divider_counter[3]$_SDFF_PN1_/Q (DFF_X1)
   0.04    0.19 v _354_/Z (BUF_X1)
   0.11    0.30 v _356_/ZN (OR4_X4)
   0.08    0.38 ^ _384_/ZN (NOR4_X2)
   0.05    0.43 v _396_/ZN (OAI221_X2)
   0.10    0.53 ^ _416_/ZN (AOI211_X2)
   0.06    0.60 ^ _428_/ZN (AND4_X1)
   0.02    0.61 v _429_/ZN (OAI21_X1)
   0.00    0.61 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X2)
           0.61   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X2)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: divider_counter[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.15 v divider_counter[0]$_SDFF_PN0_/QN (DFF_X1)
   0.04    0.18 v _465_/ZN (AND3_X1)
   0.00    0.18 v divider_counter[0]$_SDFF_PN0_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0735

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0706

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6136

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.4227

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
68.888527

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.70e-04   2.55e-06   3.35e-06   2.75e-04  57.0%
Combinational          2.52e-05   2.45e-05   1.13e-05   6.09e-05  12.6%
Clock                  6.24e-05   8.40e-05   2.21e-07   1.47e-04  30.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.57e-04   1.11e-04   1.49e-05   4.83e-04 100.0%
                          73.9%      23.0%       3.1%
