//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 7.0.1
//

.version 9.1
.target sm_86
.address_size 64

	// .globl	nhs_spike_count
// _ZZ16nhs_spike_detectE14s_aromatic_pos has been demoted
// _ZZ16nhs_spike_detectE14s_aromatic_idx has been demoted

.visible .entry nhs_spike_count(
	.param .u64 nhs_spike_count_param_0,
	.param .u64 nhs_spike_count_param_1,
	.param .u64 nhs_spike_count_param_2,
	.param .u32 nhs_spike_count_param_3,
	.param .u32 nhs_spike_count_param_4,
	.param .f32 nhs_spike_count_param_5,
	.param .f32 nhs_spike_count_param_6,
	.param .u32 nhs_spike_count_param_7,
	.param .u64 nhs_spike_count_param_8
)
.maxntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd1, [nhs_spike_count_param_0];
	ld.param.u64 	%rd2, [nhs_spike_count_param_1];
	ld.param.u64 	%rd3, [nhs_spike_count_param_2];
	ld.param.u32 	%r34, [nhs_spike_count_param_3];
	ld.param.u32 	%r32, [nhs_spike_count_param_4];
	ld.param.f32 	%f5, [nhs_spike_count_param_5];
	ld.param.f32 	%f6, [nhs_spike_count_param_6];
	ld.param.u32 	%r33, [nhs_spike_count_param_7];
	ld.param.u64 	%rd4, [nhs_spike_count_param_8];
	mov.u32 	%r35, %ntid.x;
	mov.u32 	%r36, %ctaid.x;
	mov.u32 	%r37, %tid.x;
	mad.lo.s32 	%r1, %r36, %r35, %r37;
	setp.ge.s32 	%p1, %r1, %r34;
	@%p1 bra 	$L__BB0_22;

	cvta.to.global.u64 	%rd5, %rd3;
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.nc.u32 	%r2, [%rd7];
	setp.lt.s32 	%p2, %r2, 0;
	setp.ge.s32 	%p3, %r2, %r32;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB0_22;

	mul.lo.s32 	%r38, %r2, 3;
	cvta.to.global.u64 	%rd8, %rd1;
	mul.wide.s32 	%rd9, %r38, 4;
	add.s64 	%rd10, %rd8, %rd9;
	cvta.to.global.u64 	%rd11, %rd2;
	add.s64 	%rd12, %rd11, %rd9;
	ld.global.nc.f32 	%f7, [%rd12];
	ld.global.nc.f32 	%f1, [%rd10];
	sub.ftz.f32 	%f8, %f1, %f7;
	ld.global.nc.f32 	%f9, [%rd12+4];
	ld.global.nc.f32 	%f2, [%rd10+4];
	sub.ftz.f32 	%f10, %f2, %f9;
	ld.global.nc.f32 	%f11, [%rd12+8];
	ld.global.nc.f32 	%f3, [%rd10+8];
	sub.ftz.f32 	%f12, %f3, %f11;
	mul.ftz.f32 	%f13, %f10, %f10;
	fma.rn.ftz.f32 	%f14, %f8, %f8, %f13;
	fma.rn.ftz.f32 	%f15, %f12, %f12, %f14;
	sqrt.approx.ftz.f32 	%f16, %f15;
	setp.le.ftz.f32 	%p5, %f16, %f5;
	@%p5 bra 	$L__BB0_22;

	mul.ftz.f32 	%f4, %f6, %f6;
	setp.lt.s32 	%p6, %r32, 1;
	mov.u32 	%r64, 0;
	@%p6 bra 	$L__BB0_20;

	add.s32 	%r43, %r32, -1;
	setp.lt.u32 	%p7, %r43, 3;
	mov.u32 	%r69, 0;
	mov.u32 	%r64, %r69;
	@%p7 bra 	$L__BB0_15;

	mov.u32 	%r61, 0;
	mov.u32 	%r69, %r61;
	mov.u32 	%r64, %r61;

$L__BB0_6:
	sub.s32 	%r47, %r69, %r2;
	setp.eq.s32 	%p8, %r47, 0;
	@%p8 bra 	$L__BB0_8;

	mul.wide.s32 	%rd14, %r61, 4;
	add.s64 	%rd15, %rd8, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	sub.ftz.f32 	%f18, %f17, %f1;
	ld.global.nc.f32 	%f19, [%rd15+4];
	sub.ftz.f32 	%f20, %f19, %f2;
	ld.global.nc.f32 	%f21, [%rd15+8];
	sub.ftz.f32 	%f22, %f21, %f3;
	mul.ftz.f32 	%f23, %f20, %f20;
	fma.rn.ftz.f32 	%f24, %f18, %f18, %f23;
	fma.rn.ftz.f32 	%f25, %f22, %f22, %f24;
	setp.lt.ftz.f32 	%p9, %f25, %f4;
	selp.u32 	%r48, 1, 0, %p9;
	add.s32 	%r64, %r64, %r48;

$L__BB0_8:
	add.s32 	%r49, %r69, 1;
	setp.eq.s32 	%p10, %r49, %r2;
	@%p10 bra 	$L__BB0_10;

	mul.wide.s32 	%rd17, %r61, 4;
	add.s64 	%rd18, %rd8, %rd17;
	ld.global.nc.f32 	%f26, [%rd18+12];
	sub.ftz.f32 	%f27, %f26, %f1;
	ld.global.nc.f32 	%f28, [%rd18+16];
	sub.ftz.f32 	%f29, %f28, %f2;
	ld.global.nc.f32 	%f30, [%rd18+20];
	sub.ftz.f32 	%f31, %f30, %f3;
	mul.ftz.f32 	%f32, %f29, %f29;
	fma.rn.ftz.f32 	%f33, %f27, %f27, %f32;
	fma.rn.ftz.f32 	%f34, %f31, %f31, %f33;
	setp.lt.ftz.f32 	%p11, %f34, %f4;
	selp.u32 	%r50, 1, 0, %p11;
	add.s32 	%r64, %r64, %r50;

$L__BB0_10:
	add.s32 	%r51, %r69, 2;
	setp.eq.s32 	%p12, %r51, %r2;
	@%p12 bra 	$L__BB0_12;

	mul.wide.s32 	%rd20, %r61, 4;
	add.s64 	%rd21, %rd8, %rd20;
	ld.global.nc.f32 	%f35, [%rd21+24];
	sub.ftz.f32 	%f36, %f35, %f1;
	ld.global.nc.f32 	%f37, [%rd21+28];
	sub.ftz.f32 	%f38, %f37, %f2;
	ld.global.nc.f32 	%f39, [%rd21+32];
	sub.ftz.f32 	%f40, %f39, %f3;
	mul.ftz.f32 	%f41, %f38, %f38;
	fma.rn.ftz.f32 	%f42, %f36, %f36, %f41;
	fma.rn.ftz.f32 	%f43, %f40, %f40, %f42;
	setp.lt.ftz.f32 	%p13, %f43, %f4;
	selp.u32 	%r52, 1, 0, %p13;
	add.s32 	%r64, %r64, %r52;

$L__BB0_12:
	add.s32 	%r53, %r69, 3;
	setp.eq.s32 	%p14, %r53, %r2;
	@%p14 bra 	$L__BB0_14;

	mul.wide.s32 	%rd23, %r61, 4;
	add.s64 	%rd24, %rd8, %rd23;
	ld.global.nc.f32 	%f44, [%rd24+36];
	sub.ftz.f32 	%f45, %f44, %f1;
	ld.global.nc.f32 	%f46, [%rd24+40];
	sub.ftz.f32 	%f47, %f46, %f2;
	ld.global.nc.f32 	%f48, [%rd24+44];
	sub.ftz.f32 	%f49, %f48, %f3;
	mul.ftz.f32 	%f50, %f47, %f47;
	fma.rn.ftz.f32 	%f51, %f45, %f45, %f50;
	fma.rn.ftz.f32 	%f52, %f49, %f49, %f51;
	setp.lt.ftz.f32 	%p15, %f52, %f4;
	selp.u32 	%r54, 1, 0, %p15;
	add.s32 	%r64, %r64, %r54;

$L__BB0_14:
	add.s32 	%r61, %r61, 12;
	and.b32  	%r55, %r32, 3;
	sub.s32 	%r56, %r55, %r32;
	add.s32 	%r69, %r69, 4;
	add.s32 	%r57, %r56, %r69;
	setp.ne.s32 	%p16, %r57, 0;
	@%p16 bra 	$L__BB0_6;

$L__BB0_15:
	and.b32  	%r74, %r32, 3;
	setp.eq.s32 	%p17, %r74, 0;
	@%p17 bra 	$L__BB0_20;

	mul.lo.s32 	%r72, %r69, 3;
	sub.s32 	%r71, %r69, %r2;

$L__BB0_17:
	.pragma "nounroll";
	setp.eq.s32 	%p18, %r71, 0;
	@%p18 bra 	$L__BB0_19;

	mul.wide.s32 	%rd26, %r72, 4;
	add.s64 	%rd27, %rd8, %rd26;
	ld.global.nc.f32 	%f53, [%rd27];
	sub.ftz.f32 	%f54, %f53, %f1;
	ld.global.nc.f32 	%f55, [%rd27+4];
	sub.ftz.f32 	%f56, %f55, %f2;
	ld.global.nc.f32 	%f57, [%rd27+8];
	sub.ftz.f32 	%f58, %f57, %f3;
	mul.ftz.f32 	%f59, %f56, %f56;
	fma.rn.ftz.f32 	%f60, %f54, %f54, %f59;
	fma.rn.ftz.f32 	%f61, %f58, %f58, %f60;
	setp.lt.ftz.f32 	%p19, %f61, %f4;
	selp.u32 	%r59, 1, 0, %p19;
	add.s32 	%r64, %r64, %r59;

$L__BB0_19:
	add.s32 	%r72, %r72, 3;
	add.s32 	%r71, %r71, 1;
	add.s32 	%r74, %r74, -1;
	setp.ne.s32 	%p20, %r74, 0;
	@%p20 bra 	$L__BB0_17;

$L__BB0_20:
	setp.ge.s32 	%p21, %r64, %r33;
	@%p21 bra 	$L__BB0_22;

	cvta.to.global.u64 	%rd28, %rd4;
	atom.global.add.u32 	%r60, [%rd28], 1;

$L__BB0_22:
	ret;

}
	// .globl	nhs_spike_detect
.visible .entry nhs_spike_detect(
	.param .u64 nhs_spike_detect_param_0,
	.param .u64 nhs_spike_detect_param_1,
	.param .u64 nhs_spike_detect_param_2,
	.param .u32 nhs_spike_detect_param_3,
	.param .u32 nhs_spike_detect_param_4,
	.param .u32 nhs_spike_detect_param_5,
	.param .f32 nhs_spike_detect_param_6,
	.param .f32 nhs_spike_detect_param_7,
	.param .u32 nhs_spike_detect_param_8,
	.param .u64 nhs_spike_detect_param_9,
	.param .u64 nhs_spike_detect_param_10,
	.param .u32 nhs_spike_detect_param_11
)
.maxntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<17>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<23>;
	// demoted variable
	.shared .align 4 .b8 _ZZ16nhs_spike_detectE14s_aromatic_pos[3072];
	// demoted variable
	.shared .align 4 .b8 _ZZ16nhs_spike_detectE14s_aromatic_idx[1024];

	ld.param.u64 	%rd2, [nhs_spike_detect_param_0];
	ld.param.u64 	%rd3, [nhs_spike_detect_param_1];
	ld.param.u64 	%rd4, [nhs_spike_detect_param_2];
	ld.param.u32 	%r13, [nhs_spike_detect_param_3];
	ld.param.u32 	%r14, [nhs_spike_detect_param_4];
	ld.param.u32 	%r15, [nhs_spike_detect_param_5];
	ld.param.f32 	%f7, [nhs_spike_detect_param_6];
	ld.param.f32 	%f8, [nhs_spike_detect_param_7];
	ld.param.u32 	%r16, [nhs_spike_detect_param_8];
	ld.param.u64 	%rd5, [nhs_spike_detect_param_9];
	ld.param.u64 	%rd6, [nhs_spike_detect_param_10];
	ld.param.u32 	%r17, [nhs_spike_detect_param_11];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r18, %ntid.x;
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r20, %tid.x;
	mad.lo.s32 	%r1, %r19, %r18, %r20;
	setp.ge.s32 	%p1, %r1, %r13;
	shl.b32 	%r21, %r20, 2;
	mov.u32 	%r22, _ZZ16nhs_spike_detectE14s_aromatic_idx;
	add.s32 	%r2, %r22, %r21;
	mov.u32 	%r23, _ZZ16nhs_spike_detectE14s_aromatic_pos;
	mad.lo.s32 	%r3, %r20, 12, %r23;
	@%p1 bra 	$L__BB1_4;

	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.u32 	%r4, [%rd9];
	st.shared.u32 	[%r2], %r4;
	setp.gt.s32 	%p2, %r4, -1;
	setp.lt.s32 	%p3, %r4, %r14;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB1_3;
	bra.uni 	$L__BB1_2;

$L__BB1_3:
	mul.lo.s32 	%r25, %r4, 3;
	mul.wide.s32 	%rd10, %r25, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.global.nc.f32 	%f9, [%rd11];
	st.shared.f32 	[%r3], %f9;
	ld.global.nc.f32 	%f10, [%rd11+4];
	st.shared.f32 	[%r3+4], %f10;
	ld.global.nc.f32 	%f11, [%rd11+8];
	st.shared.f32 	[%r3+8], %f11;
	bra.uni 	$L__BB1_4;

$L__BB1_2:
	mov.u32 	%r24, 0;
	st.shared.u32 	[%r3], %r24;
	st.shared.u32 	[%r3+4], %r24;
	st.shared.u32 	[%r3+8], %r24;

$L__BB1_4:
	bar.sync 	0;
	@%p1 bra 	$L__BB1_15;

	ld.shared.u32 	%r5, [%r2];
	setp.lt.s32 	%p6, %r5, 0;
	setp.ge.s32 	%p7, %r5, %r14;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB1_15;

	mul.lo.s32 	%r26, %r5, 3;
	mul.wide.s32 	%rd12, %r26, 4;
	add.s64 	%rd13, %rd1, %rd12;
	cvta.to.global.u64 	%rd14, %rd3;
	add.s64 	%rd15, %rd14, %rd12;
	ld.global.nc.f32 	%f12, [%rd15];
	ld.global.nc.f32 	%f13, [%rd13];
	sub.ftz.f32 	%f14, %f13, %f12;
	ld.global.nc.f32 	%f15, [%rd15+4];
	ld.global.nc.f32 	%f16, [%rd13+4];
	sub.ftz.f32 	%f17, %f16, %f15;
	ld.global.nc.f32 	%f18, [%rd15+8];
	ld.global.nc.f32 	%f19, [%rd13+8];
	sub.ftz.f32 	%f20, %f19, %f18;
	mul.ftz.f32 	%f21, %f17, %f17;
	fma.rn.ftz.f32 	%f22, %f14, %f14, %f21;
	fma.rn.ftz.f32 	%f23, %f20, %f20, %f22;
	sqrt.approx.ftz.f32 	%f1, %f23;
	setp.le.ftz.f32 	%p9, %f1, %f7;
	@%p9 bra 	$L__BB1_15;

	ld.shared.f32 	%f2, [%r3];
	mov.u32 	%r56, 0;
	ld.shared.f32 	%f3, [%r3+4];
	ld.shared.f32 	%f4, [%r3+8];
	setp.lt.s32 	%p10, %r14, 1;
	@%p10 bra 	$L__BB1_12;

	mul.ftz.f32 	%f5, %f8, %f8;
	mov.u32 	%r53, 0;
	mov.u32 	%r56, %r53;

$L__BB1_9:
	setp.eq.s32 	%p11, %r53, %r5;
	@%p11 bra 	$L__BB1_11;

	mul.lo.s32 	%r30, %r53, 3;
	mul.wide.s32 	%rd17, %r30, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f24, [%rd18];
	sub.ftz.f32 	%f25, %f24, %f2;
	ld.global.nc.f32 	%f26, [%rd18+4];
	sub.ftz.f32 	%f27, %f26, %f3;
	ld.global.nc.f32 	%f28, [%rd18+8];
	sub.ftz.f32 	%f29, %f28, %f4;
	mul.ftz.f32 	%f30, %f27, %f27;
	fma.rn.ftz.f32 	%f31, %f25, %f25, %f30;
	fma.rn.ftz.f32 	%f32, %f29, %f29, %f31;
	setp.lt.ftz.f32 	%p12, %f32, %f5;
	selp.u32 	%r31, 1, 0, %p12;
	add.s32 	%r56, %r56, %r31;
	setp.ge.s32 	%p13, %r56, %r16;
	@%p13 bra 	$L__BB1_12;

$L__BB1_11:
	add.s32 	%r53, %r53, 1;
	setp.lt.s32 	%p14, %r53, %r14;
	@%p14 bra 	$L__BB1_9;

$L__BB1_12:
	setp.ge.s32 	%p15, %r56, %r16;
	@%p15 bra 	$L__BB1_15;

	sub.s32 	%r32, %r16, %r56;
	cvt.rn.f32.s32 	%f33, %r32;
	cvt.rn.f32.s32 	%f34, %r16;
	div.approx.ftz.f32 	%f35, %f33, %f34;
	mul.ftz.f32 	%f6, %f1, %f35;
	cvta.to.global.u64 	%rd19, %rd6;
	atom.global.add.u32 	%r12, [%rd19], 1;
	setp.ge.s32 	%p16, %r12, %r17;
	@%p16 bra 	$L__BB1_15;

	cvta.to.global.u64 	%rd20, %rd5;
	mul.wide.s32 	%rd21, %r12, 60;
	add.s64 	%rd22, %rd20, %rd21;
	shr.u32 	%r33, %r15, 24;
	st.global.u8 	[%rd22+3], %r33;
	shr.u32 	%r34, %r15, 16;
	st.global.u8 	[%rd22+2], %r34;
	shr.u32 	%r35, %r15, 8;
	st.global.u8 	[%rd22+1], %r35;
	st.global.u8 	[%rd22], %r15;
	mov.u32 	%r36, 0;
	st.global.u8 	[%rd22+7], %r36;
	st.global.u8 	[%rd22+6], %r36;
	st.global.u8 	[%rd22+5], %r36;
	st.global.u8 	[%rd22+4], %r36;
	mov.b32 	%r37, %f2;
	shr.u32 	%r38, %r37, 24;
	st.global.u8 	[%rd22+11], %r38;
	shr.u32 	%r39, %r37, 16;
	st.global.u8 	[%rd22+10], %r39;
	shr.u32 	%r40, %r37, 8;
	st.global.u8 	[%rd22+9], %r40;
	st.global.u8 	[%rd22+8], %r37;
	mov.b32 	%r41, %f3;
	shr.u32 	%r42, %r41, 24;
	st.global.u8 	[%rd22+15], %r42;
	shr.u32 	%r43, %r41, 16;
	st.global.u8 	[%rd22+14], %r43;
	shr.u32 	%r44, %r41, 8;
	st.global.u8 	[%rd22+13], %r44;
	st.global.u8 	[%rd22+12], %r41;
	mov.b32 	%r45, %f4;
	shr.u32 	%r46, %r45, 24;
	st.global.u8 	[%rd22+19], %r46;
	shr.u32 	%r47, %r45, 16;
	st.global.u8 	[%rd22+18], %r47;
	shr.u32 	%r48, %r45, 8;
	st.global.u8 	[%rd22+17], %r48;
	st.global.u8 	[%rd22+16], %r45;
	mov.b32 	%r49, %f6;
	shr.u32 	%r50, %r49, 24;
	st.global.u8 	[%rd22+23], %r50;
	shr.u32 	%r51, %r49, 16;
	st.global.u8 	[%rd22+22], %r51;
	shr.u32 	%r52, %r49, 8;
	st.global.u8 	[%rd22+21], %r52;
	st.global.u8 	[%rd22+20], %r49;
	st.global.u8 	[%rd22+27], %r36;
	st.global.u8 	[%rd22+26], %r36;
	st.global.u8 	[%rd22+25], %r36;
	st.global.u8 	[%rd22+24], %r36;
	st.global.u8 	[%rd22+31], %r36;
	st.global.u8 	[%rd22+30], %r36;
	st.global.u8 	[%rd22+29], %r36;
	st.global.u8 	[%rd22+28], %r36;
	st.global.u8 	[%rd22+35], %r36;
	st.global.u8 	[%rd22+34], %r36;
	st.global.u8 	[%rd22+33], %r36;
	st.global.u8 	[%rd22+32], %r36;
	st.global.u8 	[%rd22+39], %r36;
	st.global.u8 	[%rd22+38], %r36;
	st.global.u8 	[%rd22+37], %r36;
	st.global.u8 	[%rd22+36], %r36;
	st.global.u8 	[%rd22+43], %r36;
	st.global.u8 	[%rd22+42], %r36;
	st.global.u8 	[%rd22+41], %r36;
	st.global.u8 	[%rd22+40], %r36;
	st.global.u8 	[%rd22+47], %r36;
	st.global.u8 	[%rd22+46], %r36;
	st.global.u8 	[%rd22+45], %r36;
	st.global.u8 	[%rd22+44], %r36;
	st.global.u8 	[%rd22+51], %r36;
	st.global.u8 	[%rd22+50], %r36;
	st.global.u8 	[%rd22+49], %r36;
	st.global.u8 	[%rd22+48], %r36;
	st.global.u8 	[%rd22+55], %r36;
	st.global.u8 	[%rd22+54], %r36;
	st.global.u8 	[%rd22+53], %r36;
	st.global.u8 	[%rd22+52], %r36;
	st.global.u8 	[%rd22+59], %r36;
	st.global.u8 	[%rd22+58], %r36;
	st.global.u8 	[%rd22+57], %r36;
	st.global.u8 	[%rd22+56], %r36;

$L__BB1_15:
	ret;

}
	// .globl	nhs_spike_detect_batch
.visible .entry nhs_spike_detect_batch(
	.param .u64 nhs_spike_detect_batch_param_0,
	.param .u64 nhs_spike_detect_batch_param_1,
	.param .u64 nhs_spike_detect_batch_param_2,
	.param .u32 nhs_spike_detect_batch_param_3,
	.param .u32 nhs_spike_detect_batch_param_4,
	.param .u32 nhs_spike_detect_batch_param_5,
	.param .u32 nhs_spike_detect_batch_param_6,
	.param .f32 nhs_spike_detect_batch_param_7,
	.param .f32 nhs_spike_detect_batch_param_8,
	.param .u32 nhs_spike_detect_batch_param_9,
	.param .u64 nhs_spike_detect_batch_param_10,
	.param .u64 nhs_spike_detect_batch_param_11,
	.param .u32 nhs_spike_detect_batch_param_12
)
.maxntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<30>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<26>;


	ld.param.u64 	%rd2, [nhs_spike_detect_batch_param_0];
	ld.param.u64 	%rd3, [nhs_spike_detect_batch_param_1];
	ld.param.u64 	%rd4, [nhs_spike_detect_batch_param_2];
	ld.param.u32 	%r15, [nhs_spike_detect_batch_param_3];
	ld.param.u32 	%r10, [nhs_spike_detect_batch_param_4];
	ld.param.u32 	%r11, [nhs_spike_detect_batch_param_5];
	ld.param.u32 	%r12, [nhs_spike_detect_batch_param_6];
	ld.param.f32 	%f7, [nhs_spike_detect_batch_param_7];
	ld.param.f32 	%f8, [nhs_spike_detect_batch_param_8];
	ld.param.u32 	%r13, [nhs_spike_detect_batch_param_9];
	ld.param.u64 	%rd5, [nhs_spike_detect_batch_param_10];
	ld.param.u64 	%rd6, [nhs_spike_detect_batch_param_11];
	ld.param.u32 	%r14, [nhs_spike_detect_batch_param_12];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r1, %r17, %r16, %r18;
	setp.ge.s32 	%p1, %r1, %r15;
	@%p1 bra 	$L__BB2_11;

	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.u32 	%r2, [%rd9];
	setp.lt.s32 	%p2, %r2, 0;
	setp.ge.s32 	%p3, %r2, %r10;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB2_11;

	mov.u32 	%r19, %ctaid.y;
	mul.lo.s32 	%r20, %r19, %r10;
	mul.lo.s32 	%r21, %r20, 3;
	cvt.s64.s32 	%rd1, %r21;
	mul.lo.s32 	%r22, %r2, 3;
	cvt.s64.s32 	%rd10, %r22;
	add.s64 	%rd11, %rd10, %rd1;
	cvta.to.global.u64 	%rd12, %rd2;
	shl.b64 	%rd13, %rd11, 2;
	add.s64 	%rd14, %rd12, %rd13;
	cvta.to.global.u64 	%rd15, %rd3;
	add.s64 	%rd16, %rd15, %rd13;
	ld.global.nc.f32 	%f9, [%rd16];
	ld.global.nc.f32 	%f1, [%rd14];
	sub.ftz.f32 	%f10, %f1, %f9;
	ld.global.nc.f32 	%f11, [%rd16+4];
	ld.global.nc.f32 	%f2, [%rd14+4];
	sub.ftz.f32 	%f12, %f2, %f11;
	ld.global.nc.f32 	%f13, [%rd16+8];
	ld.global.nc.f32 	%f3, [%rd14+8];
	sub.ftz.f32 	%f14, %f3, %f13;
	mul.ftz.f32 	%f15, %f12, %f12;
	fma.rn.ftz.f32 	%f16, %f10, %f10, %f15;
	fma.rn.ftz.f32 	%f17, %f14, %f14, %f16;
	sqrt.approx.ftz.f32 	%f4, %f17;
	setp.le.ftz.f32 	%p5, %f4, %f7;
	@%p5 bra 	$L__BB2_11;

	setp.lt.s32 	%p6, %r10, 1;
	mov.u32 	%r54, 0;
	@%p6 bra 	$L__BB2_8;

	mul.ftz.f32 	%f5, %f8, %f8;
	mov.u32 	%r51, 0;
	mov.u32 	%r54, %r51;

$L__BB2_5:
	setp.eq.s32 	%p7, %r51, %r2;
	@%p7 bra 	$L__BB2_7;

	mul.lo.s32 	%r26, %r51, 3;
	cvt.s64.s32 	%rd17, %r26;
	add.s64 	%rd18, %rd17, %rd1;
	shl.b64 	%rd20, %rd18, 2;
	add.s64 	%rd21, %rd12, %rd20;
	ld.global.nc.f32 	%f18, [%rd21];
	sub.ftz.f32 	%f19, %f18, %f1;
	ld.global.nc.f32 	%f20, [%rd21+4];
	sub.ftz.f32 	%f21, %f20, %f2;
	ld.global.nc.f32 	%f22, [%rd21+8];
	sub.ftz.f32 	%f23, %f22, %f3;
	mul.ftz.f32 	%f24, %f21, %f21;
	fma.rn.ftz.f32 	%f25, %f19, %f19, %f24;
	fma.rn.ftz.f32 	%f26, %f23, %f23, %f25;
	setp.lt.ftz.f32 	%p8, %f26, %f5;
	selp.u32 	%r27, 1, 0, %p8;
	add.s32 	%r54, %r54, %r27;
	setp.ge.s32 	%p9, %r54, %r13;
	@%p9 bra 	$L__BB2_8;

$L__BB2_7:
	add.s32 	%r51, %r51, 1;
	setp.lt.s32 	%p10, %r51, %r10;
	@%p10 bra 	$L__BB2_5;

$L__BB2_8:
	setp.ge.s32 	%p11, %r54, %r13;
	@%p11 bra 	$L__BB2_11;

	sub.s32 	%r28, %r13, %r54;
	cvt.rn.f32.s32 	%f27, %r28;
	cvt.rn.f32.s32 	%f28, %r13;
	div.approx.ftz.f32 	%f29, %f27, %f28;
	mul.ftz.f32 	%f6, %f4, %f29;
	cvta.to.global.u64 	%rd22, %rd6;
	atom.global.add.u32 	%r9, [%rd22], 1;
	setp.ge.s32 	%p12, %r9, %r14;
	@%p12 bra 	$L__BB2_11;

	mad.lo.s32 	%r30, %r19, %r12, %r11;
	cvta.to.global.u64 	%rd23, %rd5;
	mul.wide.s32 	%rd24, %r9, 60;
	add.s64 	%rd25, %rd23, %rd24;
	shr.u32 	%r31, %r30, 24;
	st.global.u8 	[%rd25+3], %r31;
	shr.u32 	%r32, %r30, 16;
	st.global.u8 	[%rd25+2], %r32;
	shr.u32 	%r33, %r30, 8;
	st.global.u8 	[%rd25+1], %r33;
	st.global.u8 	[%rd25], %r30;
	mov.u32 	%r34, 0;
	st.global.u8 	[%rd25+7], %r34;
	st.global.u8 	[%rd25+6], %r34;
	st.global.u8 	[%rd25+5], %r34;
	st.global.u8 	[%rd25+4], %r34;
	mov.b32 	%r35, %f1;
	shr.u32 	%r36, %r35, 24;
	st.global.u8 	[%rd25+11], %r36;
	shr.u32 	%r37, %r35, 16;
	st.global.u8 	[%rd25+10], %r37;
	shr.u32 	%r38, %r35, 8;
	st.global.u8 	[%rd25+9], %r38;
	st.global.u8 	[%rd25+8], %r35;
	mov.b32 	%r39, %f2;
	shr.u32 	%r40, %r39, 24;
	st.global.u8 	[%rd25+15], %r40;
	shr.u32 	%r41, %r39, 16;
	st.global.u8 	[%rd25+14], %r41;
	shr.u32 	%r42, %r39, 8;
	st.global.u8 	[%rd25+13], %r42;
	st.global.u8 	[%rd25+12], %r39;
	mov.b32 	%r43, %f3;
	shr.u32 	%r44, %r43, 24;
	st.global.u8 	[%rd25+19], %r44;
	shr.u32 	%r45, %r43, 16;
	st.global.u8 	[%rd25+18], %r45;
	shr.u32 	%r46, %r43, 8;
	st.global.u8 	[%rd25+17], %r46;
	st.global.u8 	[%rd25+16], %r43;
	mov.b32 	%r47, %f6;
	shr.u32 	%r48, %r47, 24;
	st.global.u8 	[%rd25+23], %r48;
	shr.u32 	%r49, %r47, 16;
	st.global.u8 	[%rd25+22], %r49;
	shr.u32 	%r50, %r47, 8;
	st.global.u8 	[%rd25+21], %r50;
	st.global.u8 	[%rd25+20], %r47;
	st.global.u8 	[%rd25+27], %r34;
	st.global.u8 	[%rd25+26], %r34;
	st.global.u8 	[%rd25+25], %r34;
	st.global.u8 	[%rd25+24], %r34;
	st.global.u8 	[%rd25+31], %r34;
	st.global.u8 	[%rd25+30], %r34;
	st.global.u8 	[%rd25+29], %r34;
	st.global.u8 	[%rd25+28], %r34;
	st.global.u8 	[%rd25+35], %r34;
	st.global.u8 	[%rd25+34], %r34;
	st.global.u8 	[%rd25+33], %r34;
	st.global.u8 	[%rd25+32], %r34;
	st.global.u8 	[%rd25+39], %r34;
	st.global.u8 	[%rd25+38], %r34;
	st.global.u8 	[%rd25+37], %r34;
	st.global.u8 	[%rd25+36], %r34;
	st.global.u8 	[%rd25+43], %r34;
	st.global.u8 	[%rd25+42], %r34;
	st.global.u8 	[%rd25+41], %r34;
	st.global.u8 	[%rd25+40], %r34;
	st.global.u8 	[%rd25+47], %r34;
	st.global.u8 	[%rd25+46], %r34;
	st.global.u8 	[%rd25+45], %r34;
	st.global.u8 	[%rd25+44], %r34;
	st.global.u8 	[%rd25+51], %r34;
	st.global.u8 	[%rd25+50], %r34;
	st.global.u8 	[%rd25+49], %r34;
	st.global.u8 	[%rd25+48], %r34;
	st.global.u8 	[%rd25+55], %r34;
	st.global.u8 	[%rd25+54], %r34;
	st.global.u8 	[%rd25+53], %r34;
	st.global.u8 	[%rd25+52], %r34;
	st.global.u8 	[%rd25+59], %r34;
	st.global.u8 	[%rd25+58], %r34;
	st.global.u8 	[%rd25+57], %r34;
	st.global.u8 	[%rd25+56], %r34;

$L__BB2_11:
	ret;

}
	// .globl	nhs_spike_reset_counter
.visible .entry nhs_spike_reset_counter(
	.param .u64 nhs_spike_reset_counter_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [nhs_spike_reset_counter_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, 0;
	st.global.u32 	[%rd2], %r1;
	ret;

}

