sim: 128
full: n

clk: y
period: 5

in_size: 8
rand_size: 6
out_size: 4

input a0     0.02
input a1     0.04
input a2     0.03
input a3     0.10
input b0     0.45
input b1     0.22
input b2     0.36
input b3     0.51
input rand0    0.00
input rand1    0.00
input rand2    0.00
input rand3    0.00
input rand4    0.00
input rand5    0.00

gate XNOR_DELAY   0.10
gate NAND_DELAY   0.20
gate XOR_DELAY    0.50
gate AND_DELAY    0.30


