Record=TopLevelDocument|FileName=DigitalTest_Top.SchDoc
Record=SheetSymbol|SourceDocument=DigitalTest_Top.SchDoc|Designator=ADC|SchDesignator=ADC|FileName=DigitalTest_ADC.SchDoc|SymbolType=Normal|RawFileName=DigitalTest_ADC.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DigitalTest_Top.SchDoc|Designator=FPGA|SchDesignator=FPGA|FileName=DigitalTest_FPGA.SchDoc|SymbolType=Normal|RawFileName=DigitalTest_FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DigitalTest_Top.SchDoc|Designator=JTAG|SchDesignator=JTAG|FileName=DigitalTest_JTAG.SchDoc|SymbolType=Normal|RawFileName=DigitalTest_JTAG.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DigitalTest_Top.SchDoc|Designator=Memory|SchDesignator=Memory|FileName=DigitalTest_Memory.SchDoc|SymbolType=Normal|RawFileName=DigitalTest_Memory.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DigitalTest_Top.SchDoc|Designator=Power|SchDesignator=Power|FileName=DigitalTest_Power.SchDoc|SymbolType=Normal|RawFileName=DigitalTest_Power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
