<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx25821 › cx25821-core.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx25821-core.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Driver for the Conexant CX25821 PCIe bridge</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009 Conexant Systems Inc.</span>
<span class="cm"> *  Authors  &lt;shu.lin@conexant.com&gt;, &lt;hiep.huynh@conexant.com&gt;</span>
<span class="cm"> *  Based on Steven Toth &lt;stoth@linuxtv.org&gt; cx23885 driver</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &quot;cx25821.h&quot;</span>
<span class="cp">#include &quot;cx25821-sram.h&quot;</span>
<span class="cp">#include &quot;cx25821-video.h&quot;</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Driver for Athena cards&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Shu Lin - Hiep Huynh&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">debug</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="s">&quot;enable debug messages&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">card</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{[</span><span class="mi">0</span> <span class="p">...</span> <span class="p">(</span><span class="n">CX25821_MAXBOARDS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)]</span> <span class="o">=</span> <span class="n">UNSET</span> <span class="p">};</span>
<span class="n">module_param_array</span><span class="p">(</span><span class="n">card</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">card</span><span class="p">,</span> <span class="s">&quot;card type&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cx25821_devcount</span><span class="p">;</span>

<span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">cx25821_devlist_mutex</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_devlist_mutex</span><span class="p">);</span>
<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">cx25821_devlist</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_devlist</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">sram_channel</span> <span class="n">cx25821_sram_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">SRAM_CH00</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH00</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID A&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_A_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_A_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_A_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_A_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA1_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA1_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA1_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA1_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_A_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_A_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_A_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_A_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_A_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_A_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_A_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_A_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH01</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH01</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_B_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_B_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_B_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_B_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA2_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA2_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA2_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA2_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_B_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_B_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_B_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_B_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_B_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_B_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_B_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_B_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH02</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH02</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_C_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_C_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_C_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_C_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA3_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA3_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA3_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA3_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_C_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_C_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_C_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_C_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_C_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_C_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_C_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_C_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH03</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH03</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID D&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_D_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_D_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_D_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_D_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA4_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA4_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA4_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA4_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_D_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_D_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_D_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_D_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_D_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_D_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_D_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_D_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH04</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH04</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID E&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_E_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_E_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_E_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_E_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA5_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA5_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA5_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA5_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_E_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_E_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_E_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_E_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_E_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_E_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_E_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_E_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH05</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH05</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID F&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_F_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_F_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_F_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_F_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA6_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA6_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA6_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA6_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_F_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_F_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_F_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_F_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_F_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_F_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_F_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_F_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH06</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH06</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID G&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_G_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_G_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_G_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_G_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA7_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA7_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA7_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA7_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_G_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_G_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_G_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_G_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_G_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_G_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_G_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_G_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH07</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH07</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID H&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_H_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_H_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_H_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_H_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA8_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA8_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA8_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA8_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_H_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_H_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_H_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_DST_H_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_DST_H_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_DST_H_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vip_ctl</span> <span class="o">=</span> <span class="n">VID_DST_H_VIP_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pix_frmt</span> <span class="o">=</span> <span class="n">VID_DST_H_PIX_FRMT</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH08</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;audio from&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">AUD_A_DOWN_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">AUD_A_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">AUD_A_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">AUD_A_DOWN_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="n">AUDIO_CLUSTER_SIZE</span> <span class="o">*</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA17_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA17_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA17_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA17_CNT2</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH09</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH09</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID Upstream I&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_I_UP_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_I_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_I_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_I_UP_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA15_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA15_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA15_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA15_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_I_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_I_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_I_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_SRC_I_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_SRC_I_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_SRC_I_GPCNT</span><span class="p">,</span>

		<span class="p">.</span><span class="n">vid_fmt_ctl</span> <span class="o">=</span> <span class="n">VID_SRC_I_FMT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vid_active_ctl1</span> <span class="o">=</span> <span class="n">VID_SRC_I_ACTIVE_CTL1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vid_active_ctl2</span> <span class="o">=</span> <span class="n">VID_SRC_I_ACTIVE_CTL2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vid_cdt_size</span> <span class="o">=</span> <span class="n">VID_SRC_I_CDT_SZ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH10</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VID Upstream J&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">VID_J_UP_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">VID_J_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">VID_J_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">VID_J_UP_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">VID_CLUSTER_SIZE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA16_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA16_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA16_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA16_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">VID_J_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">VID_J_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">VID_J_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">VID_SRC_J_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">VID_SRC_J_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">VID_SRC_J_GPCNT</span><span class="p">,</span>

		<span class="p">.</span><span class="n">vid_fmt_ctl</span> <span class="o">=</span> <span class="n">VID_SRC_J_FMT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vid_active_ctl1</span> <span class="o">=</span> <span class="n">VID_SRC_J_ACTIVE_CTL1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vid_active_ctl2</span> <span class="o">=</span> <span class="n">VID_SRC_J_ACTIVE_CTL2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vid_cdt_size</span> <span class="o">=</span> <span class="n">VID_SRC_J_CDT_SZ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq_bit</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">[</span><span class="n">SRAM_CH11</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">i</span> <span class="o">=</span> <span class="n">SRAM_CH11</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Audio Upstream Channel B&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cmds_start</span> <span class="o">=</span> <span class="n">AUD_B_UP_CMDS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrl_start</span> <span class="o">=</span> <span class="n">AUD_B_IQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cdt</span> <span class="o">=</span> <span class="n">AUD_B_CDT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_start</span> <span class="o">=</span> <span class="n">AUD_B_UP_CLUSTER_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fifo_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">AUDIO_CLUSTER_SIZE</span> <span class="o">*</span> <span class="mi">3</span><span class="p">),</span>
		<span class="p">.</span><span class="n">ptr1_reg</span> <span class="o">=</span> <span class="n">DMA22_PTR1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ptr2_reg</span> <span class="o">=</span> <span class="n">DMA22_PTR2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt1_reg</span> <span class="o">=</span> <span class="n">DMA22_CNT1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cnt2_reg</span> <span class="o">=</span> <span class="n">DMA22_CNT2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_msk</span> <span class="o">=</span> <span class="n">AUD_B_INT_MSK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_stat</span> <span class="o">=</span> <span class="n">AUD_B_INT_STAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">int_mstat</span> <span class="o">=</span> <span class="n">AUD_B_INT_MSTAT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_ctl</span> <span class="o">=</span> <span class="n">AUD_INT_DMA_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt_ctl</span> <span class="o">=</span> <span class="n">AUD_B_GPCNT_CTL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gpcnt</span> <span class="o">=</span> <span class="n">AUD_B_GPCNT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">aud_length</span> <span class="o">=</span> <span class="n">AUD_B_LNGTH</span><span class="p">,</span>
		<span class="p">.</span><span class="n">aud_cfg</span> <span class="o">=</span> <span class="n">AUD_B_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fld_aud_fifo_en</span> <span class="o">=</span> <span class="n">FLD_AUD_SRC_B_FIFO_EN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fld_aud_risc_en</span> <span class="o">=</span> <span class="n">FLD_AUD_SRC_B_RISC_EN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq_bit</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_sram_channels</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH00</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH01</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH02</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel3</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH03</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel4</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH04</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel5</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH05</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel6</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH06</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel7</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH07</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel9</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH09</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel10</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH10</span><span class="p">];</span>
<span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">channel11</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">SRAM_CH11</span><span class="p">];</span>

<span class="k">struct</span> <span class="n">cx25821_dmaqueue</span> <span class="n">mpegq</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx25821_risc_decode</span><span class="p">(</span><span class="n">u32</span> <span class="n">risc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">instr</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">RISC_SYNC</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;sync&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITE</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;write&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITEC</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;writec&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_READ</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;read&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_READC</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;readc&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_JUMP</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;jump&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_SKIP</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;skip&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITERM</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;writerm&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITECM</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;writecm&quot;</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITECR</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;writecr&quot;</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">incr</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">RISC_WRITE</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_JUMP</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_SKIP</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_SYNC</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITERM</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITECM</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">[</span><span class="n">RISC_WRITECR</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">bits</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="s">&quot;12&quot;</span><span class="p">,</span> <span class="s">&quot;13&quot;</span><span class="p">,</span> <span class="s">&quot;14&quot;</span><span class="p">,</span> <span class="s">&quot;resync&quot;</span><span class="p">,</span>
		<span class="s">&quot;cnt0&quot;</span><span class="p">,</span> <span class="s">&quot;cnt1&quot;</span><span class="p">,</span> <span class="s">&quot;18&quot;</span><span class="p">,</span> <span class="s">&quot;19&quot;</span><span class="p">,</span>
		<span class="s">&quot;20&quot;</span><span class="p">,</span> <span class="s">&quot;21&quot;</span><span class="p">,</span> <span class="s">&quot;22&quot;</span><span class="p">,</span> <span class="s">&quot;23&quot;</span><span class="p">,</span>
		<span class="s">&quot;irq1&quot;</span><span class="p">,</span> <span class="s">&quot;irq2&quot;</span><span class="p">,</span> <span class="s">&quot;eol&quot;</span><span class="p">,</span> <span class="s">&quot;sol&quot;</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;0x%08x [ %s&quot;</span><span class="p">,</span>
		<span class="n">risc</span><span class="p">,</span> <span class="n">instr</span><span class="p">[</span><span class="n">risc</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">?</span> <span class="n">instr</span><span class="p">[</span><span class="n">risc</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">:</span> <span class="s">&quot;INVALID&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">risc</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">12</span><span class="p">)))</span>
			<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; %s&quot;</span><span class="p">,</span> <span class="n">bits</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; count=%d ]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">risc</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">incr</span><span class="p">[</span><span class="n">risc</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">?</span> <span class="n">incr</span><span class="p">[</span><span class="n">risc</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">]</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">i2c_slave_did_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c_adap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx25821_i2c</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">i2c_adap</span><span class="o">-&gt;</span><span class="n">algo_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">reg_stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cx25821_registers_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* enable RUN_RISC in Pecos */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">DEV_CNTRL2</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>

	<span class="cm">/* Set the master PCI interrupt masks to enable video, audio, MBIF,</span>
<span class="cm">	 * and GPIO interrupts</span>
<span class="cm">	 * I2C interrupt masking is handled by the I2C objects themselves. */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PCI_INT_MSK</span><span class="p">,</span> <span class="mh">0x2001FFFF</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">RDR_TLCTL0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FLD_CFG_RCB_CK_EN</span><span class="p">;</span>	<span class="cm">/* Clear the RCB_CK_EN bit */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">RDR_TLCTL0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* PLL-A setting for the Audio Master Clock */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_A_INT_FRAC</span><span class="p">,</span> <span class="mh">0x9807A58B</span><span class="p">);</span>

	<span class="cm">/* PLL_A_POST = 0x1C, PLL_A_OUT_TO_PIN = 0x1 */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_A_POST_STAT_BIST</span><span class="p">,</span> <span class="mh">0x8000019C</span><span class="p">);</span>

	<span class="cm">/* clear reset bit [31] */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_A_INT_FRAC</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_A_INT_FRAC</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x7FFFFFFF</span><span class="p">);</span>

	<span class="cm">/* PLL-B setting for Mobilygen Host Bus Interface */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_B_INT_FRAC</span><span class="p">,</span> <span class="mh">0x9883A86F</span><span class="p">);</span>

	<span class="cm">/* PLL_B_POST = 0xD, PLL_B_OUT_TO_PIN = 0x0 */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_B_POST_STAT_BIST</span><span class="p">,</span> <span class="mh">0x8000018D</span><span class="p">);</span>

	<span class="cm">/* clear reset bit [31] */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_B_INT_FRAC</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_B_INT_FRAC</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x7FFFFFFF</span><span class="p">);</span>

	<span class="cm">/* PLL-C setting for video upstream channel */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_C_INT_FRAC</span><span class="p">,</span> <span class="mh">0x96A0EA3F</span><span class="p">);</span>

	<span class="cm">/* PLL_C_POST = 0x3, PLL_C_OUT_TO_PIN = 0x0 */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_C_POST_STAT_BIST</span><span class="p">,</span> <span class="mh">0x80000103</span><span class="p">);</span>

	<span class="cm">/* clear reset bit [31] */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_C_INT_FRAC</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_C_INT_FRAC</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x7FFFFFFF</span><span class="p">);</span>

	<span class="cm">/* PLL-D setting for audio upstream channel */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_D_INT_FRAC</span><span class="p">,</span> <span class="mh">0x98757F5B</span><span class="p">);</span>

	<span class="cm">/* PLL_D_POST = 0x13, PLL_D_OUT_TO_PIN = 0x0 */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_D_POST_STAT_BIST</span><span class="p">,</span> <span class="mh">0x80000113</span><span class="p">);</span>

	<span class="cm">/* clear reset bit [31] */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_D_INT_FRAC</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PLL_D_INT_FRAC</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x7FFFFFFF</span><span class="p">);</span>

	<span class="cm">/* This selects the PLL C clock source for the video upstream channel</span>
<span class="cm">	 * I and J */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">VID_CH_CLK_SEL</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">VID_CH_CLK_SEL</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x00FFFFFF</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x24000000</span><span class="p">);</span>

	<span class="cm">/* 656/VIP SRC Upstream Channel I &amp; J and 7 - Host Bus Interface for</span>
<span class="cm">	 * channel A-C</span>
<span class="cm">	 * select 656/VIP DST for downstream Channel A - C */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">VID_CH_MODE_SEL</span><span class="p">);</span>
	<span class="cm">/* cx_write( VID_CH_MODE_SEL, tmp | 0x1B0001FF); */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">VID_CH_MODE_SEL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFE00</span><span class="p">);</span>

	<span class="cm">/* enables 656 port I and J as output */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">CLK_RST</span><span class="p">);</span>
	<span class="cm">/* use external ALT_PLL_REF pin as its reference clock instead */</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">FLD_USE_ALT_PLL_REF</span><span class="p">;</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">CLK_RST</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">FLD_VID_I_CLK_NOE</span> <span class="o">|</span> <span class="n">FLD_VID_J_CLK_NOE</span><span class="p">));</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cx25821_sram_channel_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bpl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">risc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">lines</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cdt</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr1_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr2_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt2_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt1_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">bpl</span> <span class="o">=</span> <span class="p">(</span><span class="n">bpl</span> <span class="o">+</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">7</span><span class="p">;</span>	<span class="cm">/* alignment */</span>
	<span class="n">cdt</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">cdt</span><span class="p">;</span>
	<span class="n">lines</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_size</span> <span class="o">/</span> <span class="n">bpl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lines</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">lines</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">lines</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">cx_write</span><span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RISC_JUMP</span> <span class="o">|</span> <span class="n">RISC_IRQ1</span> <span class="o">|</span> <span class="n">RISC_CNT_INC</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* write CDT */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">lines</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span> <span class="o">+</span> <span class="n">bpl</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* init the first cdt buffer */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">128</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="cm">/* write CMDS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">jumponly</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">risc</span><span class="p">);</span>

	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* 64 bits 63-32 */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="n">cdt</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">12</span><span class="p">,</span> <span class="p">(</span><span class="n">lines</span> <span class="o">*</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">16</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">jumponly</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="mi">64</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">64</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">80</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* fill registers */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr1_reg</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr2_reg</span><span class="p">,</span> <span class="n">cdt</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt2_reg</span><span class="p">,</span> <span class="p">(</span><span class="n">lines</span> <span class="o">*</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt1_reg</span><span class="p">,</span> <span class="p">(</span><span class="n">bpl</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_sram_channel_setup</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">cx25821_sram_channel_setup_audio</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bpl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">risc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">lines</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cdt</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr1_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr2_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt2_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt1_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">bpl</span> <span class="o">=</span> <span class="p">(</span><span class="n">bpl</span> <span class="o">+</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">7</span><span class="p">;</span>	<span class="cm">/* alignment */</span>
	<span class="n">cdt</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">cdt</span><span class="p">;</span>
	<span class="n">lines</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_size</span> <span class="o">/</span> <span class="n">bpl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lines</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">lines</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>	<span class="cm">/* for AUDIO */</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">lines</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">cx_write</span><span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RISC_JUMP</span> <span class="o">|</span> <span class="n">RISC_IRQ1</span> <span class="o">|</span> <span class="n">RISC_CNT_INC</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="mi">8</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* write CDT */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">lines</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span> <span class="o">+</span> <span class="n">bpl</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">cdt</span> <span class="o">+</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* write CMDS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">jumponly</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">risc</span><span class="p">);</span>

	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>	<span class="cm">/* 64 bits 63-32 */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="n">cdt</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">12</span><span class="p">,</span> <span class="p">(</span><span class="n">lines</span> <span class="o">*</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">16</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span><span class="p">);</span>

	<span class="cm">/* IQ size */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">jumponly</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="p">(</span><span class="mi">64</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">64</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* zero out */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">80</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* fill registers */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr1_reg</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr2_reg</span><span class="p">,</span> <span class="n">cdt</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt2_reg</span><span class="p">,</span> <span class="p">(</span><span class="n">lines</span> <span class="o">*</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt1_reg</span><span class="p">,</span> <span class="p">(</span><span class="n">bpl</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_sram_channel_setup_audio</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">cx25821_sram_channel_dump</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="s">&quot;init risc lo&quot;</span><span class="p">,</span>
		<span class="s">&quot;init risc hi&quot;</span><span class="p">,</span>
		<span class="s">&quot;cdt base&quot;</span><span class="p">,</span>
		<span class="s">&quot;cdt size&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq base&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq size&quot;</span><span class="p">,</span>
		<span class="s">&quot;risc pc lo&quot;</span><span class="p">,</span>
		<span class="s">&quot;risc pc hi&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq wr ptr&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq rd ptr&quot;</span><span class="p">,</span>
		<span class="s">&quot;cdt current&quot;</span><span class="p">,</span>
		<span class="s">&quot;pci target lo&quot;</span><span class="p">,</span>
		<span class="s">&quot;pci target hi&quot;</span><span class="p">,</span>
		<span class="s">&quot;line / byte&quot;</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">risc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>

	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;%s: %s - dma channel status dump</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">name</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;cmds + 0x%2x:   %-15s: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">name</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">));</span>

	<span class="n">j</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;)</span> <span class="p">{</span>
		<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">14</span><span class="p">));</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;cmds + 0x%2x:   risc%d: &quot;</span><span class="p">,</span> <span class="n">j</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="n">cx25821_risc_decode</span><span class="p">(</span><span class="n">risc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="mi">64</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">n</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
		<span class="cm">/* No consideration for bits 63-32 */</span>

		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;ctrl + 0x%2x (0x%08x): iq %x: &quot;</span><span class="p">,</span>
			<span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">cx25821_risc_decode</span><span class="p">(</span><span class="n">risc</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">n</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">));</span>
			<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;ctrl + 0x%2x :   iq %x: 0x%08x [ arg #%d ]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">,</span> <span class="n">risc</span><span class="p">,</span> <span class="n">j</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   fifo: 0x%08x -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span> <span class="o">+</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_size</span><span class="p">);</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   ctrl: 0x%08x -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">6</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   ptr1_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr1_reg</span><span class="p">));</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   ptr2_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr2_reg</span><span class="p">));</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   cnt1_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt1_reg</span><span class="p">));</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   cnt2_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt2_reg</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_sram_channel_dump</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">cx25821_sram_channel_dump_audio</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">name</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="s">&quot;init risc lo&quot;</span><span class="p">,</span>
		<span class="s">&quot;init risc hi&quot;</span><span class="p">,</span>
		<span class="s">&quot;cdt base&quot;</span><span class="p">,</span>
		<span class="s">&quot;cdt size&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq base&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq size&quot;</span><span class="p">,</span>
		<span class="s">&quot;risc pc lo&quot;</span><span class="p">,</span>
		<span class="s">&quot;risc pc hi&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq wr ptr&quot;</span><span class="p">,</span>
		<span class="s">&quot;iq rd ptr&quot;</span><span class="p">,</span>
		<span class="s">&quot;cdt current&quot;</span><span class="p">,</span>
		<span class="s">&quot;pci target lo&quot;</span><span class="p">,</span>
		<span class="s">&quot;pci target hi&quot;</span><span class="p">,</span>
		<span class="s">&quot;line / byte&quot;</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="n">u32</span> <span class="n">risc</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">%s: %s - dma Audio channel status dump</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">name</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: cmds + 0x%2x:   %-15s: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">name</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
			<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">));</span>

	<span class="n">j</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;)</span> <span class="p">{</span>
		<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">14</span><span class="p">));</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;cmds + 0x%2x:   risc%d: &quot;</span><span class="p">,</span> <span class="n">j</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="n">cx25821_risc_decode</span><span class="p">(</span><span class="n">risc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="mi">64</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">n</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>
		<span class="cm">/* No consideration for bits 63-32 */</span>

		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;ctrl + 0x%2x (0x%08x): iq %x: &quot;</span><span class="p">,</span>
			<span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">i</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">cx25821_risc_decode</span><span class="p">(</span><span class="n">risc</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">n</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">));</span>
			<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;ctrl + 0x%2x :   iq %x: 0x%08x [ arg #%d ]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="mi">4</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">,</span> <span class="n">risc</span><span class="p">,</span> <span class="n">j</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   fifo: 0x%08x -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_start</span> <span class="o">+</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">fifo_size</span><span class="p">);</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   ctrl: 0x%08x -&gt; 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">ctrl_start</span> <span class="o">+</span> <span class="mi">6</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   ptr1_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr1_reg</span><span class="p">));</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   ptr2_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">ptr2_reg</span><span class="p">));</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   cnt1_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt1_reg</span><span class="p">));</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;        :   cnt2_reg: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cnt2_reg</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">cmds_start</span> <span class="o">+</span> <span class="mi">56</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;instruction %d = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">risc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* read data from the first cdt buffer */</span>
	<span class="n">risc</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">AUD_A_CDT</span><span class="p">);</span>
	<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">read cdt loc=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">risc</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">risc</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;0x%x &quot;</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">CLK_RST</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; CLK_RST = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_A_POST_STAT_BIST</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_A_POST_STAT_BIST = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_A_INT_FRAC</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_A_INT_FRAC = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_B_POST_STAT_BIST</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_B_POST_STAT_BIST = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_B_INT_FRAC</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_B_INT_FRAC = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_C_POST_STAT_BIST</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_C_POST_STAT_BIST = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_C_INT_FRAC</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_C_INT_FRAC = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_D_POST_STAT_BIST</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_D_POST_STAT_BIST = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PLL_D_INT_FRAC</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; PLL_D_INT_FRAC = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">cx25821_i2c_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">AFE_AB_DIAG_CTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot; AFE_AB_DIAG_CTRL (0x10900090) = 0x%x</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_sram_channel_dump_audio</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cx25821_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* disable RISC controller */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">DEV_CNTRL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable Video A/B activity */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">VID_CHANNEL_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="o">-&gt;</span><span class="n">dma_ctl</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="o">-&gt;</span><span class="n">int_msk</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">VID_UPSTREAM_SRAM_CHANNEL_I</span><span class="p">;</span>
		<span class="n">i</span> <span class="o">&lt;=</span> <span class="n">VID_UPSTREAM_SRAM_CHANNEL_J</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="o">-&gt;</span><span class="n">dma_ctl</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="o">-&gt;</span><span class="n">int_msk</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Disable Audio activity */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_INT_DMA_CTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable Serial port */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">UART_CTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable Interrupts */</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PCI_INT_MSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_A_INT_MSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx25821_set_pixel_format</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel_select</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">format</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">channel_select</span> <span class="o">&lt;=</span> <span class="mi">7</span> <span class="o">&amp;&amp;</span> <span class="n">channel_select</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">channel_select</span><span class="p">].</span><span class="n">sram_channels</span><span class="o">-&gt;</span><span class="n">pix_frmt</span><span class="p">,</span>
				<span class="n">format</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">channel_select</span><span class="p">].</span><span class="n">pixel_formats</span> <span class="o">=</span> <span class="n">format</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cx25821_set_vip_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">sram_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">pix_frmt</span><span class="p">,</span> <span class="n">PIXEL_FRMT_422</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">vip_ctl</span><span class="p">,</span> <span class="n">PIXEL_ENGINE_VIP1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cx25821_initialize</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">cx25821_shutdown</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PCI_INT_STAT</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">VID_CHANNEL_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cx_write</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="o">-&gt;</span><span class="n">int_stat</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_A_INT_STAT</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_B_INT_STAT</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_C_INT_STAT</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_D_INT_STAT</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">AUD_E_INT_STAT</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">cx_write</span><span class="p">(</span><span class="n">CLK_DELAY</span><span class="p">,</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">CLK_DELAY</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">PAD_CTRL</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">);</span>	<span class="cm">/* for I2C */</span>
	<span class="n">cx25821_registers_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>	<span class="cm">/* init Pecos registers */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">VID_CHANNEL_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx25821_set_vip_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="p">);</span>
		<span class="n">cx25821_sram_channel_setup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="p">,</span>
						<span class="mi">1440</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pixel_formats</span> <span class="o">=</span> <span class="n">PIXEL_FRMT_422</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">use_cif_resolution</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Probably only affect Downstream */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">VID_UPSTREAM_SRAM_CHANNEL_I</span><span class="p">;</span>
		<span class="n">i</span> <span class="o">&lt;=</span> <span class="n">VID_UPSTREAM_SRAM_CHANNEL_J</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx25821_set_vip_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cx25821_sram_channel_setup_audio</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">SRAM_CH08</span><span class="p">].</span><span class="n">sram_channels</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cx25821_gpio_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx25821_get_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
				<span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: can&#39;t get MMIO memory @ 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cx25821_dev_checkrevision</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">hwrevision</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">RDR_CFG2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s(): Hardware revision = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">hwrevision</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cx25821_iounmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Releasing IO memory */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lmmio</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot;Releasing lmmio.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lmmio</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">lmmio</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx25821_dev_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">***********************************</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;cx25821 set up</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;***********************************</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">refcount</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">=</span> <span class="o">++</span><span class="n">cx25821_devcount</span><span class="p">;</span>
	<span class="n">sprintf</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;cx25821[%d]&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cx25821_devlist_mutex</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devlist</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cx25821_devlist</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cx25821_devlist_mutex</span><span class="p">);</span>

	<span class="n">strcpy</span><span class="p">(</span><span class="n">cx25821_boards</span><span class="p">[</span><span class="n">UNKNOWN_BOARD</span><span class="p">].</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;unknown&quot;</span><span class="p">);</span>
	<span class="n">strcpy</span><span class="p">(</span><span class="n">cx25821_boards</span><span class="p">[</span><span class="n">CX25821_BOARD</span><span class="p">].</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;cx25821&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">!=</span> <span class="mh">0x8210</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s(): Exiting. Incorrect Hardware device = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">__func__</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Athena Hardware device = 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Apply a sensible clock frequency for the PCIe bridge */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">clk_freq</span> <span class="o">=</span> <span class="mi">28000000</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_VID_CHANNEL_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sram_channels</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx25821_sram_channels</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot;dev-&gt;nr &gt; 1!&quot;</span><span class="p">);</span>

	<span class="cm">/* board config */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">board</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* card[dev-&gt;nr]; */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">_max_num_decoders</span> <span class="o">=</span> <span class="n">MAX_DECODERS</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_bus</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_slot</span> <span class="o">=</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">);</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_irqmask</span> <span class="o">=</span> <span class="mh">0x001f00</span><span class="p">;</span>

	<span class="cm">/* External Master 1 Bus */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">nr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">reg_stat</span> <span class="o">=</span> <span class="n">I2C1_STAT</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">reg_ctrl</span> <span class="o">=</span> <span class="n">I2C1_CTRL</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">reg_addr</span> <span class="o">=</span> <span class="n">I2C1_ADDR</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">reg_rdata</span> <span class="o">=</span> <span class="n">I2C1_RDATA</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">reg_wdata</span> <span class="o">=</span> <span class="n">I2C1_WDATA</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">i2c_period</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x07</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>	<span class="cm">/* 1.95MHz */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cx25821_get_resources</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: No more PCIe resources for subsystem: %04x:%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span><span class="p">,</span>
		       <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">subsystem_device</span><span class="p">);</span>

		<span class="n">cx25821_devcount</span><span class="o">--</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* PCIe stuff */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_io_addr</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_io_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CX25821_ERR</span><span class="p">(</span><span class="s">&quot;No PCI Memory resources, exiting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">lmmio</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_io_addr</span><span class="p">,</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">lmmio</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">CX25821_ERR</span><span class="p">(</span><span class="s">&quot;ioremap failed, maybe increasing __VMALLOC_RESERVE in page.h</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cx25821_iounmap</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">bmmio</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">lmmio</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: subsystem: %04x:%04x, board: %s [card=%d,%s]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span><span class="p">,</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">subsystem_device</span><span class="p">,</span> <span class="n">cx25821_boards</span><span class="p">[</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">board</span><span class="p">].</span><span class="n">name</span><span class="p">,</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">board</span><span class="p">,</span> <span class="n">card</span><span class="p">[</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">]</span> <span class="o">==</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">board</span> <span class="o">?</span>
		<span class="s">&quot;insmod option&quot;</span> <span class="o">:</span> <span class="s">&quot;autodetected&quot;</span><span class="p">);</span>

	<span class="cm">/* init hardware */</span>
	<span class="n">cx25821_initialize</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">cx25821_i2c_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<span class="cm">/*  cx25821_i2c_register(&amp;dev-&gt;i2c_bus[1]);</span>
<span class="cm"> *  cx25821_i2c_register(&amp;dev-&gt;i2c_bus[2]); */</span>

	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot;i2c register! bus-&gt;i2c_rc = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">i2c_rc</span><span class="p">);</span>

	<span class="n">cx25821_card_setup</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">medusa_video_init</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">CX25821_ERR</span><span class="p">(</span><span class="s">&quot;%s(): Failed to initialize medusa!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">cx25821_video_register</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* register IOCTL device */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">ioctl_dev</span> <span class="o">=</span> <span class="n">cx25821_vdev_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">cx25821_videoioctl_template</span><span class="p">,</span> <span class="s">&quot;video&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">video_register_device</span>
	    <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">ioctl_dev</span><span class="p">,</span> <span class="n">VFL_TYPE_GRABBER</span><span class="p">,</span> <span class="n">VIDEO_IOCTL_CH</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx25821_videoioctl_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s(): Failed to register video adapter for IOCTL, so unregistering videoioctl device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cx25821_dev_checkrevision</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">CX25821_INFO</span><span class="p">(</span><span class="s">&quot;setup done!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx25821_start_upstream_video_ch1</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">upstream_user_struct</span> <span class="o">*</span><span class="n">up_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">_isNTSC</span> <span class="o">=</span> <span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vid_stdname</span><span class="p">,</span> <span class="s">&quot;NTSC&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">tvnorm</span> <span class="o">=</span> <span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">_isNTSC</span> <span class="o">?</span> <span class="n">V4L2_STD_PAL_BG</span> <span class="o">:</span> <span class="n">V4L2_STD_NTSC_M</span><span class="p">;</span>
	<span class="n">medusa_set_videostandard</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">cx25821_vidupstream_init_ch1</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">channel_select</span><span class="p">,</span>
				     <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pixel_format</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx25821_start_upstream_video_ch2</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">upstream_user_struct</span> <span class="o">*</span><span class="n">up_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">_isNTSC_ch2</span> <span class="o">=</span> <span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vid_stdname_ch2</span><span class="p">,</span> <span class="s">&quot;NTSC&quot;</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">tvnorm</span> <span class="o">=</span> <span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">_isNTSC_ch2</span> <span class="o">?</span> <span class="n">V4L2_STD_PAL_BG</span> <span class="o">:</span> <span class="n">V4L2_STD_NTSC_M</span><span class="p">;</span>
	<span class="n">medusa_set_videostandard</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">cx25821_vidupstream_init_ch2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">channel_select_ch2</span><span class="p">,</span>
				     <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pixel_format_ch2</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx25821_start_upstream_audio</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">upstream_user_struct</span> <span class="o">*</span><span class="n">up_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx25821_audio_upstream_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AUDIO_UPSTREAM_SRAM_CHANNEL_B</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx25821_dev_unregister</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_io_addr</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cx25821_free_mem_upstream_ch1</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">cx25821_free_mem_upstream_ch2</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">cx25821_free_mem_upstream_audio</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_io_addr</span><span class="p">,</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic_dec_and_test</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">refcount</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">VID_CHANNEL_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cx25821_video_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">VID_UPSTREAM_SRAM_CHANNEL_I</span><span class="p">;</span>
	     <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">AUDIO_UPSTREAM_SRAM_CHANNEL_B</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cx25821_video_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cx25821_videoioctl_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">cx25821_i2c_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">i2c_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">cx25821_iounmap</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_dev_unregister</span><span class="p">);</span>

<span class="k">static</span> <span class="n">__le32</span> <span class="o">*</span><span class="nf">cx25821_risc_field</span><span class="p">(</span><span class="n">__le32</span> <span class="o">*</span> <span class="n">rp</span><span class="p">,</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sglist</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sync_line</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bpl</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">padding</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lines</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">todo</span><span class="p">;</span>

	<span class="cm">/* sync instruction */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sync_line</span> <span class="o">!=</span> <span class="n">NO_SYNC_LINE</span><span class="p">)</span>
		<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_RESYNC</span> <span class="o">|</span> <span class="n">sync_line</span><span class="p">);</span>

	<span class="cm">/* scan lines */</span>
	<span class="n">sg</span> <span class="o">=</span> <span class="n">sglist</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">line</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">line</span> <span class="o">&lt;</span> <span class="n">lines</span><span class="p">;</span> <span class="n">line</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&amp;&amp;</span> <span class="n">offset</span> <span class="o">&gt;=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">offset</span> <span class="o">-=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
			<span class="n">sg</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bpl</span> <span class="o">&lt;=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">-</span> <span class="n">offset</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* fits into current chunk */</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span> <span class="n">RISC_SOL</span> <span class="o">|</span> <span class="n">RISC_EOL</span> <span class="o">|</span>
					<span class="n">bpl</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
			<span class="n">offset</span> <span class="o">+=</span> <span class="n">bpl</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* scanline needs to be split */</span>
			<span class="n">todo</span> <span class="o">=</span> <span class="n">bpl</span><span class="p">;</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span> <span class="n">RISC_SOL</span> <span class="o">|</span>
					<span class="p">(</span><span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">-</span> <span class="n">offset</span><span class="p">));</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
			<span class="n">todo</span> <span class="o">-=</span> <span class="p">(</span><span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">-</span> <span class="n">offset</span><span class="p">);</span>
			<span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">sg</span><span class="o">++</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">todo</span> <span class="o">&gt;</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">))</span> <span class="p">{</span>
				<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span>
						<span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
				<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
				<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
				<span class="n">todo</span> <span class="o">-=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
				<span class="n">sg</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span> <span class="n">RISC_EOL</span> <span class="o">|</span> <span class="n">todo</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
			<span class="n">offset</span> <span class="o">+=</span> <span class="n">todo</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">offset</span> <span class="o">+=</span> <span class="n">padding</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rp</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cx25821_risc_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">,</span> <span class="k">struct</span> <span class="n">btcx_riscmem</span> <span class="o">*</span><span class="n">risc</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sglist</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">top_offset</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bottom_offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bpl</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">padding</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lines</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">instructions</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fields</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">rp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">fields</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">!=</span> <span class="n">top_offset</span><span class="p">)</span>
		<span class="n">fields</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">!=</span> <span class="n">bottom_offset</span><span class="p">)</span>
		<span class="n">fields</span><span class="o">++</span><span class="p">;</span>

	<span class="cm">/* estimate risc mem: worst case is one write per page border +</span>
<span class="cm">	   one write per scan line + syncs + jump (all 2 dwords).  Padding</span>
<span class="cm">	   can cause next bpl to start close to a page border.  First DMA</span>
<span class="cm">	   region may be smaller than PAGE_SIZE */</span>
	<span class="cm">/* write and jump need and extra dword */</span>
	<span class="n">instructions</span> <span class="o">=</span> <span class="n">fields</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="p">((</span><span class="n">bpl</span> <span class="o">+</span> <span class="n">padding</span><span class="p">)</span> <span class="o">*</span> <span class="n">lines</span><span class="p">)</span> <span class="o">/</span> <span class="n">PAGE_SIZE</span> <span class="o">+</span>
			<span class="n">lines</span><span class="p">);</span>
	<span class="n">instructions</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">btcx_riscmem_alloc</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">risc</span><span class="p">,</span> <span class="n">instructions</span> <span class="o">*</span> <span class="mi">12</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* write risc instructions */</span>
	<span class="n">rp</span> <span class="o">=</span> <span class="n">risc</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">!=</span> <span class="n">top_offset</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rp</span> <span class="o">=</span> <span class="n">cx25821_risc_field</span><span class="p">(</span><span class="n">rp</span><span class="p">,</span> <span class="n">sglist</span><span class="p">,</span> <span class="n">top_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bpl</span><span class="p">,</span> <span class="n">padding</span><span class="p">,</span>
					<span class="n">lines</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">UNSET</span> <span class="o">!=</span> <span class="n">bottom_offset</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rp</span> <span class="o">=</span> <span class="n">cx25821_risc_field</span><span class="p">(</span><span class="n">rp</span><span class="p">,</span> <span class="n">sglist</span><span class="p">,</span> <span class="n">bottom_offset</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">,</span> <span class="n">bpl</span><span class="p">,</span>
					<span class="n">padding</span><span class="p">,</span> <span class="n">lines</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* save pointer to jmp instruction address */</span>
	<span class="n">risc</span><span class="o">-&gt;</span><span class="n">jmp</span> <span class="o">=</span> <span class="n">rp</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">risc</span><span class="o">-&gt;</span><span class="n">jmp</span> <span class="o">-</span> <span class="n">risc</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">risc</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">risc</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__le32</span> <span class="o">*</span><span class="nf">cx25821_risc_field_audio</span><span class="p">(</span><span class="n">__le32</span> <span class="o">*</span> <span class="n">rp</span><span class="p">,</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sglist</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sync_line</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bpl</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">padding</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lines</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lpi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">line</span><span class="p">,</span> <span class="n">todo</span><span class="p">,</span> <span class="n">sol</span><span class="p">;</span>

	<span class="cm">/* sync instruction */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sync_line</span> <span class="o">!=</span> <span class="n">NO_SYNC_LINE</span><span class="p">)</span>
		<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_RESYNC</span> <span class="o">|</span> <span class="n">sync_line</span><span class="p">);</span>

	<span class="cm">/* scan lines */</span>
	<span class="n">sg</span> <span class="o">=</span> <span class="n">sglist</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">line</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">line</span> <span class="o">&lt;</span> <span class="n">lines</span><span class="p">;</span> <span class="n">line</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&amp;&amp;</span> <span class="n">offset</span> <span class="o">&gt;=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">offset</span> <span class="o">-=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
			<span class="n">sg</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">lpi</span> <span class="o">&amp;&amp;</span> <span class="n">line</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">line</span> <span class="o">%</span> <span class="n">lpi</span><span class="p">))</span>
			<span class="n">sol</span> <span class="o">=</span> <span class="n">RISC_SOL</span> <span class="o">|</span> <span class="n">RISC_IRQ1</span> <span class="o">|</span> <span class="n">RISC_CNT_INC</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">sol</span> <span class="o">=</span> <span class="n">RISC_SOL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">bpl</span> <span class="o">&lt;=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">-</span> <span class="n">offset</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* fits into current chunk */</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span> <span class="n">sol</span> <span class="o">|</span> <span class="n">RISC_EOL</span> <span class="o">|</span>
					<span class="n">bpl</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
			<span class="n">offset</span> <span class="o">+=</span> <span class="n">bpl</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* scanline needs to be split */</span>
			<span class="n">todo</span> <span class="o">=</span> <span class="n">bpl</span><span class="p">;</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span> <span class="n">sol</span> <span class="o">|</span>
					<span class="p">(</span><span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">-</span> <span class="n">offset</span><span class="p">));</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
			<span class="n">todo</span> <span class="o">-=</span> <span class="p">(</span><span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">-</span> <span class="n">offset</span><span class="p">);</span>
			<span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">sg</span><span class="o">++</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">todo</span> <span class="o">&gt;</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">))</span> <span class="p">{</span>
				<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span>
						<span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
				<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
				<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
				<span class="n">todo</span> <span class="o">-=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
				<span class="n">sg</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITE</span> <span class="o">|</span> <span class="n">RISC_EOL</span> <span class="o">|</span> <span class="n">todo</span><span class="p">);</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>
			<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
			<span class="n">offset</span> <span class="o">+=</span> <span class="n">todo</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">offset</span> <span class="o">+=</span> <span class="n">padding</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rp</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cx25821_risc_databuffer_audio</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">btcx_riscmem</span> <span class="o">*</span><span class="n">risc</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sglist</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bpl</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lines</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lpi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">instructions</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">rp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* estimate risc mem: worst case is one write per page border +</span>
<span class="cm">	   one write per scan line + syncs + jump (all 2 dwords).  Here</span>
<span class="cm">	   there is no padding and no sync.  First DMA region may be smaller</span>
<span class="cm">	   than PAGE_SIZE */</span>
	<span class="cm">/* Jump and write need an extra dword */</span>
	<span class="n">instructions</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="p">(</span><span class="n">bpl</span> <span class="o">*</span> <span class="n">lines</span><span class="p">)</span> <span class="o">/</span> <span class="n">PAGE_SIZE</span> <span class="o">+</span> <span class="n">lines</span><span class="p">;</span>
	<span class="n">instructions</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">btcx_riscmem_alloc</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">risc</span><span class="p">,</span> <span class="n">instructions</span> <span class="o">*</span> <span class="mi">12</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* write risc instructions */</span>
	<span class="n">rp</span> <span class="o">=</span> <span class="n">risc</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">;</span>
	<span class="n">rp</span> <span class="o">=</span> <span class="n">cx25821_risc_field_audio</span><span class="p">(</span><span class="n">rp</span><span class="p">,</span> <span class="n">sglist</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NO_SYNC_LINE</span><span class="p">,</span> <span class="n">bpl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				      <span class="n">lines</span><span class="p">,</span> <span class="n">lpi</span><span class="p">);</span>

	<span class="cm">/* save pointer to jmp instruction address */</span>
	<span class="n">risc</span><span class="o">-&gt;</span><span class="n">jmp</span> <span class="o">=</span> <span class="n">rp</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">risc</span><span class="o">-&gt;</span><span class="n">jmp</span> <span class="o">-</span> <span class="n">risc</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">risc</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">risc</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_risc_databuffer_audio</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">cx25821_risc_stopper</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">,</span> <span class="k">struct</span> <span class="n">btcx_riscmem</span> <span class="o">*</span><span class="n">risc</span><span class="p">,</span>
			 <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">rp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">btcx_riscmem_alloc</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">risc</span><span class="p">,</span> <span class="mi">4</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* write risc instructions */</span>
	<span class="n">rp</span> <span class="o">=</span> <span class="n">risc</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">;</span>

	<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_WRITECR</span> <span class="o">|</span> <span class="n">RISC_IRQ1</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">value</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RISC_JUMP</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">risc</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">rp</span><span class="o">++</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>	<span class="cm">/* bits 63-32 */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx25821_free_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">videobuf_queue</span> <span class="o">*</span><span class="n">q</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cx25821_buffer</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">videobuf_dmabuf</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">videobuf_to_dma</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">in_interrupt</span><span class="p">());</span>
	<span class="n">videobuf_waiton</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">videobuf_dma_unmap</span><span class="p">(</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">dma</span><span class="p">);</span>
	<span class="n">videobuf_dma_free</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">btcx_riscmem_free</span><span class="p">(</span><span class="n">to_pci_dev</span><span class="p">(</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">risc</span><span class="p">);</span>
	<span class="n">buf</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">VIDEOBUF_NEEDS_INIT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">cx25821_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pci_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vid_status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">128</span> <span class="p">};</span>

	<span class="n">pci_status</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">PCI_INT_STAT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">VID_CHANNEL_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_status</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">vid_status</span> <span class="o">=</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span>
				<span class="n">sram_channels</span><span class="o">-&gt;</span><span class="n">int_stat</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">vid_status</span><span class="p">)</span>
				<span class="n">handled</span> <span class="o">+=</span> <span class="n">cx25821_video_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
						<span class="n">vid_status</span><span class="p">);</span>

			<span class="n">cx_write</span><span class="p">(</span><span class="n">PCI_INT_STAT</span><span class="p">,</span> <span class="n">mask</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cx25821_print_irqbits</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">tag</span><span class="p">,</span> <span class="kt">char</span> <span class="o">**</span><span class="n">strings</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="n">pr_fmt</span><span class="p">(</span><span class="s">&quot;%s: %s [0x%x]&quot;</span><span class="p">),</span> <span class="n">name</span><span class="p">,</span> <span class="n">tag</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">len</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bits</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">strings</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; %s&quot;</span><span class="p">,</span> <span class="n">strings</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">else</span>
			<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot; %d&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;*&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_print_irqbits</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="nf">cx25821_dev_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">dev</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">cx25821_dev_get</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">cx25821_initdev</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span><span class="p">,</span>
				     <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">pci_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">dev</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="nb">NULL</span> <span class="o">==</span> <span class="n">dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">v4l2_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">v4l2_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail_free</span><span class="p">;</span>

	<span class="cm">/* pci init */</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci</span> <span class="o">=</span> <span class="n">pci_dev</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;pci enable failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="k">goto</span> <span class="n">fail_unregister_device</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Athena pci enable !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">cx25821_dev_setup</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">fail_unregister_device</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">goto</span> <span class="n">fail_unregister_pci</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* print pci info */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">,</span> <span class="n">PCI_CLASS_REVISION</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_rev</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_lat</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s/0: found at %s, rev: %d, irq: %d, latency: %d, mmio: 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">),</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_rev</span><span class="p">,</span> <span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">pci_lat</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">base_io_addr</span><span class="p">);</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_dma_supported</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s/0: Oops: no 32bit PCI DMA ???</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">cx25821_irq</span><span class="p">,</span>
			<span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: can&#39;t get IRQ %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail_irq:</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;cx25821_initdev() can&#39;t get IRQ !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">cx25821_dev_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

<span class="nl">fail_unregister_pci:</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">);</span>
<span class="nl">fail_unregister_device:</span>
	<span class="n">v4l2_device_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">v4l2_dev</span><span class="p">);</span>

<span class="nl">fail_free:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">cx25821_finidev</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">v4l2_device</span> <span class="o">*</span><span class="n">v4l2_dev</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx25821_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">get_cx25821</span><span class="p">(</span><span class="n">v4l2_dev</span><span class="p">);</span>

	<span class="n">cx25821_shutdown</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pci_dev</span><span class="p">);</span>

	<span class="cm">/* unregister stuff */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">pci_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cx25821_devlist_mutex</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devlist</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cx25821_devlist_mutex</span><span class="p">);</span>

	<span class="n">cx25821_dev_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">v4l2_device_unregister</span><span class="p">(</span><span class="n">v4l2_dev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">cx25821_pci_tbl</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* CX25821 Athena */</span>
		<span class="p">.</span><span class="n">vendor</span> <span class="o">=</span> <span class="mh">0x14f1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">device</span> <span class="o">=</span> <span class="mh">0x8210</span><span class="p">,</span>
		<span class="p">.</span><span class="n">subvendor</span> <span class="o">=</span> <span class="mh">0x14f1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">subdevice</span> <span class="o">=</span> <span class="mh">0x0920</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* CX25821 No Brand */</span>
		<span class="p">.</span><span class="n">vendor</span> <span class="o">=</span> <span class="mh">0x14f1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">device</span> <span class="o">=</span> <span class="mh">0x8210</span><span class="p">,</span>
		<span class="p">.</span><span class="n">subvendor</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">subdevice</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* --- end of list --- */</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">cx25821_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">cx25821_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cx25821&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">cx25821_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">cx25821_initdev</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">cx25821_finidev</span><span class="p">),</span>
	<span class="cm">/* TODO */</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cx25821_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;driver version %d.%d.%d loaded</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">CX25821_VERSION_CODE</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
		<span class="p">(</span><span class="n">CX25821_VERSION_CODE</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">,</span>
		<span class="n">CX25821_VERSION_CODE</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cx25821_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">cx25821_fini</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cx25821_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">cx25821_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">cx25821_fini</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
