#define PEC_PBCQHWCFG_REG_PE_DISABLE_WR_VG (41)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_WR_SCOPE_GROUP (42)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_INTWR_VG (43)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_INTWR_SCOPE_GROUP (44)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_RD_VG (54)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_RD_SCOPE_GROUP (51)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_TCE_SCOPE_GROUP (56)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_TCE_VG (59)
#define PEC_PBCQHWCFG_REG_PE_DISABLE_OOO_MODE (0x16)
#define PEC_PBCQHWCFG_REG_PE_CHANNEL_STREAMING_EN (0x21)
#define PEC_PBAIBHWCFG_REG_PE_PCIE_CLK_TRACE_EN (0x1E)
#define PHB_BARE_REG_PE_MMIO_BAR0_EN (0)
#define PHB_BARE_REG_PE_MMIO_BAR1_EN (1)
#define PHB_BARE_REG_PE_PHB_BAR_EN (2)
#define FABRIC_ADDR_LS_GROUP_ID_START_BIT (15)
#define FABRIC_ADDR_LS_CHIP_ID_END_BIT (21)
#define FABRIC_ADDR_MSEL_END_BIT (14)
#define FABRIC_ADDR_MSEL_START_BIT (13)

#define CHIP_EC (0x20)
