// Registers
#define REG_IVT_RESET (0x0000)
#define REG_IVT_HBLANK (0x0002)
#define REG_IVT_VBLANK (0x0004)
#define REG_IVT_FLOPPY (0x0006)
#define REG_IVT_RESERVED_5 (0x0008)
#define REG_IVT_RESERVED_6 (0x000A)
#define REG_IVT_RESERVED_7 (0x000C)
#define REG_IVT_RESERVED_8 (0x000E)
#define REG_MMU_BANK (0x0010)
#define REG_GFX_PLANES_COUNT (0x0018)
#define REG_GFX_PLANE0_TYPE (0x0019)
#define REG_GFX_PLANE1_TYPE (0x001A)
#define REG_GFX_PLANE2_TYPE (0x001B)
#define REG_GFX_PLANE3_TYPE (0x001C)
#define REG_GFX_BACKGROUND_COLOUR (0x001D)
#define REG_GFX_PLANE0_COLOUR (0x0020)
#define REG_GFX_PLANE1_COLOUR (0x0023)
#define REG_GFX_PLANE2_COLOUR (0x0026)
#define REG_GFX_PLANE3_COLOUR (0x0029)
#define REG_GFX_SCANLINE_NUM (0x002C)
#define REG_GFX_FRAME_NUM (0x002D)
#define REG_GFX_SECOND_NUM (0x002E)
#define REG_GFX_COUNTERS (0x002F)
#define REG_GFX_TILES_ADDR (0x0030)
#define REG_GFX_TILES_START (0x0032)
#define REG_GFX_TILES_COUNT (0x0033)
#define REG_RAND (0x0034)
#define REG_FPY_MSG (0x0035)
#define REG_FPY_STATE (0x0036)
#define REG_FPY_CURRENT_TRACK (0x0037)
#define REG_FPY_OP_TRACK (0x0038)
#define REG_FPY_OP_ADDR (0x0039)
#define REG_FPY_OP (0x003B)
#define REG_IO_OP (0x003C)
#define REG_IO_DATA_A (0x003D)
#define REG_IO_DATA_B (0x003E)
#define REG_SND_MODE_0 (0x003F)
#define REG_SND_PARM_0 (0x0040)
#define REG_SND_MODE_1 (0x0041)
#define REG_SND_PARM_1 (0x0042)
#define REG_MMU_PAGE_REAL_MODE (0x0080)
#define REG_MMU_MAP0_DST (0x0081)
#define REG_MMU_MAP0_SRC_LOWER (0x0082)
#define REG_MMU_MAP0_SRC_UPPER (0x0083)
#define REG_MMU_MAP1_DST (0x0084)
#define REG_MMU_MAP1_SRC_LOWER (0x0085)
#define REG_MMU_MAP1_SRC_UPPER (0x0086)
#define REG_MMU_MAP2_DST (0x0087)
#define REG_MMU_MAP2_SRC_LOWER (0x0088)
#define REG_MMU_MAP2_SRC_UPPER (0x0089)
#define REG_MMU_MAP3_DST (0x008A)
#define REG_MMU_MAP3_SRC_LOWER (0x008B)
#define REG_MMU_MAP3_SRC_UPPER (0x008C)
#define REG_MMU_MAP4_DST (0x008D)
#define REG_MMU_MAP4_SRC_LOWER (0x008E)
#define REG_MMU_MAP4_SRC_UPPER (0x008F)
#define REG_MMU_MAP5_DST (0x0090)
#define REG_MMU_MAP5_SRC_LOWER (0x0091)
#define REG_MMU_MAP5_SRC_UPPER (0x0092)
#define REG_MMU_MAP6_DST (0x0093)
#define REG_MMU_MAP6_SRC_LOWER (0x0094)
#define REG_MMU_MAP6_SRC_UPPER (0x0095)
#define REG_MMU_MAP7_DST (0x0096)
#define REG_MMU_MAP7_SRC_LOWER (0x0097)
#define REG_MMU_MAP7_SRC_UPPER (0x0098)
#define REG_STACK_BEGIN (0x0200)
#define REG_STACK_END (0x0300)

