{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 22:24:14 2009 " "Info: Processing started: Sun Mar 08 22:24:14 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nBitAddSub2_vhdl.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file nBitAddSub2_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Info: Found design unit 1: my_package" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nBitAddSub2_vhdl-design " "Info: Found design unit 2: nBitAddSub2_vhdl-design" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 nBitAddSub2_vhdl " "Info: Found entity 1: nBitAddSub2_vhdl" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "nBitAddSub2_vhdl " "Info: Elaborating entity \"nBitAddSub2_vhdl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum nBitAddSub2_vhdl.vhd(33) " "Warning (10631): VHDL Process Statement warning at nBitAddSub2_vhdl.vhd(33): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[0\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[1\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[2\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[3\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[4\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] nBitAddSub2_vhdl.vhd(33) " "Info (10041): Inferred latch for \"sum\[5\]\" at nBitAddSub2_vhdl.vhd(33)" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[0\]\$latch " "Warning: LATCH primitive \"sum\[0\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[1\]\$latch " "Warning: LATCH primitive \"sum\[1\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[2\]\$latch " "Warning: LATCH primitive \"sum\[2\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[3\]\$latch " "Warning: LATCH primitive \"sum\[3\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[4\]\$latch " "Warning: LATCH primitive \"sum\[4\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sum\[5\]\$latch " "Warning: LATCH primitive \"sum\[5\]\$latch\" is permanently enabled" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 33 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "nBitAddSub2_vhdl.vhd" "Add0" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 140 5 0 } } { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[0\] GND " "Warning (13410): Pin \"seg1\[0\]\" is stuck at GND" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[4\] VCC " "Warning (13410): Pin \"seg1\[4\]\" is stuck at VCC" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[5\] VCC " "Warning (13410): Pin \"seg1\[5\]\" is stuck at VCC" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "underflow GND " "Warning (13410): Pin \"underflow\" is stuck at GND" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "overflow GND " "Warning (13410): Pin \"overflow\" is stuck at GND" {  } { { "nBitAddSub2_vhdl.vhd" "" { Text "G:/Work2008/NowWorking/DigComV32/자료모음/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Info: Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Info: Implemented 29 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 22:24:20 2009 " "Info: Processing ended: Sun Mar 08 22:24:20 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
