$date
	Sun Jun 16 21:29:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clock $end
$var reg 3 # in [2:0] $end
$scope module p $end
$var wire 3 $ in [2:0] $end
$var reg 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
0"
bx !
$end
#1
b10000000 !
b10000000 %
b0 #
b0 $
1"
#2
0"
#3
b10000 !
b10000 %
1"
b11 #
b11 $
#4
0"
#5
b1000000 !
b1000000 %
1"
b1 #
b1 $
#6
0"
#7
b1 !
b1 %
1"
b111 #
b111 $
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
