
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035463                       # Number of seconds simulated
sim_ticks                                 35462667039                       # Number of ticks simulated
final_tick                               565027046976                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135775                       # Simulator instruction rate (inst/s)
host_op_rate                                   171416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1454059                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903388                       # Number of bytes of host memory used
host_seconds                                 24388.73                       # Real time elapsed on the host
sim_insts                                  3311376435                       # Number of instructions simulated
sim_ops                                    4180621348                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1649920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1062784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       619136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3336960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1700352                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1700352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12890                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8303                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4837                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26070                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13284                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13284                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46525548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29969094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17458811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94097830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36094                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47947663                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47947663                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47947663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46525548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29969094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17458811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              142045492                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85042368                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987811                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25415637                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014914                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13235256                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100457                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163361                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87208                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32023149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170150224                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987811                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15263818                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36581527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10806096                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6513379                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15669375                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83876591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47295064     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648702      4.35%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199912      3.82%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439792      4.10%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025853      3.61%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580191      1.88%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026919      1.22%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700168      3.22%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17959990     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83876591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364381                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000770                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33687421                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6096241                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34797811                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543049                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8752060                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6560                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201813680                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51242                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8752060                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35352442                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2616772                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793614                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33644940                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2716755                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194988269                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13630                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1692054                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           73                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270770144                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909268392                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909268392                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102510880                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33829                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17806                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7234659                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3221566                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183894522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147812858                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280767                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60954824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186226100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1771                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83876591                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29665123     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17833567     21.26%     56.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11979761     14.28%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634366      9.10%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7542857      8.99%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4436574      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382875      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746621      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654847      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83876591                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082923     69.93%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204740     13.22%     83.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260957     16.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121599571     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015060      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15748144     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8434061      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147812858                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738108                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548661                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381331731                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244884219                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143661806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149361519                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264467                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031962                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          490                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1086                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283740                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8752060                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1856537                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161587                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183928337                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244091                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025413                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17793                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7565                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1086                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359848                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145230106                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14804401                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582748                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22998365                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587775                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8193964                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707738                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143808645                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143661806                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93728904                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261722544                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689297                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61509584                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040327                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75124531                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29820001     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447232     27.22%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373101     11.15%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292664      5.71%     83.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685578      4.91%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810926      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999027      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008626      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687376      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75124531                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687376                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255368659                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376623300                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1165777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850424                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850424                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175884                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175884                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655750982                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197047126                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189280045                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85042368                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31127113                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25336064                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2078854                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13301557                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12278337                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3203879                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91753                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34403188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169987548                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31127113                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15482216                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35723286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10666855                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5256311                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16817540                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       835386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83935555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48212269     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1925472      2.29%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2519484      3.00%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3781317      4.51%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3678763      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2796802      3.33%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1665154      1.98%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2485162      2.96%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16871132     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83935555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366019                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998857                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35539323                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5137657                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34437718                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       268358                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8552498                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5268088                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203374587                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8552498                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37424110                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1031768                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1364680                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32777476                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2785017                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197451746                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          828                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1203073                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       874856                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275112283                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919548030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919548030                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171111962                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104000277                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41942                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23656                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7863595                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18299202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9700754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       187915                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2999568                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183519165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147861050                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59647447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181310318                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6403                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83935555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761602                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898816                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29064149     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18484965     22.02%     56.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11879943     14.15%     70.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8159285      9.72%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7635843      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4068924      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2994542      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       900132      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       747772      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83935555                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         726108     69.02%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149773     14.24%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176093     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123028966     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2089079      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16704      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14593548      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8132753      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147861050                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738675                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1051984                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380984925                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    243207241                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143710551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148913034                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       501971                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7007746                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          859                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2463354                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8552498                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         605350                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98623                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183558981                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1258898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18299202                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9700754                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23107                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          859                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1273334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171563                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2444897                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145029226                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13740015                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2831821                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21689897                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20314904                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7949882                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705376                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143748648                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143710551                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92331764                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259271276                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689870                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100211430                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123164116                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60395057                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113156                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75383057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28945102     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21708329     28.80%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8007881     10.62%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4584499      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3817553      5.06%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1856603      2.46%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1885554      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       800311      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3777225      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75383057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100211430                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123164116                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18528850                       # Number of memory references committed
system.switch_cpus1.commit.loads             11291454                       # Number of loads committed
system.switch_cpus1.commit.membars              16704                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17664613                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111015745                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2513071                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3777225                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255165005                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375675306                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1106813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100211430                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123164116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100211430                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848629                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848629                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178371                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178371                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652653109                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198476406                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187845459                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85042368                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32041564                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26143230                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2138757                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13580756                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12624450                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3315311                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94002                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33210890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174086115                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32041564                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15939761                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37735251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11159745                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4783464                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16170129                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       826572                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84732936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.540718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46997685     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3099501      3.66%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4621550      5.45%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3217642      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2245383      2.65%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2194428      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1338107      1.58%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2844462      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18174178     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84732936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376772                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047052                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34148664                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5018487                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36037044                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       525697                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9003038                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5395351                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208532507                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9003038                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36060804                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         510201                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1746663                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34611529                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2800696                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202339933                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1167765                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       953028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283838525                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    941896860                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    941896860                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174753507                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109085002                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36519                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17417                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8312433                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18554183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9497288                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112858                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3100808                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188576159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34776                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150651986                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298487                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62853265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192369797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84732936                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777963                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915756                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30174133     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16890767     19.93%     55.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12434278     14.67%     70.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8159929      9.63%     79.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8168347      9.64%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3946344      4.66%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3504739      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       655858      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       798541      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84732936                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         821912     71.26%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162611     14.10%     85.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168942     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126021777     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1902170      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17359      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14809350      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7901330      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150651986                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771493                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1153465                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387488859                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251464592                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146485762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151805451                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470930                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7198934                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2276432                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9003038                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         269004                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49920                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188610937                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       650658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18554183                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9497288                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17416                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1304937                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1162095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2467032                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147884508                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13837366                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2767477                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21548862                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21015054                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7711496                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738951                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146549109                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146485762                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94918056                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269691946                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722503                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351950                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101606285                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125244069                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63367065                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2155891                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75729898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653826                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175594                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28853992     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21737833     28.70%     66.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8212145     10.84%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4596768      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3904661      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1746285      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1672372      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1139395      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3866447      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75729898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101606285                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125244069                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18576103                       # Number of memory references committed
system.switch_cpus2.commit.loads             11355247                       # Number of loads committed
system.switch_cpus2.commit.membars              17360                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18171535                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112751945                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2590405                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3866447                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260474585                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386231020                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 309432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101606285                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125244069                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101606285                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836979                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836979                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194773                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194773                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664180786                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203794259                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191639334                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34720                       # number of misc regfile writes
system.l2.replacements                          26070                       # number of replacements
system.l2.tagsinuse                      32767.988087                       # Cycle average of tags in use
system.l2.total_refs                          1663149                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58838                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.266579                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           865.084714                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.052829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6239.046545                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.040223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3877.262287                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.176576                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2275.008292                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8967.997424                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6771.857485                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3741.461712                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.190401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.118325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000372                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.069428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.273682                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.206661                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.114180                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82585                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44003                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28689                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  155277                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55819                       # number of Writeback hits
system.l2.Writeback_hits::total                 55819                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82585                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44003                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28689                       # number of demand (read+write) hits
system.l2.demand_hits::total                   155277                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82585                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44003                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28689                       # number of overall hits
system.l2.overall_hits::total                  155277                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12890                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8301                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4837                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26068                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4837                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26070                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12890                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8303                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4837                       # number of overall misses
system.l2.overall_misses::total                 26070                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       443533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    706234693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       546497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    442344195                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       754255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    269813945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1420137118                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        72955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         72955                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       443533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    706234693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       546497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    442417150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       754255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    269813945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1420210073                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       443533                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    706234693                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       546497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    442417150                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       754255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    269813945                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1420210073                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52304                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              181345                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55819                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55819                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95475                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181347                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95475                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181347                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.135009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.158707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.144276                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.143748                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.135009                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.158739                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.144276                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.143758                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.135009                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.158739                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.144276                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.143758                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54789.347789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42038.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53288.061077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44367.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55781.258011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54478.176999                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 36477.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 36477.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54789.347789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42038.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53284.011803                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44367.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55781.258011                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54476.796049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44353.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54789.347789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42038.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53284.011803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44367.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55781.258011                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54476.796049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13284                       # number of writebacks
system.l2.writebacks::total                     13284                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12890                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4837                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26068                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26070                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       385626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    632067598                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       472170                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    394034260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       657458                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    241857268                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1269474380                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        61028                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        61028                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       385626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    632067598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       472170                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    394095288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       657458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    241857268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1269535408                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       385626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    632067598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       472170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    394095288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       657458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    241857268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1269535408                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.135009                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.158707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.144276                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.143748                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.135009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.158739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.144276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.135009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.158739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.144276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143758                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49035.500233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36320.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47468.288158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        38674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50001.502584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48698.572196                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        30514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        30514                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49035.500233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36320.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47464.204264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        38674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50001.502584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48697.177138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38562.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49035.500233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36320.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47464.204264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        38674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50001.502584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48697.177138                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997542                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015677025                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846685.500000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997542                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15669364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15669364                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15669364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15669364                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15669364                       # number of overall hits
system.cpu0.icache.overall_hits::total       15669364                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531931                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531931                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531931                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531931                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531931                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531931                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15669375                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15669375                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15669375                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15669375                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15669375                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15669375                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48357.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48357.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48357.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48357.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       453533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       453533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       453533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       453533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       453533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       453533                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45353.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45353.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95475                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905641                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95731                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.634246                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.487175                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.512825                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11641341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11641341                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709455                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350796                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350796                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350796                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350796                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354346                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354416                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354416                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354416                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354416                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9894569003                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9894569003                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2118884                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2118884                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9896687887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9896687887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9896687887                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9896687887                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11995687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11995687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19705212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19705212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19705212                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19705212                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029539                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017986                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017986                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017986                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017986                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27923.467467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27923.467467                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30269.771429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30269.771429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27923.930881                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27923.930881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27923.930881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27923.930881                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21808                       # number of writebacks
system.cpu0.dcache.writebacks::total            21808                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258871                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258941                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258941                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258941                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258941                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95475                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95475                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95475                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95475                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1499110931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1499110931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1499110931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1499110931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1499110931                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1499110931                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007959                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007959                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004845                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004845                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15701.607028                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15701.607028                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15701.607028                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15701.607028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15701.607028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15701.607028                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997063                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020040945                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056534.163306                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997063                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16817524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16817524                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16817524                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16817524                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16817524                       # number of overall hits
system.cpu1.icache.overall_hits::total       16817524                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       708830                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       708830                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       708830                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       708830                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       708830                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       708830                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16817540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16817540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16817540                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16817540                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16817540                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16817540                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44301.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44301.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44301.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44301.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44301.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44301.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       561313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       561313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       561313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       561313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       561313                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       561313                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43177.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43177.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43177.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43177.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43177.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43177.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52306                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174155828                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52562                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3313.340969                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.218710                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.781290                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911011                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088989                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10452324                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10452324                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7200013                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7200013                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17626                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17626                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16704                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16704                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17652337                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17652337                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17652337                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17652337                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133583                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2966                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2966                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136549                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136549                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4362095771                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4362095771                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    173013631                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    173013631                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4535109402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4535109402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4535109402                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4535109402                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10585907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10585907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7202979                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7202979                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17788886                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17788886                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17788886                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17788886                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012619                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012619                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007676                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007676                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007676                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007676                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32654.572595                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32654.572595                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 58332.309845                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58332.309845                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33212.322331                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33212.322331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33212.322331                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33212.322331                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       490086                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 37698.923077                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24266                       # number of writebacks
system.cpu1.dcache.writebacks::total            24266                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81279                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2964                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2964                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84243                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84243                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84243                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52304                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52306                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52306                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    852121174                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    852121174                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        74955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        74955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    852196129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    852196129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    852196129                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    852196129                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16291.701858                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16291.701858                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 37477.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37477.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16292.511930                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16292.511930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16292.511930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16292.511930                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.011011                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022520675                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208467.980562                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.011011                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025659                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740402                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16170110                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16170110                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16170110                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16170110                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16170110                       # number of overall hits
system.cpu2.icache.overall_hits::total       16170110                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       946089                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       946089                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       946089                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       946089                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       946089                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       946089                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16170129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16170129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16170129                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16170129                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16170129                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16170129                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49794.157895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49794.157895                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49794.157895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49794.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49794.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49794.157895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       791266                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       791266                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       791266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       791266                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       791266                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       791266                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46545.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46545.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46545.058824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46545.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46545.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46545.058824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33526                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164894993                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33782                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4881.149517                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.009425                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.990575                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902381                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097619                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10533407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10533407                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7186137                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7186137                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17387                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17387                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17360                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17360                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17719544                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17719544                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17719544                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17719544                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68589                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68589                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68589                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68589                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68589                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68589                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1854233852                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1854233852                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1854233852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1854233852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1854233852                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1854233852                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10601996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10601996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7186137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7186137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17788133                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17788133                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17788133                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17788133                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006469                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006469                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003856                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003856                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003856                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003856                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27033.982884                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27033.982884                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27033.982884                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27033.982884                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27033.982884                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27033.982884                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9745                       # number of writebacks
system.cpu2.dcache.writebacks::total             9745                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35063                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35063                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35063                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35063                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35063                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35063                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33526                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33526                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33526                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33526                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    532124601                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    532124601                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    532124601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    532124601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    532124601                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    532124601                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15871.997882                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15871.997882                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15871.997882                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15871.997882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15871.997882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15871.997882                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
