// Seed: 4079346993
module module_0;
  wire id_1;
  assign module_1.type_6 = 0;
  logic [7:0] id_2;
  assign module_2.id_1 = 0;
  assign id_2[""] = 1;
endmodule
module module_1;
  wor id_2 = id_2;
  id_3(
      .id_0(id_4), .id_1(id_4), .id_2(id_4), .id_3(1), .id_4(id_4 - id_2)
  );
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri0 id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  tri   id_0,
    output wor   id_1,
    output logic id_2,
    input  tri1  id_3
);
  tri id_5;
  generate
    for (id_6 = 1'b0; id_3; id_1 = 1) begin : LABEL_0
      assign id_5 = id_3;
    end
    assign id_5 = 1;
  endgenerate
  module_0 modCall_1 ();
  always id_2 = #1 1;
endmodule
