Release 10.1 Map K.31 (lin64)
Xilinx Mapping Report File for Design 'u2_rev3'

Design Information
------------------
Command Line   : map -ise
/afs/csail.mit.edu/u/k/kfleming/fpgaTXStripped/usrp2/top/u2_rev3/build/u2_rev3.i
se -intstyle ise -p xc3s2000-fg456-5 -timing -logic_opt on -ol high -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -pr b -k 4 -power off -o
u2_rev3_map.ncd u2_rev3.ngd u2_rev3.pcf 
Target Device  : xc3s2000
Target Package : fg456
Target Speed   : -5
Mapper Version : spartan3 -- $Revision: 1.46 $
Mapped Date    : Mon Mar 21 20:48:28 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:   27
Logic Utilization:
  Number of Slice Flip Flops:        11,538 out of  40,960   28%
  Number of 4 input LUTs:            17,005 out of  40,960   41%
Logic Distribution:
  Number of occupied Slices:         11,512 out of  20,480   56%
    Number of Slices containing only related logic:  11,512 out of  11,512 100%
    Number of Slices containing unrelated logic:          0 out of  11,512   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      17,650 out of  40,960   43%
    Number used as logic:            14,902
    Number used as a route-thru:        645
    Number used for Dual Port RAMs:   1,206
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     897
  Number of bonded IOBs:                307 out of     333   92%
    IOB Flip Flops:                     215
    IOB Master Pads:                      3
    IOB Slave Pads:                       3
  Number of RAMB16s:                     30 out of      40   75%
  Number of MULT18X18s:                  16 out of      40   40%
  Number of BUFGMUXs:                     6 out of       8   75%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%

  Number of RPM macros:            9
Peak Memory Usage:  1243 MB
Total REAL time to MAP completion:  4 mins 22 secs 
Total CPU time to MAP completion:   4 mins 19 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network PHY_INTn_IBUF has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 548
   more times for the following (max. 5 shown):
   GMII_COL_IBUF,
   GMII_CRS_IBUF,
   PHY_CLK_IBUF,
   dac_lock_IBUF,
   adc_ovf_a_IBUF
   To see the details of these warning messages, please use the -detail switch.
WARNING:MapLib:701 - Signal RAM_D<17> connected to top level port RAM_D<17> has
   been removed.
WARNING:MapLib:701 - Signal RAM_D<16> connected to top level port RAM_D<16> has
   been removed.
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_u2_core/control0<0>/u2_core/icon0/U0/U_ICON/I_YES_BSCAN.U_BS/
   I_BUFG.U_BUFG" (output signal=u2_core/control0<0>) has a mix of clock and
   non-clock loads. The non-clock loads are:
   Pin I2 of u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<7>
WARNING:Pack:1542 - The register u2_core/sr_adc/out_3 has the property IOB=TRUE,
   but was not packed into the output side of an I/O component. The register
   symbol u2_core/sr_adc/out_3 has no connections inside the I/O component.
WARNING:Pack:1542 - The register u2_core/sr_adc/out_1 has the property IOB=TRUE,
   but was not packed into the output side of an I/O component. The register
   symbol u2_core/sr_adc/out_1 has no connections inside the I/O component.
WARNING:Pack:1542 - The register u2_core/sr_adc/out_2 has the property IOB=TRUE,
   but was not packed into the output side of an I/O component. The register
   symbol u2_core/sr_adc/out_2 has no connections inside the I/O component.
WARNING:Pack:1542 - The register u2_core/sr_adc/out_0 has the property IOB=TRUE,
   but was not packed into the output side of an I/O component. The register
   symbol u2_core/sr_adc/out_0 has no connections inside the I/O component.
WARNING:Pack:1542 - The register u2_core/sr_phy/out_0 has the property IOB=TRUE,
   but was not packed into the output side of an I/O component. The register
   symbol u2_core/sr_phy/out_0 has no connections inside the I/O component.
WARNING:Pack:1542 - The register u2_core/takeover has the property IOB=TRUE, but
   was not packed into the output side of an I/O component. The register symbol
   u2_core/takeover has no connections inside the I/O component.
WARNING:Pack:266 - The function generator u2_core/Sh16932 failed to merge with
   F5 multiplexer u2_core/Sh1693_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.
WARNING:Place:1019 - A clock IOB / clock component pair have been found that are
   not placed at an optimal clock IOB / clock site pair. The clock component
   <cpld_clk_BUFGP/BUFG> is placed at site <BUFGMUX1>. The IO component
   <cpld_clk> is placed at site <AB14>.  This will not allow the use of the fast
   path between the IO and the Clock buffer. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <cpld_clk.PAD>
   allowing your design to continue.  This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
WARNING:PhysDesignRules:367 - The signal <PHY_CLK_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <PHY_INTn_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_ovf_a_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_ovf_b_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <POR_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <GMII_TX_CLK_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dac_lock_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <clk_func_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <GMII_COL_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <GMII_CRS_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<7>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<u2_core/tx_control/txctrlfifo/middle_fifo/ram/Mram_ram1.A>:<RAMB16_RAM
   B16A>.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<u2_core/rx_control/rxfifo/middle_fifo/ram/Mram_ram1.A>:<RAMB16_RAMB16A
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.
WARNING:PhysDesignRules:1060 - Dangling pins on
   block:<u2_core/rx_control/rxfifo/middle_fifo/ram/Mram_ram2.A>:<RAMB16_RAMB16A
   >.  The block is configured to use input parity pins. There are dangling
   output parity pins.

Section 3 - Informational
-------------------------
INFO:MapLib:564 - The following environment variables are currently set:
INFO:MapLib:591 - XIL_MAP_NO_IS_LUT6_2_VALID 	Value: 1
INFO:MapLib:986 - The SAVE constraint for nets has been made more strict
   starting in 10.1, such that the net driver and load blocks will be preserved
   as well. To revert to the original behavior please set XIL_MAP_OLD_SAVE.
INFO:MapLib:985 - SAVE has been detected on the following signals (maximum 5
   shown):
   u2_core/control0<0>,
   u2_core/icon0/U0/iSHIFT_OUT,
   u2_core/icon0/U0/iUPDATE_OUT,
   u2_core/icon0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL,
   PHY_INTn.
   To list all affected signals, run Map -detail.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Pack:1650 - Map created a placed design.
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

Section 4 - Removed Logic Summary
---------------------------------
  62 block(s) removed
  90 block(s) optimized away
  44 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT"
(ROM) removed.
Loadless block "u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT"
(ROM) removed.
Loadless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
The signal "u2_core/control0<10>" is sourceless and has been removed.
 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<0>" (ROM)
removed.
  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<0>" is
sourceless and has been removed.
   Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<0>" (MUX)
removed.
    The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<0>" is
sourceless and has been removed.
     Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<1>" (MUX)
removed.
      The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<1>" is
sourceless and has been removed.
       Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<2>" (MUX)
removed.
        The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<2>" is
sourceless and has been removed.
         Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<3>" (MUX)
removed.
          The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<3>" is
sourceless and has been removed.
           Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<4>" (MUX)
removed.
            The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<4>" is
sourceless and has been removed.
             Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<5>" (MUX)
removed.
              The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<5>" is
sourceless and has been removed.
               Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<6>" (MUX)
removed.
                The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<6>" is
sourceless and has been removed.
                 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<7>" (MUX)
removed.
                  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<7>" is
sourceless and has been removed.
The signal "u2_core/control0<11>" is sourceless and has been removed.
 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<1>" (ROM)
removed.
  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<1>" is
sourceless and has been removed.
The signal "u2_core/control0<15>" is sourceless and has been removed.
 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<2>" (ROM)
removed.
  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<2>" is
sourceless and has been removed.
The signal "u2_core/control0<16>" is sourceless and has been removed.
The signal "u2_core/control0<17>" is sourceless and has been removed.
The signal "u2_core/control0<18>" is sourceless and has been removed.
 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<3>" (ROM)
removed.
  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<3>" is
sourceless and has been removed.
The signal "u2_core/control0<19>" is sourceless and has been removed.
The signal "u2_core/control0<21>" is sourceless and has been removed.
The signal "u2_core/control0<22>" is sourceless and has been removed.
 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<4>" (ROM)
removed.
  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<4>" is
sourceless and has been removed.
The signal "u2_core/control0<23>" is sourceless and has been removed.
The signal "u2_core/control0<24>" is sourceless and has been removed.
 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<5>" (ROM)
removed.
  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<5>" is
sourceless and has been removed.
The signal "u2_core/control0<25>" is sourceless and has been removed.
The signal "u2_core/control0<26>" is sourceless and has been removed.
The signal "u2_core/control0<27>" is sourceless and has been removed.
 Sourceless block "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<6>" (ROM)
removed.
  The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<6>" is
sourceless and has been removed.
The signal "u2_core/control0<28>" is sourceless and has been removed.
The signal "u2_core/control0<29>" is sourceless and has been removed.
The signal "u2_core/control0<33>" is sourceless and has been removed.
The signal "u2_core/control0<34>" is sourceless and has been removed.
The signal "u2_core/control0<35>" is sourceless and has been removed.
The signal "u2_core/control0<7>" is sourceless and has been removed.
The signal "u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<8>" is
sourceless and has been removed.
The signal "u2_core/icon0/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has been
removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE"
(ROM) removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE"
(ROM) removed.
The signal "u2_core/icon0/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
The signal "u2_core/icon0/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
The signal "u2_core/icon0/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE"
(ROM) removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE"
(ROM) removed.
The signal "u2_core/icon0/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE"
(ROM) removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE"
(ROM) removed.
The signal "u2_core/icon0/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE"
(ROM) removed.
 Sourceless block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE"
(ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "RAM_D<16>" is unused and has been removed.
 Unused block "RAM_D_16_OBUFT" (TRI) removed.
The signal "RAM_D<17>" is unused and has been removed.
 Unused block "RAM_D_17_OBUFT" (TRI) removed.
Unused block "RAM_D<16>" (PAD) removed.
Unused block "RAM_D<17>" (PAD) removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "u2_core/icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block "u2_core/settings_bus_crossclock/settings_fifo/GND" (ZERO) removed.
Unused block "u2_core/settings_bus_crossclock/settings_fifo/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT3 		u2_core/icon0/U0/U_ICON/U_TDO_MUX/NO_LUT6.I4.FJ[1].U_LUT3
LUT3 		u2_core/icon0/U0/U_ICON/U_TDO_MUX/NO_LUT6.I4.FJ[2].U_LUT3
LUT3 		u2_core/icon0/U0/U_ICON/U_TDO_MUX/NO_LUT6.I4.FJ[3].U_LUT3
LUT3 		u2_core/icon0/U0/U_ICON/U_TDO_MUX/NO_LUT6.I4.FJ[4].U_LUT3
LUT3 		u2_core/icon0/U0/U_ICON/U_TDO_MUX/NO_LUT6.I4.FJ[5].U_LUT3
LUT3 		u2_core/icon0/U0/U_ICON/U_TDO_MUX/NO_LUT6.I4.FJ[6].U_LUT3
GND 		u2_core/icon0/XST_GND
VCC 		u2_core/icon0/XST_VCC
LUT4 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
LUT4 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[7].I_STAT.U_STAT
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX5/NO_LUT6.I3.FJ[1].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX5/NO_LUT6.I3.FJ[2].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX5/NO_LUT6.I3.FJ[3].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[11].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[12].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[13].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[14].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[15].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[16].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[17].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[18].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[19].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[20].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[21].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[22].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[23].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[24].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[25].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[26].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[27].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[28].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[29].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[30].U_LUT3
LUT3 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/NO_LUT6.I6.FJ[31].U_LUT3
LUT4 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_lut<8>
GND 		u2_core/ila0/XST_GND
VCC 		u2_core/ila0/XST_VCC
GND 		u2_core/settings_bus_crossclock/settings_fifo/BU2/XST_GND
MUXCY 		u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/iSTAT<11>_wg_cy<8>

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+----------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |             | Strength | Rate |              |          | Delay    |
+----------------------------------------------------------------------------------------------------------------------------------------+
| GMII_COL                           | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_CRS                           | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_GTX_CLK                       | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OUTDDR       |          |          |
| GMII_RXD<0>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RXD<1>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RXD<2>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RXD<3>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RXD<4>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RXD<5>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RXD<6>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RXD<7>                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RX_CLK                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RX_DV                         | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_RX_ER                         | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_TXD<0>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TXD<1>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TXD<2>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TXD<3>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TXD<4>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TXD<5>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TXD<6>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TXD<7>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TX_CLK                        | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| GMII_TX_EN                         | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| GMII_TX_ER                         | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| MDC                                | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| MDIO                               | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              | PULLUP   |          |
| PHY_CLK                            | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| PHY_INTn                           | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| PHY_RESETn                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| POR                                | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| RAM_A<0>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<1>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<2>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<3>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<4>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<5>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<6>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<7>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<8>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<9>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<10>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<11>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<12>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<13>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<14>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<15>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<16>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<17>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_A<18>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| RAM_CE1n                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| RAM_CENn                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| RAM_CLK                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| RAM_D<0>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<1>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<2>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<3>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<4>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<5>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<6>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<7>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<8>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<9>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<10>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<11>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<12>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<13>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<14>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_D<15>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
| RAM_LDn                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| RAM_OEn                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| RAM_WEn                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| SCL                                | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | ENFF1        |          |          |
| SDA                                | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | ENFF1        |          |          |
| WDI                                | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| adc_a<0>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<1>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<2>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<3>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<4>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<5>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<6>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<7>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<8>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<9>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<10>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<11>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<12>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_a<13>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<0>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<1>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<2>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<3>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<4>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<5>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<6>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<7>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<8>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<9>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<10>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<11>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<12>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_b<13>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| adc_oen_a                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| adc_oen_b                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| adc_ovf_a                          | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| adc_ovf_b                          | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| adc_pdn_a                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| adc_pdn_b                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| clk_en<0>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| clk_en<1>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| clk_fpga_n                         | DIFFS            | INPUT     | LVPECL_25   |          |      |              |          |          |
| clk_fpga_p                         | DIFFM            | INPUT     | LVPECL_25   |          |      |              |          |          |
| clk_func                           | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| clk_sel<0>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| clk_sel<1>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| clk_status                         | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| clk_to_mac                         | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| cpld_clk                           | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| cpld_detached                      | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| cpld_din                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| cpld_done                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| cpld_init_b                        | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| cpld_misc                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| cpld_mode                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| cpld_start                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| dac_a<0>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<1>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<2>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<3>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<4>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<5>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<6>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<7>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<8>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<9>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<10>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<11>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<12>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<13>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<14>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_a<15>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<0>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<1>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<2>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<3>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<4>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<5>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<6>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<7>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<8>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<9>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<10>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<11>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<12>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<13>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<14>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_b<15>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| dac_lock                           | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| debug<0>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<1>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<2>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<3>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<4>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<5>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<6>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<7>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<8>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<9>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<10>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<11>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<12>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<13>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<14>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<15>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<16>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<17>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<18>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<19>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<20>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<21>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<22>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<23>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<24>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<25>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<26>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<27>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<28>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<29>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<30>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug<31>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_clk<0>                       | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| debug_clk<1>                       | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| exp_pps_in_n                       | DIFFS            | INPUT     | LVDS_25     |          |      |              |          |          |
| exp_pps_in_p                       | DIFFM            | INPUT     | LVDS_25     |          |      | INFF1        |          |          |
| exp_pps_out_n                      | DIFFS            | OUTPUT    | LVDS_25     |          |      |              |          |          |
| exp_pps_out_p                      | DIFFM            | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| io_rx<0>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<1>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<2>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<3>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<4>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<5>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<6>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<7>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<8>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<9>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<10>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<11>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<12>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<13>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<14>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_rx<15>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<0>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<1>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<2>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<3>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<4>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<5>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<6>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<7>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<8>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<9>                           | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<10>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<11>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<12>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<13>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<14>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| io_tx<15>                          | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | INFF1        |          |          |
|                                    |                  |           |             |          |      | ENFF1        |          |          |
| leds<0>                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| leds<1>                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| leds<2>                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| leds<3>                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| leds<4>                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| leds<5>                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| pps_in                             | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
|                                    |                  |           |             |          |      | INFF2        |          |          |
| sclk                               | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sclk_rx_adc                        | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sclk_rx_dac                        | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sclk_rx_db                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sclk_tx_adc                        | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sclk_tx_dac                        | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sclk_tx_db                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdi                                | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdi_rx_adc                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdi_rx_dac                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdi_rx_db                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdi_tx_adc                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdi_tx_dac                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdi_tx_db                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sdo                                | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| sdo_rx_adc                         | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| sdo_rx_db                          | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| sdo_tx_adc                         | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| sdo_tx_db                          | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| sen_clk                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sen_dac                            | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sen_rx_adc                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sen_rx_dac                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sen_rx_db                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sen_tx_adc                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sen_tx_dac                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| sen_tx_db                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| ser_enable                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| ser_loopen                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| ser_prbsen                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| ser_r<0>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<1>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<2>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<3>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<4>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<5>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<6>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<7>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<8>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<9>                           | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<10>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<11>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<12>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<13>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<14>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_r<15>                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_rklsb                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_rkmsb                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          | IFD      |
| ser_rx_clk                         | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| ser_rx_en                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| ser_t<0>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<1>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<2>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<3>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<4>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<5>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<6>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<7>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<8>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<9>                           | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<10>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<11>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<12>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<13>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<14>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_t<15>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_tklsb                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_tkmsb                          | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST | OFF1         |          |          |
| ser_tx_clk                         | IOB              | OUTPUT    | LVCMOS25    | 12       | FAST |              |          |          |
| uart_rx_i                          | IOB              | INPUT     | LVCMOS25    |          |      | INFF1        |          |          |
| uart_tx_o                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
+----------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_SRL16.U_G
AND_SRL16_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_SRL16.U_
GAND_SRL16_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_G2.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_SRL16.U_
GAND_SRL16_MSET
u2_core/ila0/U0_I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_SRL16.U_GANDX_SRL16_MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_out = PERIOD TIMEGRP "dcm_out" TS_ | SETUP   |     0.677ns|     9.323ns|       0|           0
  clk_fpga_p HIGH 50%                       | HOLD    |     0.786ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_clk_div = PERIOD TIMEGRP "clk_div" TS_ | SETUP   |     0.853ns|    19.147ns|       0|           0
  clk_fpga_p * 2 HIGH 50%                   | HOLD    |     0.800ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_clk_div_to_dsp_clk = MAXDELAY FROM TIM | SETUP   |     0.902ns|     9.098ns|       0|           0
  EGRP "clk_div" TO TIMEGRP "dcm_out" 10 ns |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ser_rx_clk = PERIOD TIMEGRP "ser_rx_cl | SETUP   |     2.042ns|     7.958ns|       0|           0
  k" 10 ns HIGH 50%                         | HOLD    |     0.791ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_clk_fpga_p = PERIOD TIMEGRP "clk_fpga_ | SETUP   |     7.724ns|     2.276ns|       0|           0
  p" 10 ns HIGH 50%                         | HOLD    |     0.820ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_cpld_clk = PERIOD TIMEGRP "cpld_clk" 4 | SETUP   |    33.694ns|     6.306ns|       0|           0
  0 ns HIGH 50%                             | HOLD    |     0.856ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_clk_to_mac = PERIOD TIMEGRP "clk_to_ma | N/A     |         N/A|         N/A|     N/A|         N/A
  c" 8 ns HIGH 50%                          |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_ | N/A     |         N/A|         N/A|     N/A|         N/A
  CLK" 8 ns HIGH 50%                        |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_p                  |     10.000ns|      2.276ns|      9.574ns|            0|            0|            6|      2718157|
| TS_dcm_out                    |     10.000ns|      9.323ns|          N/A|            0|            0|       449421|            0|
| TS_clk_div                    |     20.000ns|     19.147ns|          N/A|            0|            0|      2268736|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.



Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 14 - Utilization by Hierarchy
-------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Name                                                                                                      |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u2_rev3/                              |           | 2314/15775    | 50/11538      | 994/17650     | 0/2103        | 0/30      | 0/16      | 5/6   | 1/1   | u2_rev3                                                                                                                     |
| +u2_core                              |           | 285/13461     | 67/11488      | 426/16656     | 0/2103        | 0/30      | 0/16      | 0/1   | 0/0   | u2_rev3/u2_core                                                                                                             |
| ++aeMB                                |           | 0/1145        | 0/343         | 0/1572        | 0/384         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/aeMB                                                                                                        |
| +++aeMB_edk32                         |           | 11/1145       | 0/343         | 14/1572       | 0/384         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/aeMB/aeMB_edk32                                                                                             |
| ++++bpcu                              |           | 132/132       | 100/100       | 72/72         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/aeMB/aeMB_edk32/bpcu                                                                                        |
| ++++ctrl                              |           | 39/39         | 23/23         | 47/47         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/aeMB/aeMB_edk32/ctrl                                                                                        |
| ++++ibuf                              |           | 56/56         | 51/51         | 68/68         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/aeMB/aeMB_edk32/ibuf                                                                                        |
| ++++regf                              |           | 538/538       | 32/32         | 872/872       | 384/384       | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/aeMB/aeMB_edk32/regf                                                                                        |
| ++++xecu                              |           | 369/369       | 137/137       | 499/499       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/aeMB/aeMB_edk32/xecu                                                                                        |
| ++atr_controller                      |           | 600/600       | 549/549       | 329/329       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/atr_controller                                                                                              |
| ++bridge                              |           | 32/32         | 17/17         | 17/17         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/bridge                                                                                                      |
| ++buff_pool_status                    |           | 84/84         | 33/33         | 134/134       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buff_pool_status                                                                                            |
| ++buffer_pool                         |           | 120/804       | 41/382        | 157/961       | 0/0           | 8/8       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool                                                                                                 |
| +++gen_buffer[0].buffer_int           |           | 52/52         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[0].buffer_int                                                                        |
| +++gen_buffer[0].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[0].mux4_rd                                                                           |
| +++gen_buffer[0].mux4_wr              |           | 20/20         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[0].mux4_wr                                                                           |
| +++gen_buffer[1].buffer_int           |           | 56/56         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[1].buffer_int                                                                        |
| +++gen_buffer[1].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[1].mux4_rd                                                                           |
| +++gen_buffer[1].mux4_wr              |           | 21/21         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[1].mux4_wr                                                                           |
| +++gen_buffer[2].buffer_int           |           | 53/53         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[2].buffer_int                                                                        |
| +++gen_buffer[2].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[2].mux4_rd                                                                           |
| +++gen_buffer[2].mux4_wr              |           | 19/19         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[2].mux4_wr                                                                           |
| +++gen_buffer[3].buffer_int           |           | 51/51         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[3].buffer_int                                                                        |
| +++gen_buffer[3].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[3].mux4_rd                                                                           |
| +++gen_buffer[3].mux4_wr              |           | 28/28         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[3].mux4_wr                                                                           |
| +++gen_buffer[4].buffer_int           |           | 54/54         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[4].buffer_int                                                                        |
| +++gen_buffer[4].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[4].mux4_rd                                                                           |
| +++gen_buffer[4].mux4_wr              |           | 25/25         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[4].mux4_wr                                                                           |
| +++gen_buffer[5].buffer_int           |           | 54/54         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[5].buffer_int                                                                        |
| +++gen_buffer[5].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[5].mux4_rd                                                                           |
| +++gen_buffer[5].mux4_wr              |           | 23/23         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[5].mux4_wr                                                                           |
| +++gen_buffer[6].buffer_int           |           | 54/54         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[6].buffer_int                                                                        |
| +++gen_buffer[6].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[6].mux4_rd                                                                           |
| +++gen_buffer[6].mux4_wr              |           | 26/26         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[6].mux4_wr                                                                           |
| +++gen_buffer[7].buffer_int           |           | 51/51         | 39/39         | 61/61         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[7].buffer_int                                                                        |
| +++gen_buffer[7].mux4_rd              |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[7].mux4_rd                                                                           |
| +++gen_buffer[7].mux4_wr              |           | 26/26         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/gen_buffer[7].mux4_wr                                                                           |
| +++mux8_rd1                           |           | 5/5           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/mux8_rd1                                                                                        |
| +++mux8_rd2                           |           | 11/11         | 0/0           | 15/15         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/mux8_rd2                                                                                        |
| +++mux8_wr1                           |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/mux8_wr1                                                                                        |
| +++mux8_wr2                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/mux8_wr2                                                                                        |
| +++sreg                               |           | 31/31         | 29/29         | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/buffer_pool/sreg                                                                                            |
| ++dsp_core_rx_old                     |           | 62/3174       | 92/3990       | 62/4132       | 0/257         | 0/0       | 2/8       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old                                                                                             |
| +++cic_strober                        |           | 16/16         | 8/8           | 26/26         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cic_strober                                                                                 |
| +++cordic                             |           | 74/823        | 73/1524       | 96/1552       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic                                                                                      |
| ++++cordic_stage0                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage0                                                                        |
| ++++cordic_stage1                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage1                                                                        |
| ++++cordic_stage10                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage10                                                                       |
| ++++cordic_stage11                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage11                                                                       |
| ++++cordic_stage12                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage12                                                                       |
| ++++cordic_stage13                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage13                                                                       |
| ++++cordic_stage14                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage14                                                                       |
| ++++cordic_stage15                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage15                                                                       |
| ++++cordic_stage16                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage16                                                                       |
| ++++cordic_stage17                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage17                                                                       |
| ++++cordic_stage18                    |           | 38/38         | 53/53         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage18                                                                       |
| ++++cordic_stage19                    |           | 26/26         | 48/48         | 50/50         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage19                                                                       |
| ++++cordic_stage2                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage2                                                                        |
| ++++cordic_stage3                     |           | 39/39         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage3                                                                        |
| ++++cordic_stage4                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage4                                                                        |
| ++++cordic_stage5                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage5                                                                        |
| ++++cordic_stage6                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage6                                                                        |
| ++++cordic_stage7                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage7                                                                        |
| ++++cordic_stage8                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage8                                                                        |
| ++++cordic_stage9                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/cordic/cordic_stage9                                                                        |
| +++decim_i                            |           | 390/534       | 700/700       | 416/704       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/decim_i                                                                                     |
| ++++cic_dec_shifter                   |           | 144/144       | 0/0           | 288/288       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/decim_i/cic_dec_shifter                                                                     |
| +++decim_q                            |           | 399/572       | 700/700       | 416/755       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/decim_q                                                                                     |
| ++++cic_dec_shifter                   |           | 173/173       | 0/0           | 339/339       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/decim_q/cic_dec_shifter                                                                     |
| +++hb_i                               |           | 63/243        | 37/151        | 58/250        | 1/91          | 0/0       | 2/2       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i                                                                                        |
| ++++acc                               |           | 10/10         | 20/20         | 20/20         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/acc                                                                                    |
| ++++add1                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/add1                                                                                   |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/add1/add2                                                                              |
| ++++add2                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/add2                                                                                   |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/add2/add2                                                                              |
| ++++add3                              |           | 10/32         | 20/20         | 0/24          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/add3                                                                                   |
| +++++add2_n_rnd                       |           | 22/22         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/add3/add2_n_rnd                                                                        |
| ++++final_adder                       |           | 11/21         | 20/20         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/final_adder                                                                            |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/final_adder/add2                                                                       |
| ++++final_round                       |           | 9/18          | 18/18         | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/final_round                                                                            |
| +++++round                            |           | 9/9           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/final_round/round                                                                      |
| ++++srl_even                          |           | 9/9           | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/srl_even                                                                               |
| ++++srl_odd_a                         |           | 13/13         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/srl_odd_a                                                                              |
| ++++srl_odd_b                         |           | 12/12         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/srl_odd_b                                                                              |
| ++++srl_odd_c                         |           | 13/13         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/srl_odd_c                                                                              |
| ++++srl_odd_d                         |           | 12/12         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_i/srl_odd_d                                                                              |
| +++hb_q                               |           | 56/234        | 33/147        | 50/242        | 1/91          | 0/0       | 2/2       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q                                                                                        |
| ++++acc                               |           | 10/10         | 20/20         | 20/20         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/acc                                                                                    |
| ++++add1                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/add1                                                                                   |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/add1/add2                                                                              |
| ++++add2                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/add2                                                                                   |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/add2/add2                                                                              |
| ++++add3                              |           | 10/32         | 20/20         | 0/24          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/add3                                                                                   |
| +++++add2_n_rnd                       |           | 22/22         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/add3/add2_n_rnd                                                                        |
| ++++final_adder                       |           | 11/21         | 20/20         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/final_adder                                                                            |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/final_adder/add2                                                                       |
| ++++final_round                       |           | 9/18          | 18/18         | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/final_round                                                                            |
| +++++round                            |           | 9/9           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/final_round/round                                                                      |
| ++++srl_even                          |           | 9/9           | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/srl_even                                                                               |
| ++++srl_odd_a                         |           | 13/13         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/srl_odd_a                                                                              |
| ++++srl_odd_b                         |           | 11/11         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/srl_odd_b                                                                              |
| ++++srl_odd_c                         |           | 13/13         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/srl_odd_c                                                                              |
| ++++srl_odd_d                         |           | 11/11         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/hb_q/srl_odd_d                                                                              |
| +++round_icic                         |           | 9/20          | 17/17         | 0/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/round_icic                                                                                  |
| ++++round                             |           | 11/11         | 0/0           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/round_icic/round                                                                            |
| +++round_iout                         |           | 8/8           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/round_iout                                                                                  |
| +++round_qcic                         |           | 9/20          | 17/17         | 0/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/round_qcic                                                                                  |
| ++++round                             |           | 11/11         | 0/0           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/round_qcic/round                                                                            |
| +++round_qout                         |           | 8/8           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/round_qout                                                                                  |
| +++rx_dcoffset_a                      |           | 49/84         | 33/53         | 81/102        | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_a                                                                               |
| ++++clip_adc                          |           | 8/21          | 15/15         | 0/13          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_a/clip_adc                                                                      |
| +++++clip                             |           | 13/13         | 0/0           | 13/13         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_a/clip_adc/clip                                                                 |
| ++++round                             |           | 14/14         | 5/5           | 8/8           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_a/round                                                                         |
| +++rx_dcoffset_b                      |           | 46/80         | 33/53         | 82/103        | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_b                                                                               |
| ++++clip_adc                          |           | 8/20          | 15/15         | 0/13          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_b/clip_adc                                                                      |
| +++++clip                             |           | 12/12         | 0/0           | 13/13         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_b/clip_adc/clip                                                                 |
| ++++round                             |           | 14/14         | 5/5           | 8/8           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/rx_dcoffset_b/round                                                                         |
| +++small_hb_i                         |           | 174/207       | 225/225       | 117/162       | 38/38         | 0/0       | 1/1       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_i                                                                                  |
| ++++add2_a                            |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_i/add2_a                                                                           |
| ++++add2_b                            |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_i/add2_b                                                                           |
| ++++round_acc                         |           | 13/13         | 0/0           | 7/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_i/round_acc                                                                        |
| +++small_hb_q                         |           | 162/195       | 223/223       | 114/159       | 37/37         | 0/0       | 1/1       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_q                                                                                  |
| ++++add2_a                            |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_q/add2_a                                                                           |
| ++++add2_b                            |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_q/add2_b                                                                           |
| ++++round_acc                         |           | 13/13         | 0/0           | 7/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/small_hb_q/round_acc                                                                        |
| +++sr_0                               |           | 24/24         | 32/32         | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/sr_0                                                                                        |
| +++sr_1                               |           | 28/28         | 32/32         | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/sr_1                                                                                        |
| +++sr_2                               |           | 10/10         | 10/10         | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/sr_2                                                                                        |
| +++sr_8                               |           | 3/3           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/sr_8                                                                                        |
| +++sr_9                               |           | 3/3           | 2/2           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_rx_old/sr_9                                                                                        |
| ++dsp_core_tx                         |           | 55/2772       | 68/3331       | 70/3732       | 0/224         | 0/0       | 2/8       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx                                                                                                 |
| +++cic_interp_i                       |           | 232/372       | 425/425       | 292/508       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cic_interp_i                                                                                    |
| ++++cic_int_shifter                   |           | 140/140       | 0/0           | 216/216       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cic_interp_i/cic_int_shifter                                                                    |
| +++cic_interp_q                       |           | 236/397       | 425/425       | 292/546       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cic_interp_q                                                                                    |
| ++++cic_int_shifter                   |           | 161/161       | 0/0           | 254/254       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cic_interp_q/cic_int_shifter                                                                    |
| +++cic_strober                        |           | 15/15         | 8/8           | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cic_strober                                                                                     |
| +++cordic                             |           | 56/806        | 61/1498       | 76/1526       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic                                                                                          |
| ++++cordic_stage0                     |           | 38/38         | 73/73         | 68/68         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage0                                                                            |
| ++++cordic_stage1                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage1                                                                            |
| ++++cordic_stage10                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage10                                                                           |
| ++++cordic_stage11                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage11                                                                           |
| ++++cordic_stage12                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage12                                                                           |
| ++++cordic_stage13                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage13                                                                           |
| ++++cordic_stage14                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage14                                                                           |
| ++++cordic_stage15                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage15                                                                           |
| ++++cordic_stage16                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage16                                                                           |
| ++++cordic_stage17                    |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage17                                                                           |
| ++++cordic_stage18                    |           | 38/38         | 53/53         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage18                                                                           |
| ++++cordic_stage19                    |           | 27/27         | 36/36         | 50/50         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage19                                                                           |
| ++++cordic_stage2                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage2                                                                            |
| ++++cordic_stage3                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage3                                                                            |
| ++++cordic_stage4                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage4                                                                            |
| ++++cordic_stage5                     |           | 39/39         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage5                                                                            |
| ++++cordic_stage6                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage6                                                                            |
| ++++cordic_stage7                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage7                                                                            |
| ++++cordic_stage8                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage8                                                                            |
| ++++cordic_stage9                     |           | 38/38         | 75/75         | 74/74         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/cordic/cordic_stage9                                                                            |
| +++hb1_strober                        |           | 4/4           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb1_strober                                                                                     |
| +++hb2_strober                        |           | 3/3           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb2_strober                                                                                     |
| +++hb_interp_i                        |           | 88/262        | 50/132        | 75/274        | 3/93          | 0/0       | 2/2       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i                                                                                     |
| ++++acc                               |           | 12/12         | 24/24         | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/acc                                                                                 |
| ++++add1                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/add1                                                                                |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/add1/add2                                                                           |
| ++++add2                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/add2                                                                                |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/add2/add2                                                                           |
| ++++add3                              |           | 11/34         | 22/22         | 0/24          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/add3                                                                                |
| +++++add2_n_rnd                       |           | 23/23         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/add3/add2_n_rnd                                                                     |
| ++++final_clip                        |           | 17/17         | 0/0           | 22/22         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/final_clip                                                                          |
| ++++final_round                       |           | 9/9           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/final_round                                                                         |
| ++++srl_a                             |           | 13/13         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/srl_a                                                                               |
| ++++srl_b                             |           | 11/11         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/srl_b                                                                               |
| ++++srl_c                             |           | 13/13         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/srl_c                                                                               |
| ++++srl_d                             |           | 11/11         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/srl_d                                                                               |
| ++++srl_e                             |           | 14/14         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_i/srl_e                                                                               |
| +++hb_interp_q                        |           | 70/255        | 49/131        | 64/263        | 3/93          | 0/0       | 2/2       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q                                                                                     |
| ++++acc                               |           | 12/12         | 24/24         | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/acc                                                                                 |
| ++++add1                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/add1                                                                                |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/add1/add2                                                                           |
| ++++add2                              |           | 10/20         | 18/18         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/add2                                                                                |
| +++++add2                             |           | 10/10         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/add2/add2                                                                           |
| ++++add3                              |           | 11/34         | 22/22         | 0/24          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/add3                                                                                |
| +++++add2_n_rnd                       |           | 23/23         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/add3/add2_n_rnd                                                                     |
| ++++final_clip                        |           | 12/12         | 0/0           | 22/22         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/final_clip                                                                          |
| ++++final_round                       |           | 9/9           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/final_round                                                                         |
| ++++srl_a                             |           | 16/16         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/srl_a                                                                               |
| ++++srl_b                             |           | 16/16         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/srl_b                                                                               |
| ++++srl_c                             |           | 16/16         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/srl_c                                                                               |
| ++++srl_d                             |           | 16/16         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/srl_d                                                                               |
| ++++srl_e                             |           | 14/14         | 0/0           | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/hb_interp_q/srl_e                                                                               |
| +++small_hb_interp_i                  |           | 134/267       | 130/281       | 155/258       | 20/20         | 0/0       | 1/1       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i                                                                               |
| ++++acc                               |           | 19/19         | 37/37         | 37/37         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/acc                                                                           |
| ++++add_inner                         |           | 9/28          | 18/37         | 0/20          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/add_inner                                                                     |
| +++++add2_n_rnd                       |           | 19/19         | 19/19         | 20/20         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/add_inner/add2_n_rnd                                                          |
| ++++add_outer                         |           | 9/28          | 18/37         | 0/20          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/add_outer                                                                     |
| +++++add2_n_rnd                       |           | 19/19         | 19/19         | 20/20         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/add_outer/add2_n_rnd                                                          |
| ++++final_clip                        |           | 15/30         | 19/19         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/final_clip                                                                    |
| +++++clip                             |           | 15/15         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/final_clip/clip                                                               |
| ++++final_round                       |           | 12/28         | 21/21         | 0/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/final_round                                                                   |
| +++++round                            |           | 16/16         | 0/0           | 7/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_i/final_round/round                                                             |
| +++small_hb_interp_q                  |           | 135/269       | 126/277       | 144/247       | 18/18         | 0/0       | 1/1       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q                                                                               |
| ++++acc                               |           | 19/19         | 37/37         | 37/37         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/acc                                                                           |
| ++++add_inner                         |           | 9/28          | 18/37         | 0/20          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/add_inner                                                                     |
| +++++add2_n_rnd                       |           | 19/19         | 19/19         | 20/20         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/add_inner/add2_n_rnd                                                          |
| ++++add_outer                         |           | 9/28          | 18/37         | 0/20          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/add_outer                                                                     |
| +++++add2_n_rnd                       |           | 19/19         | 19/19         | 20/20         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/add_outer/add2_n_rnd                                                          |
| ++++final_clip                        |           | 16/32         | 19/19         | 0/19          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/final_clip                                                                    |
| +++++clip                             |           | 16/16         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/final_clip/clip                                                               |
| ++++final_round                       |           | 12/27         | 21/21         | 0/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/final_round                                                                   |
| +++++round                            |           | 15/15         | 0/0           | 7/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/small_hb_interp_q/final_round/round                                                             |
| +++sr_0                               |           | 22/22         | 32/32         | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/sr_0                                                                                            |
| +++sr_1                               |           | 28/28         | 32/32         | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/sr_1                                                                                            |
| +++sr_2                               |           | 7/7           | 10/10         | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/sr_2                                                                                            |
| +++sr_4                               |           | 10/10         | 8/8           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/dsp_core_tx/sr_4                                                                                            |
| ++fifo_in_32_out_16                   |           | 13/89         | 1/44          | 17/138        | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/fifo_in_32_out_16                                                                                           |
| +++fifo_buf                           |           | 76/76         | 43/43         | 121/121       | 64/64         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/fifo_in_32_out_16/fifo_buf                                                                                  |
| ++i2c                                 |           | 70/167        | 54/116        | 72/211        | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/i2c                                                                                                         |
| +++byte_controller                    |           | 37/97         | 26/62         | 54/139        | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/i2c/byte_controller                                                                                         |
| ++++bit_controller                    |           | 60/60         | 36/36         | 85/85         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/i2c/byte_controller/bit_controller                                                                          |
| ++icon0                               |           | 0/57          | 0/28          | 0/39          | 0/0           | 0/0       | 0/0       | 0/1   | 0/0   | u2_rev3/u2_core/icon0                                                                                                       |
| +++U0                                 |           | 0/57          | 0/28          | 0/39          | 0/0           | 0/0       | 0/0       | 0/1   | 0/0   | u2_rev3/u2_core/icon0/U0                                                                                                    |
| ++++U_ICON                            |           | 3/57          | 3/28          | 0/39          | 0/0           | 0/0       | 0/0       | 0/1   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON                                                                                             |
| +++++I_YES_BSCAN.U_BS                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 1/1   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/I_YES_BSCAN.U_BS                                                                            |
| +++++U_CMD                            |           | 10/21         | 10/10         | 1/13          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_CMD                                                                                       |
| ++++++U_COMMAND_SEL                   |           | 9/9           | 0/0           | 10/10         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                         |
| ++++++U_CORE_ID_SEL                   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                         |
| +++++U_CTRL_OUT                       |           | 15/15         | 0/0           | 15/15         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_CTRL_OUT                                                                                  |
| +++++U_STAT                           |           | 4/7           | 1/7           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_STAT                                                                                      |
| ++++++U_STAT_CNT                      |           | 3/3           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_STAT/U_STAT_CNT                                                                           |
| +++++U_SYNC                           |           | 7/7           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_SYNC                                                                                      |
| +++++U_TDO_MUX                        |           | 4/4           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/icon0/U0/U_ICON/U_TDO_MUX                                                                                   |
| ++ila0                                |           | 0/319         | 0/295         | 0/160         | 0/87          | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0                                                                                                        |
| +++U0                                 |           | 35/319        | 36/295        | 0/160         | 0/87          | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0                                                                                                     |
| ++++I_NO_D.U_ILA                      |           | 0/284         | 0/259         | 0/160         | 0/87          | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA                                                                                        |
| +++++I_DQ.U_DQQ                       |           | 36/36         | 36/36         | 36/36         | 36/36         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                             |
| +++++U_CAPSTOR                        |           | 0/12          | 0/16          | 0/3           | 0/0           | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                              |
| ++++++I_CASE1.I_NO_TB.I_RT1.I_RDADDR  |           | 3/10          | 1/15          | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR                                               |
| +++++++U_HC                           |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC                                          |
| ++++++I_CASE1.I_NO_TB.I_RT1.U_RAM     |           | 1/2           | 1/1           | 0/1           | 0/0           | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM                                                  |
| +++++++G_BRAM[0].U_BRAM               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM                                 |
| +++++++G_BRAM[1].U_BRAM               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM                                 |
| +++++++I_MUX.U_RD_DATA                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA                                  |
| +++++U_G2.U_CAPCTRL                   |           | 7/82          | 7/62          | 1/57          | 0/32          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL                                                                         |
| ++++++I_SRLT_NE_1.U_CDONE             |           | 3/3           | 1/1           | 4/4           | 2/2           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                     |
| ++++++I_SRLT_NE_1.U_CMPRESET          |           | 2/2           | 0/0           | 3/3           | 2/2           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                  |
| ++++++I_SRLT_NE_1.U_NS0               |           | 4/4           | 1/1           | 6/6           | 4/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                       |
| ++++++I_SRLT_NE_1.U_NS1               |           | 4/4           | 1/1           | 6/6           | 4/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                       |
| ++++++I_SRLT_NE_1.U_SCE               |           | 2/2           | 0/0           | 2/2           | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                       |
| ++++++I_SRLT_NE_1.U_SCMPCE            |           | 2/2           | 0/0           | 2/2           | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                    |
| ++++++I_SRLT_NE_1.U_SCRST             |           | 2/2           | 0/0           | 3/3           | 2/2           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                     |
| ++++++I_SRLT_NE_1.U_WCE               |           | 2/2           | 0/0           | 2/2           | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                       |
| ++++++I_SRLT_NE_1.U_WHCMPCE           |           | 2/2           | 0/0           | 2/2           | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                   |
| ++++++I_SRLT_NE_1.U_WLCMPCE           |           | 2/2           | 0/0           | 2/2           | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                   |
| ++++++U_CAP_ADDRGEN                   |           | 34/50         | 34/52         | 12/24         | 1/13          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN                                                           |
| +++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT   |           | 5/5           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                              |
| +++++++I_SRLT_NE_1.U_WCNT             |           | 5/5           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                        |
| +++++++U_SCNT_CMP                     |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                |
| ++++++++I_SRL16.U_GAND_SRL16          |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL16.U_GAND_SRL16                           |
| +++++++U_WCNT_HCMP                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                               |
| ++++++++I_SRL16.U_GAND_SRL16          |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL16.U_GAND_SRL16                          |
| +++++++U_WCNT_LCMP                    |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                               |
| ++++++++I_SRL16.U_GAND_SRL16          |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL16.U_GAND_SRL16                          |
| +++++U_RST                            |           | 8/24          | 9/25          | 2/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_RST                                                                                  |
| ++++++U_ARM_XFER                      |           | 9/9           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                       |
| ++++++U_HALT_XFER                     |           | 7/7           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                      |
| +++++U_STAT                           |           | 25/67         | 23/42         | 11/40         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT                                                                                 |
| ++++++U_DMUX                          |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX                                                                          |
| ++++++U_DMUX0                         |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX0                                                                         |
| ++++++U_DMUX1                         |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX1                                                                         |
| ++++++U_DMUX4                         |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                         |
| ++++++U_DMUX5                         |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX5                                                                         |
| ++++++U_DSL1                          |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                          |
| ++++++U_MUX                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                           |
| ++++++U_RESET_EDGE                    |           | 3/3           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                    |
| ++++++U_SMUX                          |           | 17/17         | 0/0           | 10/10         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_SMUX                                                                          |
| ++++++U_STAT_CNT                      |           | 5/5           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                      |
| +++++U_TRIG                           |           | 1/63          | 1/78          | 0/20          | 0/19          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG                                                                                 |
| ++++++U_TC                            |           | 0/4           | 0/2           | 0/2           | 0/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                            |
| +++++++I_TSEQ_NEQ2.U_TC_EQUATION      |           | 1/4           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                  |
| ++++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TC |           | 1/3           | 1/1           | 0/2           | 0/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                   |
| +++++++++I_NMU_EQ1.U_iDOUT            |           | 2/2           | 0/0           | 2/2           | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT |
| ++++++U_TM                            |           | 0/58          | 0/75          | 0/18          | 0/18          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                            |
| +++++++G_NMU[0].U_M                   |           | 1/58          | 1/75          | 0/18          | 0/18          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                               |
| ++++++++U_MU                          |           | 1/57          | 1/74          | 0/18          | 0/18          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                          |
| +++++++++I_MUT_GANDX.U_match          |           | 0/56          | 0/73          | 0/18          | 0/18          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                      |
| ++++++++++I_SRL16.U_GANDX_SRL16       |           | 56/56         | 73/73         | 18/18         | 18/18         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16                |
| ++nsgpio                              |           | 245/245       | 161/161       | 199/199       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/nsgpio                                                                                                      |
| ++pic                                 |           | 235/247       | 204/204       | 213/225       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/pic                                                                                                         |
| +++priority_enc                       |           | 12/12         | 0/0           | 12/12         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/pic/priority_enc                                                                                            |
| ++priority_enc                        |           | 15/15         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/priority_enc                                                                                                |
| ++ram_loader                          |           | 64/64         | 71/71         | 28/28         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/ram_loader                                                                                                  |
| ++rx_control                          |           | 161/364       | 70/187        | 257/496       | 0/134         | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control                                                                                                  |
| +++commandfifo                        |           | 39/39         | 5/5           | 74/74         | 64/64         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/commandfifo                                                                                      |
| +++rxfifo                             |           | 0/104         | 0/46          | 0/154         | 0/70          | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/rxfifo                                                                                           |
| ++++head_fifo                         |           | 30/30         | 6/6           | 51/51         | 36/36         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/rxfifo/head_fifo                                                                                 |
| ++++middle_fifo                       |           | 46/46         | 34/34         | 53/53         | 0/0           | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/rxfifo/middle_fifo                                                                               |
| +++++ram                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/rxfifo/middle_fifo/ram                                                                           |
| ++++tail_fifo                         |           | 28/28         | 6/6           | 50/50         | 34/34         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/rxfifo/tail_fifo                                                                                 |
| +++sr_3                               |           | 26/26         | 33/33         | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/sr_3                                                                                             |
| +++sr_4                               |           | 31/31         | 32/32         | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/sr_4                                                                                             |
| +++sr_5                               |           | 3/3           | 1/1           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/rx_control/sr_5                                                                                             |
| ++sd_spi_wb                           |           | 17/59         | 19/40         | 15/78         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sd_spi_wb                                                                                                   |
| +++sd_spi                             |           | 42/42         | 21/21         | 63/63         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sd_spi_wb/sd_spi                                                                                            |
| ++serdes_rx                           |           | 9/103         | 0/91          | 9/91          | 0/34          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/serdes_rx                                                                                                   |
| +++ctrlfifo                           |           | 4/32          | 2/38          | 2/26          | 0/2           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/serdes_rx/ctrlfifo                                                                                          |
| ++++m_infifo                          |           | 28/28         | 36/36         | 24/24         | 2/2           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/serdes_rx/ctrlfifo/m_infifo                                                                                 |
| +++datafifo                           |           | 14/62         | 17/53         | 2/56          | 0/32          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/serdes_rx/datafifo                                                                                          |
| ++++m_infifo                          |           | 48/48         | 36/36         | 54/54         | 32/32         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/serdes_rx/datafifo/m_infifo                                                                                 |
| ++serdes_tx                           |           | 47/105        | 55/98         | 23/96         | 0/36          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/serdes_tx                                                                                                   |
| +++fifo_buf                           |           | 58/58         | 43/43         | 73/73         | 36/36         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/serdes_tx/fifo_buf                                                                                          |
| ++settings_bus                        |           | 41/41         | 42/42         | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus                                                                                                |
| ++settings_bus_crossclock             |           | 1/185         | 0/150         | 1/120         | 0/80          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock                                                                                     |
| +++settings_fifo                      |           | 0/184         | 0/150         | 0/119         | 0/80          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo                                                                       |
| ++++BU2                               |           | 0/184         | 0/150         | 0/119         | 0/80          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2                                                                   |
| +++++U0                               |           | 0/184         | 0/150         | 0/119         | 0/80          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0                                                                |
| ++++++grf.rf                          |           | 0/184         | 0/150         | 0/119         | 0/80          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf                                                         |
| +++++++gcx.clkx                       |           | 28/28         | 32/32         | 12/12         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gcx.clkx                                                |
| +++++++gl0.rd                         |           | 0/16          | 0/13          | 0/15          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.rd                                                  |
| ++++++++gr1.rfwft                     |           | 6/6           | 4/4           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft                                        |
| ++++++++gras.rsts                     |           | 4/4           | 1/1           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts                                        |
| ++++++++rpntr                         |           | 6/6           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.rd/rpntr                                            |
| +++++++gl0.wr                         |           | 1/15          | 0/14          | 1/10          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.wr                                                  |
| ++++++++gwas.wsts                     |           | 5/5           | 2/2           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                        |
| ++++++++wpntr                         |           | 9/9           | 12/12         | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.wr/wpntr                                            |
| +++++++mem                            |           | 37/113        | 40/80         | 0/80          | 0/80          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/mem                                                     |
| ++++++++gdm.dm                        |           | 76/76         | 40/40         | 80/80         | 80/80         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/mem/gdm.dm                                              |
| +++++++rstblk                         |           | 12/12         | 11/11         | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk                                                  |
| ++shared_spi                          |           | 113/444       | 72/229        | 131/667       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/shared_spi                                                                                                  |
| +++clgen                              |           | 30/30         | 19/19         | 46/46         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/shared_spi/clgen                                                                                            |
| +++shift                              |           | 301/301       | 138/138       | 490/490       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/shared_spi/shift                                                                                            |
| ++shared_spi2                         |           | 102/399       | 71/227        | 118/566       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/shared_spi2                                                                                                 |
| +++clgen                              |           | 29/29         | 19/19         | 46/46         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/shared_spi2/clgen                                                                                           |
| +++shift                              |           | 268/268       | 137/137       | 402/402       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/shared_spi2/shift                                                                                           |
| ++sr_adc                              |           | 5/5           | 4/4           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_adc                                                                                                      |
| ++sr_clk                              |           | 2/2           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_clk                                                                                                      |
| ++sr_icache                           |           | 3/3           | 1/1           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_icache                                                                                                   |
| ++sr_led                              |           | 7/7           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_led                                                                                                      |
| ++sr_led_src                          |           | 7/7           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_led_src                                                                                                  |
| ++sr_page                             |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_page                                                                                                     |
| ++sr_phy                              |           | 2/2           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_phy                                                                                                      |
| ++sr_ser                              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sr_ser                                                                                                      |
| ++sys_ram                             |           | 11/619        | 0/133         | 14/1018       | 0/608         | 0/16      | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sys_ram                                                                                                     |
| +++dcache                             |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sys_ram/dcache                                                                                              |
| +++icache                             |           | 598/598       | 131/131       | 995/995       | 608/608       | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sys_ram/icache                                                                                              |
| +++sys_ram                            |           | 9/9           | 0/0           | 9/9           | 0/0           | 16/16     | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sys_ram/sys_ram                                                                                             |
| ++sysctrl                             |           | 23/23         | 24/24         | 5/5           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/sysctrl                                                                                                     |
| ++time_sync                           |           | 162/297       | 200/307       | 109/230       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/time_sync                                                                                                   |
| +++time_receiver                      |           | 49/74         | 49/49         | 23/64         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/time_sync/time_receiver                                                                                     |
| ++++decode_8b10b                      |           | 25/25         | 0/0           | 41/41         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/time_sync/time_receiver/decode_8b10b                                                                        |
| +++time_sender                        |           | 48/61         | 58/58         | 36/57         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/time_sync/time_sender                                                                                       |
| ++++encode_8b10b                      |           | 13/13         | 0/0           | 21/21         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/time_sync/time_sender/encode_8b10b                                                                          |
| ++timer                               |           | 56/56         | 65/65         | 29/29         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/timer                                                                                                       |
| ++tx_control                          |           | 13/125        | 6/59          | 19/185        | 0/67          | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control                                                                                                  |
| +++ctrlfifo                           |           | 9/9           | 6/6           | 12/12         | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control/ctrlfifo                                                                                         |
| +++sr_3                               |           | 3/3           | 1/1           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control/sr_3                                                                                             |
| +++txctrlfifo                         |           | 0/100         | 0/46          | 0/151         | 0/66          | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control/txctrlfifo                                                                                       |
| ++++head_fifo                         |           | 28/28         | 6/6           | 48/48         | 33/33         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control/txctrlfifo/head_fifo                                                                             |
| ++++middle_fifo                       |           | 46/46         | 34/34         | 56/56         | 0/0           | 0/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control/txctrlfifo/middle_fifo                                                                           |
| +++++ram                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control/txctrlfifo/middle_fifo/ram                                                                       |
| ++++tail_fifo                         |           | 26/26         | 6/6           | 47/47         | 33/33         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/tx_control/txctrlfifo/tail_fifo                                                                             |
| ++uart                                |           | 31/332        | 25/179        | 33/494        | 0/128         | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart                                                                                                        |
| +++simple_uart_rx                     |           | 41/160        | 29/82         | 63/242        | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx                                                                                         |
| ++++fifo                              |           | 7/119         | 0/53          | 7/179         | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo                                                                                    |
| +++++gen_depth[1].shortfifo           |           | 13/13         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo                                                             |
| +++++gen_depth[2].shortfifo           |           | 11/11         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo                                                             |
| +++++gen_depth[3].shortfifo           |           | 14/14         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo                                                             |
| +++++gen_depth[4].shortfifo           |           | 15/15         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo                                                             |
| +++++gen_depth[5].shortfifo           |           | 14/14         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo                                                             |
| +++++gen_depth[6].shortfifo           |           | 13/13         | 6/6           | 20/20         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo                                                             |
| +++++head                             |           | 12/12         | 6/6           | 20/20         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/head                                                                               |
| +++++tail                             |           | 20/20         | 11/11         | 27/27         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_rx/fifo/tail                                                                               |
| +++simple_uart_tx                     |           | 30/141        | 20/72         | 40/219        | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx                                                                                         |
| ++++fifo                              |           | 7/111         | 0/52          | 7/179         | 0/64          | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo                                                                                    |
| +++++gen_depth[1].shortfifo           |           | 12/12         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo                                                             |
| +++++gen_depth[2].shortfifo           |           | 12/12         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo                                                             |
| +++++gen_depth[3].shortfifo           |           | 12/12         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo                                                             |
| +++++gen_depth[4].shortfifo           |           | 14/14         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo                                                             |
| +++++gen_depth[5].shortfifo           |           | 12/12         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo                                                             |
| +++++gen_depth[6].shortfifo           |           | 13/13         | 6/6           | 20/20         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo                                                             |
| +++++head                             |           | 17/17         | 10/10         | 26/26         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/head                                                                               |
| +++++tail                             |           | 12/12         | 6/6           | 21/21         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/uart/simple_uart_tx/fifo/tail                                                                               |
| ++wb_1master                          |           | 172/172       | 0/0           | 230/230       | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/wb_1master                                                                                                  |
| ++wb_zbt16_b                          |           | 9/9           | 7/7           | 6/6           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | u2_rev3/u2_core/wb_zbt16_b                                                                                                  |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
