
/*
* Copyright (c) 2019 Amlogic, Inc. All rights reserved.
*
* This source code is subject to the terms and conditions defined in below
* which is part of this source code package.
*
* Description:
*/

// Copyright (C) 2019 Amlogic, Inc. All rights reserved.
//
// All information contained herein is Amlogic confidential.
//
// This software is provided to you pursuant to Software License
// Agreement (SLA) with Amlogic Inc ("Amlogic"). This software may be
// used only in accordance with the terms of this agreement.
//
// Redistribution and use in source and binary forms, with or without
// modification is strictly prohibited without prior written permission
// from Amlogic.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#ifndef _VDI_H_
#define _VDI_H_

#include "vpuconfig.h"
#include "vputypes.h"

/************************************************************************/
/* COMMON REGISTERS                                                     */
/************************************************************************/
#define VPU_PRODUCT_NAME_REGISTER                 0x1040
#define VPU_PRODUCT_CODE_REGISTER                 0x1044

#define SUPPORT_MULTI_CORE_IN_ONE_DRIVER
#define MAX_VPU_CORE_NUM MAX_NUM_VPU_CORE

/*
 * Fixed for glibc2.33
 * error: The futex facility returned an unexpected error code.
 *
 */
#define AML_FIXED_FOR_GLIBC_2_33
#define VPU_SHARED_FILE_NAME "/tmp/vpu_mutex.map"
#define VPU_SHARED_FILE_SIZE 4096

#define MAX_VPU_BUFFER_POOL (1000)

#define VpuWriteReg( CORE, ADDR, DATA )                 vdi_write_register( CORE, ADDR, DATA )					// system register write
#define VpuReadReg( CORE, ADDR )                        vdi_read_register( CORE, ADDR )							// system register read
#define VpuWriteMem( CORE, ADDR, DATA, LEN, ENDIAN )    vdi_write_memory( CORE, ADDR, DATA, LEN, ENDIAN )		// system memory write
#define VpuReadMem( CORE, ADDR, DATA, LEN, ENDIAN )     vdi_read_memory( CORE, ADDR, DATA, LEN, ENDIAN )		// system memory read

typedef Uint32 u32;
typedef Int32 s32;
typedef unsigned long ulong;
typedef Int16 s16;
typedef Uint16 u16;
typedef Uint8 u8;
typedef Int8 s8;

typedef struct vpu_bit_firmware_info_t {
    u32 size; /* size of this structure*/
    u32 core_idx;
    u32 reg_base_offset;
    u16 bit_code[512];
} vpu_bit_firmware_info_t;

typedef struct vpudrv_inst_info_t {
    u32 core_idx;
    u32 inst_idx;
    s32 inst_open_count; /* for output only*/
} vpudrv_inst_info_t;

typedef struct vpudrv_intr_info_t {
    u32 timeout;
    s32 intr_reason;
    s32 intr_inst_index;
} vpudrv_intr_info_t;

typedef struct vpu_buffer_t {
    u32 size;
    u32 cached;
    PhysicalAddress phys_addr;
    ulong base;
    ulong virt_addr;
} vpu_buffer_t;

typedef struct vpu_dma_buf_info_t {
    u32 num_planes;
    int fd[3];
    ulong phys_addr[3]; /* phys address for DMA buffer */
} vpu_dma_buf_info_t;




//hoan add for canvas
typedef struct vpu_dma_buf_canvas_info_t {
    u32 num_planes;
	u32 canvas_index;
    int fd[3];
    ulong phys_addr[3]; /* phys address for DMA buffer */
} vpu_dma_buf_canvas_info_t;

//end



struct vpudrv_inst_param_t {
  u32 core_idx;
  u32 inst_idx;
  u32 stream_type;                /*Unkonw:0, H264: 264, H265: 265*/
  int picWidth;
  int picHeight;
  int profile;                    /* encoding profile: 0 auto (H.264 high, H.265 main profile) */
                                  /* H.264 1: baseline 2: Main, 3 High profile*/
  int streamBufSize;              /* the encoded bitstream buffer size in MB (range 1-32)*/
                                  /* 0: use the default value 2MB */
  int frameRateInfo;
  int intraPeriod;                /*A period of intra picture in GOP size */
  int gopOption;                  /*:0 (default), 1:I only 2:IP, 3: IBBBP, 4: IP_SVC1, 5:IP_SVC2*/
                                  /* 6: IP_SVC3, 7: IP_SVC4,  8:CustP*/
  u32 rcMode;                     /*CBR:0, VBR: 1*/
  int bitRate;                    /*target bit rate in kbps*/
  int minQpI;                     /*A minimum QP of I picture for rate control */
  int maxQpI;                     /*A maximum QP of I picture for rate control */
  int minQpP;                     /*A minimum QP of P picture for rate control */
  int maxQpP;                     /*A maximum QP of P picture for rate control */
  int minQpB;                     /*A minimum QP of B picture for rate control */
  int maxQpB;                     /*A maximum QP of B picture for rate control */
  int maxDeltaQp;              /*A maximum delta QP for HVS */

  int independSliceMode;          /*A slice mode for independent slice 0 : no multi-slice*/
                                  /*1 : slice in MB(CTU) number*/
  int independSliceModeArg;       /*The number of CTU for a slice when independSliceMode */
								  /*is set with 1 */
  int dependSliceMode;            /*A slice mode for independent slice (for HEVC only)*/
                                  /*0 : no multi-slice 1 : slice in CTU number */
								  /*2 : slice in number of byte*/
  int dependSliceModeArg;         /*The number of CTU or bytes for a slice when*/
                                  /*dependSliceMode is set with 1 or 2*/

  int intraRefreshMode;           /*refresh mode select */
                                  /*0: no refresh, 1:row 2:column, 3: step size in MB(CTU)*/
                                  /*4 (for HEVC only): Adaptive intra refresh */
  int IntraRefreshArg;            /*The number of consecutive MB(CTU) rows(row mode),The*/
                                  /*number of consecutive MB(CTU) columns(column mode), */
								  /*A step size in MB(CTU) (step size mode),The* number*/
                                  /* The number of Intra CTUs to be encoded in a picture*/
								  /*(Adaptive mode)*/
  int custQpDelta;
};

#define VPUDRV_BUF_LEN  vpu_buffer_t
#define VPUDRV_INST_LEN  vpudrv_inst_info_t
#define VPUDRV_DMABUF_LEN vpu_dma_buf_info_t
//hoan add for canvas
#define VPUDRV_DMABUF_CANVAS_LEN vpu_dma_buf_canvas_info_t
//end

#define VPUDRV_INST_PARAM_LEN struct vpudrv_inst_param_t

#define VDI_MAGIC  'V'
#define VDI_IOCTL_ALLOCATE_PHYSICAL_MEMORY \
    _IOW(VDI_MAGIC, 0, VPUDRV_BUF_LEN)

#define VDI_IOCTL_FREE_PHYSICALMEMORY \
    _IOW(VDI_MAGIC, 1, VPUDRV_BUF_LEN)

#define VDI_IOCTL_WAIT_INTERRUPT \
    _IOW(VDI_MAGIC, 2, vpudrv_intr_info_t)

#define VDI_IOCTL_SET_CLOCK_GATE \
    _IOW(VDI_MAGIC, 3, u32)

#define VDI_IOCTL_RESET \
    _IOW(VDI_MAGIC, 4, u32)

#define VDI_IOCTL_GET_INSTANCE_POOL \
    _IOW(VDI_MAGIC, 5, VPUDRV_BUF_LEN)

#define VDI_IOCTL_GET_COMMON_MEMORY \
    _IOW(VDI_MAGIC, 6, VPUDRV_BUF_LEN)

#define VDI_IOCTL_GET_RESERVED_VIDEO_MEMORY_INFO \
    _IOW(VDI_MAGIC, 8, VPUDRV_BUF_LEN)

#define VDI_IOCTL_OPEN_INSTANCE \
    _IOW(VDI_MAGIC, 9, VPUDRV_INST_LEN)

#define VDI_IOCTL_CLOSE_INSTANCE \
    _IOW(VDI_MAGIC, 10, VPUDRV_INST_LEN)

#define VDI_IOCTL_GET_INSTANCE_NUM \
    _IOW(VDI_MAGIC, 11, VPUDRV_INST_LEN)

#define VDI_IOCTL_GET_REGISTER_INFO \
    _IOW(VDI_MAGIC, 12, VPUDRV_BUF_LEN)

#define VDI_IOCTL_GET_FREE_MEM_SIZE	\
    _IOW(VDI_MAGIC, 13, u32)

#define VDI_IOCTL_FLUSH_BUFFER \
    _IOW(VDI_MAGIC, 14, VPUDRV_BUF_LEN)

#define VDI_IOCTL_CACHE_INV_BUFFER \
    _IOW(VDI_MAGIC, 15, VPUDRV_BUF_LEN)

#define VDI_IOCTL_CONFIG_DMA \
    _IOW(VDI_MAGIC, 16, VPUDRV_DMABUF_LEN)



#define VDI_IOCTL_UNMAP_DMA \
    _IOW(VDI_MAGIC, 17, VPUDRV_DMABUF_LEN)

#define VDI_IOCTL_SYNC_INSTANCE_PARAM \
	_IOW(VDI_MAGIC, 18, VPUDRV_INST_PARAM_LEN)
//hoan add for canvas
#define VDI_IOCTL_READ_CANVAS \
	_IOW(VDI_MAGIC, 20, VPUDRV_DMABUF_CANVAS_LEN)
//end

typedef enum {
    VDI_LITTLE_ENDIAN = 0,      /* 64bit LE */
    VDI_BIG_ENDIAN,             /* 64bit BE */
    VDI_32BIT_LITTLE_ENDIAN,
    VDI_32BIT_BIG_ENDIAN,
    /* VPU PRODUCTS */
    VDI_128BIT_LITTLE_ENDIAN    = 16,
    VDI_128BIT_LE_BYTE_SWAP,
    VDI_128BIT_LE_WORD_SWAP,
    VDI_128BIT_LE_WORD_BYTE_SWAP,
    VDI_128BIT_LE_DWORD_SWAP,
    VDI_128BIT_LE_DWORD_BYTE_SWAP,
    VDI_128BIT_LE_DWORD_WORD_SWAP,
    VDI_128BIT_LE_DWORD_WORD_BYTE_SWAP,
    VDI_128BIT_BE_DWORD_WORD_BYTE_SWAP,
    VDI_128BIT_BE_DWORD_WORD_SWAP,
    VDI_128BIT_BE_DWORD_BYTE_SWAP,
    VDI_128BIT_BE_DWORD_SWAP,
    VDI_128BIT_BE_WORD_BYTE_SWAP,
    VDI_128BIT_BE_WORD_SWAP,
    VDI_128BIT_BE_BYTE_SWAP,
    VDI_128BIT_BIG_ENDIAN        = 31,
    VDI_ENDIAN_MAX
} EndianMode;

#define VDI_128BIT_ENDIAN_MASK      0xf

typedef struct vpu_instance_pool_t {
    /* Since VDI don't know the size of CodecInst structure, VDI should have
    the enough space not to overflow. */
    u8 codecInstPool[MAX_NUM_INSTANCE][MAX_INST_HANDLE_SIZE];
    vpu_buffer_t vpu_common_buffer;
    u32 vpu_instance_num;
    u8 instance_pool_inited;
    void* pendingInst;
    u32 pendingInstIdxPlus1;
    u32 lastPerformanceCycles;
} vpu_instance_pool_t;

#if defined (__cplusplus)
extern "C" {
#endif
    int vdi_probe(u32 core_idx);
    int vdi_init(u32 core_idx);
    int vdi_release(u32 core_idx);	//this function may be called only at system off.

    vpu_instance_pool_t * vdi_get_instance_pool(u32 core_idx);
    int vdi_allocate_common_memory(u32 core_idx);
    int vdi_get_common_memory(u32 core_idx, vpu_buffer_t *vb);
    int vdi_allocate_dma_memory(u32 core_idx, vpu_buffer_t *vb, int memTypes, int instIndex);
    int vdi_attach_dma_memory(u32 core_idx, vpu_buffer_t *vb);
    void vdi_free_dma_memory(u32 core_idx, vpu_buffer_t *vb, int memTypes, int instIndex);
    int vdi_get_sram_memory(u32 core_idx, vpu_buffer_t *vb);
    int vdi_dettach_dma_memory(u32 core_idx, vpu_buffer_t *vb);
    int vdi_flush_memory(u32 core_idx, vpu_buffer_t *vb);
    int vdi_invalidate_memory(u32 core_idx, vpu_buffer_t *vb);
    int vdi_config_dma(u32 core_idx, vpu_dma_buf_info_t *info);
    int vdi_unmap_dma(u32 core_idx, vpu_dma_buf_info_t *info);

    int vdi_wait_interrupt(u32 coreIdx, u32 instIdx, int timeout);

    int vdi_wait_vpu_busy(u32 core_idx, int timeout, unsigned int addr_bit_busy_flag);
    int vdi_wait_vcpu_bus_busy(u32 core_idx, int timeout, unsigned int addr_bit_busy_flag);
    int vdi_wait_bus_busy(u32 core_idx, int timeout, unsigned int gdi_busy_flag);
    int vdi_hw_reset(u32 core_idx);

    int vdi_set_clock_gate(u32 core_idx, int enable);
    int vdi_get_clock_gate(u32 core_idx);
    /**
     * @brief       make clock stable before changing clock frequency
     * @detail      Before inoking vdi_set_clock_freg() caller MUST invoke vdi_ready_change_clock() function.
     *              after changing clock frequency caller also invoke vdi_done_change_clock() function.
     * @return  0   failure
     *          1   success
     */
    int vdi_ready_change_clock(u32 core_idx);
    int vdi_set_change_clock(u32 core_idx, unsigned long clock_mask);
    int vdi_done_change_clock(u32 core_idx);

    u32  vdi_get_instance_num(u32 core_idx);

    void vdi_write_register(u32 core_idx, unsigned int addr, unsigned int data);
    unsigned int vdi_read_register(u32 core_idx, unsigned int addr);
    void vdi_fio_write_register(u32 core_idx, unsigned int addr, unsigned int data);
    unsigned int vdi_fio_read_register(u32 core_idx, unsigned int addr);
    int vdi_clear_memory(u32 core_idx, PhysicalAddress addr, int len, int endian);
    int vdi_set_memory(u32 core_idx, PhysicalAddress addr, int len, int endian, Uint32 data);
    int vdi_write_memory(u32 core_idx, PhysicalAddress addr, unsigned char *data, int len, int endian);
    int vdi_read_memory(u32 core_idx, PhysicalAddress addr, unsigned char *data, int len, int endian);

    int vdi_lock(u32 core_idx);
    void vdi_unlock(u32 core_idx);
    int vdi_disp_lock(u32 core_idx);
    void vdi_disp_unlock(u32 core_idx);
    int vdi_open_instance(u32 core_idx, u32 inst_idx);
    int vdi_close_instance(u32 core_idx, u32 inst_idx);
    int vdi_set_bit_firmware_to_pm(u32 core_idx, const u16 *code);
    int vdi_get_system_endian(u32 core_idx);
    int vdi_convert_endian(u32 core_idx, unsigned int endian);
	int vdi_sys_sync_inst_param(struct vpudrv_inst_param_t *pvip);

#if defined(SUPPORT_SW_UART) || defined(SUPPORT_SW_UART_V2)
	int vdi_get_task_num(u32 core_idx);
#endif
#if defined (__cplusplus)
}
#endif

#endif//#ifndef _VDI_H_
