$date
	Wed Jun 12 22:01:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_signal_generator $end
$var wire 1 ! phi_r $end
$var wire 1 " phi_p $end
$var wire 1 # phi_l2 $end
$var wire 1 $ phi_l1 $end
$var reg 1 % clk $end
$var reg 4 & sel [3:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 4 ' sel [3:0] $end
$var reg 6 ( l_counter [5:0] $end
$var reg 14 ) p_counter [13:0] $end
$var reg 1 $ phi_l1 $end
$var reg 1 # phi_l2 $end
$var reg 1 " phi_p $end
$var reg 1 ! phi_r $end
$var reg 6 * r_counter [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
0%
x$
x#
x"
x!
$end
#10000
b1 *
b1 (
1%
#20000
0%
#30000
b10 *
b10 (
1%
#40000
0%
#50000
b11 *
b11 (
1%
#60000
0%
#70000
b0 *
b100 (
1%
#80000
0%
#90000
b1 *
b101 (
1%
#100000
0%
b1010 &
b1010 '
#110000
b10 *
b110 (
1%
#120000
0%
#130000
b11 *
b0 (
1%
#140000
0%
#150000
b0 *
b1 (
1%
#160000
0%
#170000
b1 *
b10 (
1%
#180000
0%
#190000
b10 *
b11 (
1%
#200000
0%
b101 &
b101 '
#210000
b11 *
b100 (
1%
#220000
0%
#230000
b0 *
b101 (
1%
#240000
0%
#250000
b1 *
b110 (
1%
#260000
0%
#270000
b10 *
b0 (
1%
#280000
0%
#290000
b11 *
b1 (
1%
#300000
0%
