Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 16 05:07:23 2025
| Host         : xy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              89 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             161 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |               Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  pll_inst/inst/clk_out1 | uart_inst/tx_i_1_n_0                     | twin_controller_inst/bbstub_locked |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1 | uart_inst/rx_bit_cnt                     | twin_controller_inst/bbstub_locked |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1 | uart_inst/tx_bit_cnt                     | twin_controller_inst/bbstub_locked |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1 | twin_controller_inst/send_cnt[4]_i_1_n_0 | twin_controller_inst/bbstub_locked |                1 |              5 |         5.00 |
|  pll_inst/inst/clk_out2 |                                          | twin_controller_inst/bbstub_locked |                1 |              5 |         5.00 |
|  pll_inst/inst/clk_out1 | twin_controller_inst/tx_start_next       | twin_controller_inst/bbstub_locked |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out1 | uart_inst/rx_data[7]_i_1_n_0             | twin_controller_inst/bbstub_locked |                4 |              8 |         2.00 |
|  pll_inst/inst/clk_out1 | uart_inst/rx_shift_1                     | twin_controller_inst/bbstub_locked |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out1 | uart_inst/tx_shift                       | twin_controller_inst/bbstub_locked |                2 |              9 |         4.50 |
|  pll_inst/inst/clk_out1 | uart_inst/rx_cnt_2                       | twin_controller_inst/bbstub_locked |                3 |             13 |         4.33 |
|  pll_inst/inst/clk_out1 | uart_inst/rx_ready_cnt[12]_i_1_n_0       | twin_controller_inst/bbstub_locked |                3 |             13 |         4.33 |
|  pll_inst/inst/clk_out1 | uart_inst/tx_cnt_0                       | twin_controller_inst/bbstub_locked |                3 |             13 |         4.33 |
|  pll_inst/inst/clk_out1 | uart_inst/E[0]                           | twin_controller_inst/bbstub_locked |               18 |             75 |         4.17 |
|  pll_inst/inst/clk_out1 |                                          | twin_controller_inst/bbstub_locked |               31 |             84 |         2.71 |
+-------------------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+


