{
  "testFile": {
    "id": "moore_fsm_style_medium",
    "filename": "10_moore_fsm_style_medium.vhd",
    "category": "style",
    "difficulty": "medium"
  },
  "groundTruth": {
    "issues": [
      {
        "id": "old_style_clock_edge",
        "description": "Old-style clock edge detection using 'event attribute instead of falling_edge function",
        "lines": [{ "start": 19, "end": 19 }],
        "category": "style",
        "severity": "medium",
        "suggestions": [
          "Use falling_edge(clk) instead of (CLK'event and CLK='0')",
          "Modern VHDL functions are more readable and less error-prone"
        ],
        "reasoning": "Using falling_edge(clk) is the modern, recommended approach for detecting falling clock edges. Old-style 'event checks are more verbose and prone to errors."
      },
      {
        "id": "missing_spaces_sensitivity_list",
        "description": "Missing spaces after commas in process sensitivity list",
        "lines": [{ "start": 39, "end": 39 }],
        "category": "style",
        "severity": "medium",
        "suggestions": [
          "Add spaces after commas in sensitivity list: 'process(x0, x1, S0, S1, S2, S3)' instead of 'process(x0,x1,S0,S1,S2,S3)'"
        ],
        "reasoning": "Missing spaces after commas in lists reduces readability and violates VHDL style guidelines for comma-separated lists."
      }
    ],
    "metadata": {
      "totalIssues": 2,
      "criticalIssues": 0,
      "highIssues": 0,
      "mediumIssues": 2,
      "lowIssues": 0,
      "categories": ["style"]
    }
  }
}
