

================================================================
== Vitis HLS Report for 'gramschmidt_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Tue May  6 11:36:26 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gramschmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.445 us|  0.445 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |       87|       87|        12|          4|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       89|    -|
|Register             |        -|     -|      208|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      208|      148|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_115_p2   |         +|   0|  0|  12|           5|           1|
    |newSecond_fu_147_p2  |         +|   0|  0|  18|          10|          10|
    |newFirst_fu_141_p2   |         -|   0|  0|  18|          10|          10|
    |icmp_ln15_fu_109_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          31|          28|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  26|          5|    1|          5|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2       |   9|          2|    5|         10|
    |ap_sig_allocacmp_nrm_load  |   9|          2|   64|        128|
    |i_fu_54                    |   9|          2|    5|         10|
    |nrm_fu_50                  |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  89|         19|  142|        287|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_205                    |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_54                           |   5|   0|    5|          0|
    |icmp_ln15_reg_196                 |   1|   0|    1|          0|
    |icmp_ln15_reg_196_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_reg_216                       |  64|   0|   64|          0|
    |nrm_fu_50                         |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 208|   0|  208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_din0    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_din1    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_opcode  |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_dout0   |   in|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1126_p_ce      |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_din0    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_din1    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_dout0   |   in|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|grp_fu_1130_p_ce      |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_15_2|  return value|
|zext_ln20             |   in|    5|     ap_none|                             zext_ln20|        scalar|
|A_address0            |  out|   10|   ap_memory|                                     A|         array|
|A_ce0                 |  out|    1|   ap_memory|                                     A|         array|
|A_q0                  |   in|   64|   ap_memory|                                     A|         array|
|nrm_out               |  out|   64|      ap_vld|                               nrm_out|       pointer|
|nrm_out_ap_vld        |  out|    1|      ap_vld|                               nrm_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

