Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jun 18 09:27:50 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file pmodNIC100_control_sets_placed.rpt
| Design       : pmodNIC100
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              19 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             151 |           52 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |                                                            | rst_i_IBUF       |                1 |              1 |
|  clk_i_IBUF_BUFG | SPI/spi_mosi_o_i_1_n_0                                     | SPI/rst_i        |                1 |              1 |
|  clk_i_IBUF_BUFG | EthernetController/status_debug_o[1]_i_1_n_0               | rst_i_IBUF       |                3 |              6 |
|  clk_i_IBUF_BUFG | EthernetController/FSM_sequential_control_state[6]_i_1_n_0 | rst_i_IBUF       |                5 |              7 |
|  clk_i_IBUF_BUFG | SPI/rd_data[7]_i_1_n_0                                     | SPI/rst_i        |                2 |              8 |
|  clk_i_IBUF_BUFG | EthernetController/debug_var[15]_i_1_n_0                   | rst_i_IBUF       |                2 |              8 |
|  clk_i_IBUF_BUFG | EthernetController/buf[15]_i_1_n_0                         | rst_i_IBUF       |                3 |              8 |
|  clk_i_IBUF_BUFG | EthernetController/buf[7]_i_1_n_0                          | rst_i_IBUF       |                4 |              8 |
|  clk_i_IBUF_BUFG | EthernetController/debug_len[4]_i_1_n_0                    | rst_i_IBUF       |                3 |             10 |
|  clk_i_IBUF_BUFG |                                                            | SPI/rst_i        |                6 |             18 |
|  clk_i_IBUF_BUFG | EthernetController/k[31]_i_1_n_0                           | rst_i_IBUF       |                6 |             31 |
|  clk_i_IBUF_BUFG | EthernetController/l[31]_i_1_n_0                           | rst_i_IBUF       |                8 |             32 |
|  clk_i_IBUF_BUFG | EthernetController/j[31]_i_1_n_0                           | rst_i_IBUF       |               15 |             32 |
+------------------+------------------------------------------------------------+------------------+------------------+----------------+


