Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 30 11:18:25 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: uut_t/p_CURRENT_STATE_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut_t/p_CURRENT_STATE_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut_t/p_CURRENT_STATE_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut_t/p_TIME_BLINK_ENDED_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.291        0.000                      0                  929        0.134        0.000                      0                  929        3.500        0.000                       0                   421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.291        0.000                      0                  929        0.134        0.000                      0                  929        3.500        0.000                       0                   421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 uut_t/p_TIMER_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.456ns (8.942%)  route 4.644ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.862     5.960    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  uut_t/p_TIMER_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDRE (Prop_fdre_C_Q)         0.456     6.416 r  uut_t/p_TIMER_RESET_reg/Q
                         net (fo=229, routed)         4.644    11.059    uut_t/U1/SR[0]
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.603    13.391    uut_t/U1/sysclk_IBUF_BUFG
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[15]/C
                         clock pessimism              0.424    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X99Y64         FDRE (Setup_fdre_C_R)       -0.429    13.350    uut_t/U1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 uut_t/p_TIMER_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.456ns (8.942%)  route 4.644ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.862     5.960    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  uut_t/p_TIMER_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDRE (Prop_fdre_C_Q)         0.456     6.416 r  uut_t/p_TIMER_RESET_reg/Q
                         net (fo=229, routed)         4.644    11.059    uut_t/U1/SR[0]
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.603    13.391    uut_t/U1/sysclk_IBUF_BUFG
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[16]/C
                         clock pessimism              0.424    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X99Y64         FDRE (Setup_fdre_C_R)       -0.429    13.350    uut_t/U1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 uut_t/p_TIMER_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.456ns (8.942%)  route 4.644ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.862     5.960    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  uut_t/p_TIMER_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDRE (Prop_fdre_C_Q)         0.456     6.416 r  uut_t/p_TIMER_RESET_reg/Q
                         net (fo=229, routed)         4.644    11.059    uut_t/U1/SR[0]
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.603    13.391    uut_t/U1/sysclk_IBUF_BUFG
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[17]/C
                         clock pessimism              0.424    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X99Y64         FDRE (Setup_fdre_C_R)       -0.429    13.350    uut_t/U1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 uut_t/p_TIMER_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.456ns (8.942%)  route 4.644ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.862     5.960    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  uut_t/p_TIMER_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDRE (Prop_fdre_C_Q)         0.456     6.416 r  uut_t/p_TIMER_RESET_reg/Q
                         net (fo=229, routed)         4.644    11.059    uut_t/U1/SR[0]
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.603    13.391    uut_t/U1/sysclk_IBUF_BUFG
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[23]/C
                         clock pessimism              0.424    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X99Y64         FDRE (Setup_fdre_C_R)       -0.429    13.350    uut_t/U1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 uut_t/p_TIMER_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.456ns (8.942%)  route 4.644ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.862     5.960    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  uut_t/p_TIMER_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDRE (Prop_fdre_C_Q)         0.456     6.416 r  uut_t/p_TIMER_RESET_reg/Q
                         net (fo=229, routed)         4.644    11.059    uut_t/U1/SR[0]
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.603    13.391    uut_t/U1/sysclk_IBUF_BUFG
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[24]/C
                         clock pessimism              0.424    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X99Y64         FDRE (Setup_fdre_C_R)       -0.429    13.350    uut_t/U1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 uut_t/p_TIMER_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.456ns (8.942%)  route 4.644ns (91.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.960ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.862     5.960    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  uut_t/p_TIMER_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDRE (Prop_fdre_C_Q)         0.456     6.416 r  uut_t/p_TIMER_RESET_reg/Q
                         net (fo=229, routed)         4.644    11.059    uut_t/U1/SR[0]
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.603    13.391    uut_t/U1/sysclk_IBUF_BUFG
    SLICE_X99Y64         FDRE                                         r  uut_t/U1/counter_reg[25]/C
                         clock pessimism              0.424    13.815    
                         clock uncertainty           -0.035    13.779    
    SLICE_X99Y64         FDRE (Setup_fdre_C_R)       -0.429    13.350    uut_t/U1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.818ns (54.741%)  route 2.330ns (45.259%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 13.393 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.785     5.883    sysclk_IBUF_BUFG
    SLICE_X102Y55        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDRE (Prop_fdre_C_Q)         0.518     6.401 r  count_reg[2]/Q
                         net (fo=2, routed)           0.477     6.878    count_reg[2]
    SLICE_X104Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.535 r  led5_r_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.535    led5_r_reg_i_33_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  led5_r_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.652    led5_r_reg_i_31_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  led5_r_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.769    led5_r_reg_i_30_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  led5_r_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.886    led5_r_reg_i_21_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  led5_r_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.003    led5_r_reg_i_20_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  led5_r_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.120    led5_r_reg_i_14_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  led5_r_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.237    led5_r_reg_i_13_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.476 f  led5_r_reg_i_3/O[2]
                         net (fo=8, routed)           0.827     9.303    led5_r_reg_i_3_n_5
    SLICE_X103Y59        LUT2 (Prop_lut2_I0_O)        0.301     9.604 r  count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.604    count[0]_i_4_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.005 r  count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.026    11.031    clear
    SLICE_X102Y62        FDRE                                         r  count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.605    13.393    sysclk_IBUF_BUFG
    SLICE_X102Y62        FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.461    13.854    
                         clock uncertainty           -0.035    13.818    
    SLICE_X102Y62        FDRE (Setup_fdre_C_R)       -0.426    13.392    count_reg[28]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.818ns (54.741%)  route 2.330ns (45.259%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 13.393 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.785     5.883    sysclk_IBUF_BUFG
    SLICE_X102Y55        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDRE (Prop_fdre_C_Q)         0.518     6.401 r  count_reg[2]/Q
                         net (fo=2, routed)           0.477     6.878    count_reg[2]
    SLICE_X104Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.535 r  led5_r_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.535    led5_r_reg_i_33_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  led5_r_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.652    led5_r_reg_i_31_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  led5_r_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.769    led5_r_reg_i_30_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  led5_r_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.886    led5_r_reg_i_21_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  led5_r_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.003    led5_r_reg_i_20_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  led5_r_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.120    led5_r_reg_i_14_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  led5_r_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.237    led5_r_reg_i_13_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.476 f  led5_r_reg_i_3/O[2]
                         net (fo=8, routed)           0.827     9.303    led5_r_reg_i_3_n_5
    SLICE_X103Y59        LUT2 (Prop_lut2_I0_O)        0.301     9.604 r  count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.604    count[0]_i_4_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.005 r  count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.026    11.031    clear
    SLICE_X102Y62        FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.605    13.393    sysclk_IBUF_BUFG
    SLICE_X102Y62        FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.461    13.854    
                         clock uncertainty           -0.035    13.818    
    SLICE_X102Y62        FDRE (Setup_fdre_C_R)       -0.426    13.392    count_reg[29]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.818ns (54.741%)  route 2.330ns (45.259%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 13.393 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.785     5.883    sysclk_IBUF_BUFG
    SLICE_X102Y55        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDRE (Prop_fdre_C_Q)         0.518     6.401 r  count_reg[2]/Q
                         net (fo=2, routed)           0.477     6.878    count_reg[2]
    SLICE_X104Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.535 r  led5_r_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.535    led5_r_reg_i_33_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  led5_r_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.652    led5_r_reg_i_31_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  led5_r_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.769    led5_r_reg_i_30_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  led5_r_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.886    led5_r_reg_i_21_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  led5_r_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.003    led5_r_reg_i_20_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  led5_r_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.120    led5_r_reg_i_14_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  led5_r_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.237    led5_r_reg_i_13_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.476 f  led5_r_reg_i_3/O[2]
                         net (fo=8, routed)           0.827     9.303    led5_r_reg_i_3_n_5
    SLICE_X103Y59        LUT2 (Prop_lut2_I0_O)        0.301     9.604 r  count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.604    count[0]_i_4_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.005 r  count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.026    11.031    clear
    SLICE_X102Y62        FDRE                                         r  count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.605    13.393    sysclk_IBUF_BUFG
    SLICE_X102Y62        FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.461    13.854    
                         clock uncertainty           -0.035    13.818    
    SLICE_X102Y62        FDRE (Setup_fdre_C_R)       -0.426    13.392    count_reg[30]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.818ns (54.741%)  route 2.330ns (45.259%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 13.393 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.785     5.883    sysclk_IBUF_BUFG
    SLICE_X102Y55        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDRE (Prop_fdre_C_Q)         0.518     6.401 r  count_reg[2]/Q
                         net (fo=2, routed)           0.477     6.878    count_reg[2]
    SLICE_X104Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.535 r  led5_r_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.535    led5_r_reg_i_33_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  led5_r_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.652    led5_r_reg_i_31_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  led5_r_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.769    led5_r_reg_i_30_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  led5_r_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.886    led5_r_reg_i_21_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  led5_r_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.003    led5_r_reg_i_20_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  led5_r_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.120    led5_r_reg_i_14_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  led5_r_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.237    led5_r_reg_i_13_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.476 f  led5_r_reg_i_3/O[2]
                         net (fo=8, routed)           0.827     9.303    led5_r_reg_i_3_n_5
    SLICE_X103Y59        LUT2 (Prop_lut2_I0_O)        0.301     9.604 r  count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.604    count[0]_i_4_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.005 r  count_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.026    11.031    clear
    SLICE_X102Y62        FDRE                                         r  count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.605    13.393    sysclk_IBUF_BUFG
    SLICE_X102Y62        FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.461    13.854    
                         clock uncertainty           -0.035    13.818    
    SLICE_X102Y62        FDRE (Setup_fdre_C_R)       -0.426    13.392    count_reg[31]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  2.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uut_t/p_NEW_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/p_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.634     1.744    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y57        FDRE                                         r  uut_t/p_NEW_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  uut_t/p_NEW_STATE_reg[2]/Q
                         net (fo=2, routed)           0.068     1.953    uut_t/p_NEW_STATE[2]
    SLICE_X109Y57        FDRE                                         r  uut_t/p_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.904     2.271    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y57        FDRE                                         r  uut_t/p_CURRENT_STATE_reg[2]/C
                         clock pessimism             -0.526     1.744    
    SLICE_X109Y57        FDRE (Hold_fdre_C_D)         0.075     1.819    uut_t/p_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uut_t/p_TIME_STATE_ENDED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/p_NEW_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.634     1.744    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  uut_t/p_TIME_STATE_ENDED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  uut_t/p_TIME_STATE_ENDED_reg/Q
                         net (fo=4, routed)           0.114     1.999    uut_t/p_TIME_STATE_ENDED
    SLICE_X108Y58        LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  uut_t/p_NEW_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.044    uut_t/p_NEW_STATE[0]_i_1_n_0
    SLICE_X108Y58        FDRE                                         r  uut_t/p_NEW_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.904     2.271    uut_t/sysclk_IBUF_BUFG
    SLICE_X108Y58        FDRE                                         r  uut_t/p_NEW_STATE_reg[0]/C
                         clock pessimism             -0.513     1.757    
    SLICE_X108Y58        FDRE (Hold_fdre_C_D)         0.121     1.878    uut_t/p_NEW_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uut_t/p_NEW_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/p_NEW_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.634     1.744    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y57        FDRE                                         r  uut_t/p_NEW_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.141     1.885 r  uut_t/p_NEW_STATE_reg[2]/Q
                         net (fo=2, routed)           0.116     2.001    uut_t/p_NEW_STATE[2]
    SLICE_X109Y57        LUT6 (Prop_lut6_I3_O)        0.045     2.046 r  uut_t/p_NEW_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.046    uut_t/p_NEW_STATE[2]_i_1_n_0
    SLICE_X109Y57        FDRE                                         r  uut_t/p_NEW_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.904     2.271    uut_t/sysclk_IBUF_BUFG
    SLICE_X109Y57        FDRE                                         r  uut_t/p_NEW_STATE_reg[2]/C
                         clock pessimism             -0.526     1.744    
    SLICE_X109Y57        FDRE (Hold_fdre_C_D)         0.091     1.835    uut_t/p_NEW_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut_t/U05/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U05/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.674%)  route 0.177ns (48.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.633     1.743    uut_t/U05/sysclk_IBUF_BUFG
    SLICE_X106Y61        FDRE                                         r  uut_t/U05/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  uut_t/U05/counter_reg[0]/Q
                         net (fo=28, routed)          0.177     2.061    uut_t/U05/counter_reg_n_0_[0]
    SLICE_X108Y60        LUT3 (Prop_lut3_I0_O)        0.048     2.109 r  uut_t/U05/counter[3]_i_1__5/O
                         net (fo=1, routed)           0.000     2.109    uut_t/U05/counter[3]
    SLICE_X108Y60        FDRE                                         r  uut_t/U05/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.903     2.270    uut_t/U05/sysclk_IBUF_BUFG
    SLICE_X108Y60        FDRE                                         r  uut_t/U05/counter_reg[3]/C
                         clock pessimism             -0.510     1.759    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.131     1.890    uut_t/U05/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uut_t/U5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U5/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.401%)  route 0.169ns (47.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.608     1.718    uut_t/U5/sysclk_IBUF_BUFG
    SLICE_X103Y54        FDRE                                         r  uut_t/U5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  uut_t/U5/counter_reg[0]/Q
                         net (fo=32, routed)          0.169     2.028    uut_t/U5/counter_reg_n_0_[0]
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.045     2.073 r  uut_t/U5/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000     2.073    uut_t/U5/counter[22]
    SLICE_X102Y54        FDRE                                         r  uut_t/U5/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.878     2.245    uut_t/U5/sysclk_IBUF_BUFG
    SLICE_X102Y54        FDRE                                         r  uut_t/U5/counter_reg[22]/C
                         clock pessimism             -0.513     1.731    
    SLICE_X102Y54        FDRE (Hold_fdre_C_D)         0.120     1.851    uut_t/U5/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut_t/U5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U5/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.817%)  route 0.173ns (48.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.608     1.718    uut_t/U5/sysclk_IBUF_BUFG
    SLICE_X103Y54        FDRE                                         r  uut_t/U5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  uut_t/U5/counter_reg[0]/Q
                         net (fo=32, routed)          0.173     2.032    uut_t/U5/counter_reg_n_0_[0]
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.045     2.077 r  uut_t/U5/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.077    uut_t/U5/counter[24]
    SLICE_X102Y54        FDRE                                         r  uut_t/U5/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.878     2.245    uut_t/U5/sysclk_IBUF_BUFG
    SLICE_X102Y54        FDRE                                         r  uut_t/U5/counter_reg[24]/C
                         clock pessimism             -0.513     1.731    
    SLICE_X102Y54        FDRE (Hold_fdre_C_D)         0.121     1.852    uut_t/U5/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uut_t/U05/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U05/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.274%)  route 0.177ns (48.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.633     1.743    uut_t/U05/sysclk_IBUF_BUFG
    SLICE_X106Y61        FDRE                                         r  uut_t/U05/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141     1.884 r  uut_t/U05/counter_reg[0]/Q
                         net (fo=28, routed)          0.177     2.061    uut_t/U05/counter_reg_n_0_[0]
    SLICE_X108Y60        LUT3 (Prop_lut3_I0_O)        0.045     2.106 r  uut_t/U05/counter[2]_i_1__5/O
                         net (fo=1, routed)           0.000     2.106    uut_t/U05/counter[2]
    SLICE_X108Y60        FDRE                                         r  uut_t/U05/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.903     2.270    uut_t/U05/sysclk_IBUF_BUFG
    SLICE_X108Y60        FDRE                                         r  uut_t/U05/counter_reg[2]/C
                         clock pessimism             -0.510     1.759    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.120     1.879    uut_t/U05/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uut_t/U5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U5/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.467%)  route 0.206ns (52.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.608     1.718    uut_t/U5/sysclk_IBUF_BUFG
    SLICE_X103Y54        FDRE                                         r  uut_t/U5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  uut_t/U5/counter_reg[0]/Q
                         net (fo=32, routed)          0.206     2.065    uut_t/U5/counter_reg_n_0_[0]
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.045     2.110 r  uut_t/U5/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.110    uut_t/U5/counter[27]
    SLICE_X104Y54        FDRE                                         r  uut_t/U5/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.879     2.246    uut_t/U5/sysclk_IBUF_BUFG
    SLICE_X104Y54        FDRE                                         r  uut_t/U5/counter_reg[27]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X104Y54        FDRE (Hold_fdre_C_D)         0.121     1.876    uut_t/U5/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uut_t/U4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U4/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.363%)  route 0.183ns (49.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.607     1.717    uut_t/U4/sysclk_IBUF_BUFG
    SLICE_X95Y56         FDRE                                         r  uut_t/U4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  uut_t/U4/counter_reg[0]/Q
                         net (fo=31, routed)          0.183     2.041    uut_t/U4/counter_reg_n_0_[0]
    SLICE_X94Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.086 r  uut_t/U4/counter[23]_i_1__3/O
                         net (fo=1, routed)           0.000     2.086    uut_t/U4/counter[23]
    SLICE_X94Y56         FDRE                                         r  uut_t/U4/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.877     2.244    uut_t/U4/sysclk_IBUF_BUFG
    SLICE_X94Y56         FDRE                                         r  uut_t/U4/counter_reg[23]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X94Y56         FDRE (Hold_fdre_C_D)         0.120     1.850    uut_t/U4/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uut_t/U4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut_t/U4/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.823%)  route 0.187ns (50.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.607     1.717    uut_t/U4/sysclk_IBUF_BUFG
    SLICE_X95Y56         FDRE                                         r  uut_t/U4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y56         FDRE (Prop_fdre_C_Q)         0.141     1.858 r  uut_t/U4/counter_reg[0]/Q
                         net (fo=31, routed)          0.187     2.045    uut_t/U4/counter_reg_n_0_[0]
    SLICE_X94Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.090 r  uut_t/U4/counter[24]_i_1__3/O
                         net (fo=1, routed)           0.000     2.090    uut_t/U4/counter[24]
    SLICE_X94Y56         FDRE                                         r  uut_t/U4/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.877     2.244    uut_t/U4/sysclk_IBUF_BUFG
    SLICE_X94Y56         FDRE                                         r  uut_t/U4/counter_reg[24]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X94Y56         FDRE (Hold_fdre_C_D)         0.121     1.851    uut_t/U4/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y59   FSM_onehot_current_speed_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y59   FSM_onehot_current_speed_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y59   FSM_onehot_current_speed_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y62   alarm_debounce/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y62   alarm_debounce/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y63   alarm_debounce/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y62   alarm_debounce/pulse_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y63   alarm_debounce/state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y58   backward_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y62   count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y62   count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y62   count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y62   count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y62   speed_debounce/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y62   speed_debounce/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y62   speed_debounce/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y62   speed_debounce/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y58   backward_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y58   loop_debounce/pulse_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y59   FSM_onehot_current_speed_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y59   FSM_onehot_current_speed_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y59   FSM_onehot_current_speed_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y62   alarm_debounce/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y62   alarm_debounce/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y63   alarm_debounce/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y62   alarm_debounce/pulse_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y63   alarm_debounce/state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y58   backward_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y61   count_reg[26]/C



