

================================================================
== Vivado HLS Report for 'leading_ones_templat'
================================================================
* Date:           Thu Apr  8 05:50:03 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.483 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_leading_ones_32_s_fu_12  |leading_ones_32_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +----------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    226|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    226|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------+---------+-------+---+-----+-----+
    |             Instance             |       Module      | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------+-------------------+---------+-------+---+-----+-----+
    |call_ret_leading_ones_32_s_fu_12  |leading_ones_32_s  |        0|      0|  0|  226|    0|
    +----------------------------------+-------------------+---------+-------+---+-----+-----+
    |Total                             |                   |        0|      0|  0|  226|    0|
    +----------------------------------+-------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | leading_ones_templat | return value |
|ap_return_0  | out |    1| ap_ctrl_hs | leading_ones_templat | return value |
|ap_return_1  | out |    5| ap_ctrl_hs | leading_ones_templat | return value |
|din_V_read   |  in |   32|   ap_none  |      din_V_read      |    scalar    |
+-------------+-----+-----+------------+----------------------+--------------+

