# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do my_first_fpga_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/my_first_fpga {C:/intelFPGA_lite/my_first_fpga/sillyfunction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Sep 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/my_first_fpga" C:/intelFPGA_lite/my_first_fpga/sillyfunction.v 
# -- Compiling module sillyfunction
# 
# Top level modules:
# 	sillyfunction
# End time: 21:21:58 on Sep 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/my_first_fpga {C:/intelFPGA_lite/my_first_fpga/test_bench_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Sep 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/my_first_fpga" C:/intelFPGA_lite/my_first_fpga/test_bench_1.v 
# -- Compiling module test_bench_1
# 
# Top level modules:
# 	test_bench_1
# End time: 21:21:58 on Sep 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  test_bench_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" test_bench_1 
# Start time: 21:21:58 on Sep 17,2021
# Loading work.test_bench_1
# Loading work.sillyfunction
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Printed by monitor command!, a=0,b=0,c=0 => y=0
# Printed by monitor command!, a=0,b=0,c=1 => y=0
# Printed by monitor command!, a=0,b=1,c=0 => y=0
# Printed by monitor command!, a=0,b=1,c=1 => y=1
# Printed by monitor command!, a=1,b=0,c=0 => y=1
# Printed by monitor command!, a=1,b=0,c=1 => y=0
# Printed by monitor command!, a=1,b=1,c=0 => y=1
# Printed by monitor command!, a=1,b=1,c=1 => y=1
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
# could not find dataflow window
add dataflow  \
sim:/test_bench_1/i
# could not find dataflow window
# WARNING: No extended dataflow license exists
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add dataflow  \
sim:/test_bench_1/i
add wave -position insertpoint  \
sim:/test_bench_1/y_out
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 23:39:16 on Sep 17,2021, Elapsed time: 2:17:18
# Errors: 5, Warnings: 1
