{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/shadow-monarch/projects/sram_uvc/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid20829.json",
   "__class__": "Path"
  },
  1726343684.2312207,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_sequencer.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        8,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_if.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        5,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "uvm_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        1,
        9
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_seqs.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        9,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "uvm_macros.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        2,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_driver.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        10,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_monitor.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        7,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_agent_config.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        11,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_agent.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        12,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_packet.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        4,
        10
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_env.sv",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        14,
        10
       ]
      ],
      "__class__": "IncludedPath"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_seqs.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent_config.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/tb/tb_top.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_agent",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_driver",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_sequencer",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        16
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_monitor",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        18,
        13
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/srambank_128x256_6t.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_packet.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_packet.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_packet",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmph3u1u87j.sv",
     "__class__": "TemporaryPath"
    },
    "mtime": 1726343631.8012269,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmph3u1u87j.sv",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "sram_env",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_driver.sv",
     "__class__": "Path"
    },
    "mtime": 1726340026.961568,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_driver.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_driver",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_sequencer.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_sequencer.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_sequencer",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_tx_monitor",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        47
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_tx_monitor.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "sram_packet",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        89,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/tb/sram_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/tb/sram_test_lib.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_env.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxqb7bb48.sv",
     "__class__": "TemporaryPath"
    },
    "mtime": 1726343705.3112183,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "mtime": 1726339991.7615721,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpyjyiunst.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4us16dcu.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_if.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr25nsx_x.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmparefw2b9.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvv2oc3ss.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6z30tyh2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsg6qdv3o.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb40gscom.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9yos4fcy.sv",
    "__class__": "TemporaryPath"
   },
   {
    "name": "/tmp/tmp_zq5ipir.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphztsys0b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxc31juzw.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph3u1u87j.sv",
    "__class__": "TemporaryPath"
   },
   {
    "name": "/tmp/tmpzpclo8pf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6p54vszc.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr97jakic.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm3c4db_b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu23nz8m8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiv9tg800.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqll3of0_.sv",
    "__class__": "TemporaryPath"
   },
   {
    "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_env.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpme821p0q.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp85zcelkt.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxqb7bb48.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwua3mmbj.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SRAM",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SenseAmplifier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      185,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PowerManagement",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      250,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ClockGenerator",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      258,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "IOBuffer",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/sv/sram_pkg.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "sram_package",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "WriteDriver",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      194,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BISTModule",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PrechargeCircuit",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      203,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ECCModule",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      233,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sram_bank",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "module",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79,
      25
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AddressDecoder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      168,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MemoryArray",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      175,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sram_6t_cell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/shadow-monarch/projects/sram_uvc/dut/sram_cell_6t.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ControlLogic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      210,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}