

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Fri Dec  6 20:45:56 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        29|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     32|       -|      -|
|Expression       |        -|      -|       0|   1130|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      43|      8|
|Multiplexer      |        -|      -|       -|    418|
|Register         |        -|      -|    1817|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     32|    1860|   1556|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     14|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------------------------+-----------------------------------------+--------------+
    |                   Instance                  |                  Module                 |  Expression  |
    +---------------------------------------------+-----------------------------------------+--------------+
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U37  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U39  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U40  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U41  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U42  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U43  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U44  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U45  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U46  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U47  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U49  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U50  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U53  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U54  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U57  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_11ns_11s_27_3_1_U58  |network_mac_muladd_16ns_11ns_11s_27_3_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_15s_30_3_1_U38           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U48           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U51           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U52           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U55           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U56           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U59           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U60           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U61           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U62           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U63           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U64           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U65           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U66           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U67           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U68           |network_mul_mul_16s_15s_30_3_1           |    i0 * i1   |
    +---------------------------------------------+-----------------------------------------+--------------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_0_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_b_s  |        0|  13|   4|    16|   13|     1|          208|
    |SeparableConv2D_0_w_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_w_s  |        0|  30|   4|    16|   15|     1|          240|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                            |        0|  43|   8|    32|   28|     2|          448|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |buffer_2_fu_643_p2     |     +    |      0|  0|  23|          16|          16|
    |buffer_2_s_fu_1457_p2  |     +    |      0|  0|  16|          16|          16|
    |in_d_1_15_fu_1110_p2   |     +    |      0|  0|  23|          16|           5|
    |next_mul_fu_497_p2     |     +    |      0|  0|  19|          14|          10|
    |out_d_2_fu_509_p2      |     +    |      0|  0|  15|           5|           1|
    |out_h_1_fu_534_p2      |     +    |      0|  0|  15|           5|           1|
    |out_w_1_fu_576_p2      |     +    |      0|  0|  15|           5|           1|
    |tmp10_fu_1387_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp11_fu_1439_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp12_fu_1435_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp13_fu_1429_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp1_fu_1275_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_1271_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_1215_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_1358_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_1354_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_1314_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp7_fu_1448_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_1444_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_1363_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_21_fu_586_p2       |     +    |      0|  0|  13|          11|          11|
    |tmp_25_fu_609_p2       |     +    |      0|  0|  24|          17|          17|
    |tmp_34_10_fu_949_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_34_11_fu_1008_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_12_fu_1027_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_13_fu_1086_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_14_fu_1105_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_1_fu_667_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_2_fu_698_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_3_fu_717_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_4_fu_744_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_5_fu_763_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_6_fu_798_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_7_fu_817_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_8_fu_860_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_9_fu_879_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_s_fu_930_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_8_fu_675_p2        |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_1453_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp_4_fu_564_p2        |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_570_p2    |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_528_p2    |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_503_p2    |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_1_fu_655_p2   |   icmp   |      0|  0|  13|          16|           1|
    |exitcond_fu_595_p2     |   icmp   |      0|  0|  13|          16|           1|
    |in_d_1_10_fu_935_p2    |    or    |      0|  0|  16|          16|           4|
    |in_d_1_11_fu_994_p2    |    or    |      0|  0|  16|          16|           4|
    |in_d_1_12_fu_1013_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_13_fu_1072_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_14_fu_1091_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_1_fu_684_p2     |    or    |      0|  0|  16|          16|           2|
    |in_d_1_2_fu_703_p2     |    or    |      0|  0|  16|          16|           2|
    |in_d_1_3_fu_730_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_4_fu_749_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_5_fu_784_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_6_fu_803_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_7_fu_846_p2     |    or    |      0|  0|  16|          16|           4|
    |in_d_1_8_fu_865_p2     |    or    |      0|  0|  16|          16|           4|
    |in_d_1_9_fu_916_p2     |    or    |      0|  0|  16|          16|           4|
    |in_d_1_s_fu_649_p2     |    or    |      0|  0|  16|          16|           1|
    |buffer_1_fu_1474_p3    |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1130|         898|         649|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |SeparableConv2D_0_w_s_address0  |   47|         10|    4|         40|
    |SeparableConv2D_0_w_s_address1  |   41|          8|    4|         32|
    |ap_NS_fsm                       |  161|         36|    1|         36|
    |buffer1_lcssa_reg_449           |    9|          2|   16|         32|
    |buffer1_reg_439                 |    9|          2|   16|         32|
    |in_d_reg_427                    |    9|          2|   16|         32|
    |input_r_address0                |   47|         10|   14|        140|
    |input_r_address1                |   41|          8|   14|        112|
    |out_d_reg_382                   |    9|          2|    5|         10|
    |out_h_reg_405                   |    9|          2|    5|         10|
    |out_w_reg_416                   |    9|          2|    5|         10|
    |phi_mul_reg_394                 |    9|          2|   14|         28|
    |reg_459                         |    9|          2|   16|         32|
    |reg_484                         |    9|          2|   16|         32|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  418|         90|  146|        578|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  35|   0|   35|          0|
    |buffer1_lcssa_reg_449  |  16|   0|   16|          0|
    |buffer1_reg_439        |  16|   0|   16|          0|
    |buffer_2_reg_1841      |  16|   0|   16|          0|
    |buffer_cast_reg_1746   |  16|   0|   16|          0|
    |exitcond_1_reg_1853    |   1|   0|    1|          0|
    |exitcond_reg_1797      |   1|   0|    1|          0|
    |in_d_1_15_reg_2232     |  16|   0|   16|          0|
    |in_d_1_s_reg_1847      |  15|   0|   16|          1|
    |in_d_reg_427           |  16|   0|   16|          0|
    |next_mul_reg_1708      |  14|   0|   14|          0|
    |out_d_2_reg_1716       |   5|   0|    5|          0|
    |out_d_reg_382          |   5|   0|    5|          0|
    |out_h_1_reg_1754       |   5|   0|    5|          0|
    |out_h_reg_405          |   5|   0|    5|          0|
    |out_w_1_reg_1767       |   5|   0|    5|          0|
    |out_w_reg_416          |   5|   0|    5|          0|
    |phi_mul_cast_reg_1703  |  14|   0|   15|          1|
    |phi_mul_reg_394        |  14|   0|   14|          0|
    |reg_459                |  16|   0|   16|          0|
    |reg_464                |  15|   0|   15|          0|
    |reg_468                |  15|   0|   15|          0|
    |reg_472                |  15|   0|   15|          0|
    |reg_476                |  15|   0|   15|          0|
    |reg_480                |  15|   0|   15|          0|
    |reg_484                |  16|   0|   16|          0|
    |reg_489                |  15|   0|   15|          0|
    |tmp10_reg_2497         |  16|   0|   16|          0|
    |tmp11_reg_2527         |  16|   0|   16|          0|
    |tmp13_reg_2522         |  16|   0|   16|          0|
    |tmp1_reg_2407          |  16|   0|   16|          0|
    |tmp3_reg_2352          |  16|   0|   16|          0|
    |tmp4_reg_2477          |  16|   0|   16|          0|
    |tmp6_reg_2442          |  16|   0|   16|          0|
    |tmp7_reg_2532          |  16|   0|   16|          0|
    |tmp9_reg_2482          |  16|   0|   16|          0|
    |tmp_1_cast1_reg_1726   |   5|   0|   17|         12|
    |tmp_21_cast_reg_1777   |  27|   0|   27|          0|
    |tmp_21_reg_1772        |  11|   0|   11|          0|
    |tmp_23_reg_1806        |  27|   0|   27|          0|
    |tmp_25_reg_1811        |  17|   0|   17|          0|
    |tmp_27_reg_1836        |  30|   0|   30|          0|
    |tmp_31_10_reg_2197     |  27|   0|   27|          0|
    |tmp_31_11_reg_2282     |  27|   0|   27|          0|
    |tmp_31_12_reg_2287     |  27|   0|   27|          0|
    |tmp_31_13_reg_2342     |  27|   0|   27|          0|
    |tmp_31_14_reg_2347     |  27|   0|   27|          0|
    |tmp_31_1_reg_1897      |  27|   0|   27|          0|
    |tmp_31_2_reg_1937      |  27|   0|   27|          0|
    |tmp_31_3_reg_1942      |  27|   0|   27|          0|
    |tmp_31_4_reg_1987      |  27|   0|   27|          0|
    |tmp_31_5_reg_1992      |  27|   0|   27|          0|
    |tmp_31_6_reg_2047      |  27|   0|   27|          0|
    |tmp_31_7_reg_2052      |  27|   0|   27|          0|
    |tmp_31_8_reg_2117      |  27|   0|   27|          0|
    |tmp_31_9_reg_2122      |  27|   0|   27|          0|
    |tmp_31_s_reg_2192      |  27|   0|   27|          0|
    |tmp_34_10_reg_2082     |  17|   0|   17|          0|
    |tmp_34_11_reg_2142     |  17|   0|   17|          0|
    |tmp_34_12_reg_2152     |  17|   0|   17|          0|
    |tmp_34_13_reg_2217     |  17|   0|   17|          0|
    |tmp_34_14_reg_2227     |  17|   0|   17|          0|
    |tmp_34_1_reg_1862      |  17|   0|   17|          0|
    |tmp_34_2_reg_1882      |  17|   0|   17|          0|
    |tmp_34_3_reg_1892      |  17|   0|   17|          0|
    |tmp_34_4_reg_1917      |  17|   0|   17|          0|
    |tmp_34_5_reg_1927      |  17|   0|   17|          0|
    |tmp_34_6_reg_1962      |  17|   0|   17|          0|
    |tmp_34_7_reg_1972      |  17|   0|   17|          0|
    |tmp_34_8_reg_2012      |  17|   0|   17|          0|
    |tmp_34_9_reg_2022      |  17|   0|   17|          0|
    |tmp_34_s_reg_2072      |  17|   0|   17|          0|
    |tmp_37_10_reg_2452     |  30|   0|   30|          0|
    |tmp_37_11_reg_2487     |  30|   0|   30|          0|
    |tmp_37_12_reg_2492     |  30|   0|   30|          0|
    |tmp_37_13_reg_2512     |  30|   0|   30|          0|
    |tmp_37_14_reg_2517     |  30|   0|   30|          0|
    |tmp_37_1_reg_2157      |  30|   0|   30|          0|
    |tmp_37_2_reg_2242      |  30|   0|   30|          0|
    |tmp_37_3_reg_2247      |  30|   0|   30|          0|
    |tmp_37_4_reg_2302      |  30|   0|   30|          0|
    |tmp_37_5_reg_2307      |  30|   0|   30|          0|
    |tmp_37_6_reg_2367      |  30|   0|   30|          0|
    |tmp_37_7_reg_2372      |  30|   0|   30|          0|
    |tmp_37_8_reg_2412      |  30|   0|   30|          0|
    |tmp_37_9_reg_2417      |  30|   0|   30|          0|
    |tmp_37_s_reg_2447      |  30|   0|   30|          0|
    |tmp_39_11_reg_2502     |  16|   0|   16|          0|
    |tmp_39_12_reg_2507     |  16|   0|   16|          0|
    |tmp_39_1_reg_2237      |  16|   0|   16|          0|
    |tmp_39_4_reg_2357      |  16|   0|   16|          0|
    |tmp_39_5_reg_2362      |  16|   0|   16|          0|
    |tmp_4_reg_1759         |   9|   0|   11|          2|
    |tmp_8_reg_1867         |  15|   0|   15|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1817|   0| 1833|         16|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

