Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/samink/Desktop/lab1.181A/mysystem.qsys --block-symbol-file --output-directory=/home/samink/Desktop/lab1.181A/mysystem --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab1.181A/mysystem.qsys
Progress: Reading input file
Progress: Adding Arm_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding HEX3_HEX0 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding System_Clk [clock_source 15.0]
Progress: Parameterizing module System_Clk
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbuttons
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding system_console [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: mysystem.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: mysystem.Arm_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: mysystem.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: mysystem.Arm_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: mysystem.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/samink/Desktop/lab1.181A/mysystem.qsys --synthesis=VERILOG --output-directory=/home/samink/Desktop/lab1.181A/mysystem/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab1.181A/mysystem.qsys
Progress: Reading input file
Progress: Adding Arm_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding HEX3_HEX0 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding System_Clk [clock_source 15.0]
Progress: Parameterizing module System_Clk
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbuttons
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding system_console [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: mysystem.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: mysystem.Arm_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: mysystem.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: mysystem.Arm_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: mysystem.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Info: Interconnect is inserted between master Arm_A9_HPS.h2f_axi_master and slave ram.s1 because the master is of type axi and the slave is of type avalon.
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Arm_A9_HPS: "Running  for module: Arm_A9_HPS"
Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Arm_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Arm_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: Arm_A9_HPS: "mysystem" instantiated altera_hps "Arm_A9_HPS"
Info: HEX3_HEX0: Starting RTL generation for module 'mysystem_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_HEX3_HEX0 --dir=/tmp/alt6805_2041517105129901707.dir/0001_HEX3_HEX0_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6805_2041517105129901707.dir/0001_HEX3_HEX0_gen//mysystem_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'mysystem_HEX3_HEX0'
Info: HEX3_HEX0: "mysystem" instantiated altera_avalon_pio "HEX3_HEX0"
Info: HEX5_HEX4: Starting RTL generation for module 'mysystem_HEX5_HEX4'
Info: HEX5_HEX4:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_HEX5_HEX4 --dir=/tmp/alt6805_2041517105129901707.dir/0002_HEX5_HEX4_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6805_2041517105129901707.dir/0002_HEX5_HEX4_gen//mysystem_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]
Info: HEX5_HEX4: Done RTL generation for module 'mysystem_HEX5_HEX4'
Info: HEX5_HEX4: "mysystem" instantiated altera_avalon_pio "HEX5_HEX4"
Info: led: Starting RTL generation for module 'mysystem_led'
Info: led:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_led --dir=/tmp/alt6805_2041517105129901707.dir/0003_led_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6805_2041517105129901707.dir/0003_led_gen//mysystem_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'mysystem_led'
Info: led: "mysystem" instantiated altera_avalon_pio "led"
Info: pushbuttons: Starting RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pushbuttons --dir=/tmp/alt6805_2041517105129901707.dir/0004_pushbuttons_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6805_2041517105129901707.dir/0004_pushbuttons_gen//mysystem_pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: pushbuttons: Done RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons: "mysystem" instantiated altera_avalon_pio "pushbuttons"
Info: ram: Starting RTL generation for module 'mysystem_ram'
Info: ram:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_ram --dir=/tmp/alt6805_2041517105129901707.dir/0005_ram_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6805_2041517105129901707.dir/0005_ram_gen//mysystem_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'mysystem_ram'
Info: ram: "mysystem" instantiated altera_avalon_onchip_memory2 "ram"
Info: switches: Starting RTL generation for module 'mysystem_switches'
Info: switches:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_switches --dir=/tmp/alt6805_2041517105129901707.dir/0006_switches_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6805_2041517105129901707.dir/0006_switches_gen//mysystem_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'mysystem_switches'
Info: switches: "mysystem" instantiated altera_avalon_pio "switches"
Info: system_console: Starting RTL generation for module 'mysystem_system_console'
Info: system_console:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_system_console --dir=/tmp/alt6805_2041517105129901707.dir/0007_system_console_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6805_2041517105129901707.dir/0007_system_console_gen//mysystem_system_console_component_configuration.pl  --do_build_sim=0  ]
Info: system_console: Done RTL generation for module 'mysystem_system_console'
Info: system_console: "mysystem" instantiated altera_avalon_jtag_uart "system_console"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mysystem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "Arm_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "Arm_A9_HPS" instantiated altera_hps_io "hps_io"
Info: ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_s1_translator"
Info: Arm_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "Arm_A9_HPS_h2f_axi_master_agent"
Info: ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_s1_agent"
Info: ram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ram_s1_burst_adapter"
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ram_s1_rsp_width_adapter"
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: Arm_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "Arm_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/samink/Desktop/lab1.181A/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: mysystem: Done "mysystem" with 38 modules, 95 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
