# SW8A-AcousticsFPGA
Verilog code to configure FPGA for acoustic data logging and TDOA calculation

INSTRUCTIONS FOR SYNTHESIS
For now, ONLY use io.v and top.v.
Copy the xdc file into your vivado project at this path:
project_name/project_name.srcs/constrs_1/imports/digilent-xdc-master
