{ Validation }
Title 		= "[3_3G_CSD_Request]CD31: SIR_Meas_In_DCH_with_TXTD_CM"
ModuleID 	= MOD_DUMMYURR
MsgID 		= MSG_ID_UDPS_SIR_MEAS_IN_DCH_WITH_TXTD_CM		

/******************************************************************************
* Data Structure accomnying the above primitive
typedef struct
{
    kal_uint8       ref_count;
    kal_uint16      msg_len;
    
    kal_uint16          uarfcn_bts1;
    kal_uint16         psc_bts1;
    kal_int8        max_tx_power;
    kal_int8	    cpich_tx_power;     	
    kal_bool        sttd_ind;
    tx_diversity_E     diversity_mode; // for CD31
    kal_uint32          ul_sc;              
    kal_uint8       ul_dch_FBI_bit; // for CD31
    kal_uint16      DOFF_bts1;               
    kal_uint8       Tdpch_rl1;          
    kal_uint16       OVSFdpch_rl1;       
    //kal_bool         using_HLS; // CD31 only
    kal_uint8       CM_set_pef;      
} udps_sir_meas_in_dch_with_txtd_cm_struct;     
*
*******************************************************************************/


{Parameters}
/******************************************************************************
* 1. The following is the constrained range for the input of this value.
* 2. Some combination of the following bit-fields may be suported
* 3. The parameter range can be changed to support combinations of different bands
*******************************************************************************/

/* [Variable Name] "corresponding label showen on GUI" */
[uarfcn_bts1] "UARFCN of Serving Cell"
10562~10838
9662~9938
4357~4458
@10600

[psc_bts1] "PSC of Serving Cell"
0~511
@10

/******************************************
* For RACH 
******************************************/
[max_tx_power] "Maximum allowed UL TX power [dBm]"
-50~33
@24

[cpich_tx_power] "CPICH TX power [dBm]"
-10~50
@0

[sttd_ind] "Use STTD or not"
@KAL_FALSE

/******************************************
* For DCH 
******************************************/
[diversity_mode] "Tx Diversity Mode"
DL_TX_NONE
@DL_TX_STTD
DL_TX_CLM1
DL_TX_CLM2

[ul_sc] "(DCH) UL Scrambling code Num."
0~16777215
@13

[ul_dch_FBI_bit] "Number of FBI bits"
0~2
@1

[DOFF_bts1] "(DCH) Default DPCH Offset [x512 chips]"
0~599
@0

[Tdpch_rl1] "(DCH) Timing offset between 1st DPCH and CPICH [x256 chips]"
0~149
@0

[OVSFdpch_rl1] "(DCH) OVSF code of DL DCH: 0~SF-1"
0~511
@50

[CM_set_pef] "compressed mode pattern 1/2"
@Set1 1
Set2 2
