num,oblig1,oblig2,oblig3,cons1,cons2,cons3,cons4,cons5
1,vlsi11,archi12,,,,,,
2,vlsi11,archi14,,ares1,noyau1,signal2,,
3,vlsi11,archi14,,ares2,mobj1,signal2,,
4,vlsi12,archi11,,esa1,mobj1,pr3,,
5,vlsi11,,,mobj1,pr1,signal2,,
6,vlsi12,archi14,,mobj1,noyau3,signal1,,
7,vlsi12,archi12,,mobj2,noyau3,pr3,,
8,vlsi11,archi14,,ares1,noyau3,signal2,,
9,vlsi12,,,esa1,signal1,,,
10,vlsi11,archi14,,mobj2,,,,
11,,,,mobj2,noyau1,pr1,,
12,vlsi12,archi14,,aresX,mobj1,noyau3,,
13,vlsi12,archi11,,esa1,pr3,,,
14,vlsi12,archi14,,mobj2,noyau1,signal1,,
15,archi13,,,esa1,mobj1,signal1,,
16,vlsi12,archi14,,mobj1,noyau3,signal2,,
17,vlsi11,,,ares1,mobj1,,,
18,vlsi12,archi11,,esa1,mobj1,noyau3,,
19,vlsi12,archi13,,mobj2,noyau1,signal1,,
20,vlsi11,archi14,,ares1,mobj2,noyau1,,
21,,,,esa1,noyau3,signal1,,
22,,,,esa1,signal1,,,
23,vlsi12,archi13,,mobj1,,,,
24,vlsi11,,,ares1,,,,
25,vlsi11,archi14,,ares3,,,,
26,archi11,,,ares1,esa2,mobj2,,
27,vlsi11,archi12,,ares1,noyau3,signal2,,
28,archi13,,,ares1,esa2,signal2,,
29,vlsi11,archi12,,esa1,,,,
30,vlsi12,archi12,,mobj2,pr2,signal1,,
31,vlsi12,archi14,,mobj1,noyau3,signal1,,
32,vlsi11,archi13,,esa2,pr1,signal2,,
33,vlsi11,,,mobj2,,,,
34,vlsi12,archi11,,mobj1,noyau3,signal2,,
35,vlsi11,archi13,,ares1,esa2,mobj2,,
36,vlsi11,archi13,,ares1,esa2,signal2,,
37,vlsi11,archi13,,ares3,esa2,pr4,,
38,vlsi12,archi11,,esa2,mobj2,pr3,,
39,vlsi12,archi13,,esa2,mobj2,signal1,,
40,archi12,,,mobj2,noyau3,,,
41,vlsi11,,,aresX,mobj1,signal2,,
42,vlsi12,archi14,,ares3,pr2,signal1,,
43,,,,ares1,mobj1,signal1,,
44,vlsi12,archi11,,ares3,esa2,noyau3,,
45,vlsi12,archi13,,esa2,mobj2,signal1,,
46,vlsi12,archi11,,aresX,mobjX,noyau2,,
47,vlsi12,archi12,,mobj2,pr2,signal1,,
48,vlsi12,archi13,,esa1,mobj1,signal1,,
49,vlsi11,archi12,,ares1,mobj2,pr4,,
50,vlsi11,archi13,,ares1,mobj1,pr4,,
