<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667359420922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667359420930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 21:23:40 2022 " "Processing started: Tue Nov 01 21:23:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667359420930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359420930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359420930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667359421701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/adder_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/adder_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Substractor " "Found entity 1: Adder_Substractor" {  } { { "Execute/ALU/Adder_Substractor.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCPU " "Found entity 1: testCPU" {  } { { "Tests/testCPU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectoraddersubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectoraddersubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorAdderSubstractor " "Found entity 1: vectorAdderSubstractor" {  } { { "Execute/VECTOR_ALU/vectorAdderSubstractor.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/vectorregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/vectorregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorRegFile " "Found entity 1: vectorRegFile" {  } { { "Decode/vectorRegFile.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/scalarregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/scalarregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalarRegFile " "Found entity 1: scalarRegFile" {  } { { "Decode/scalarRegFile.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/scalarRegFile.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Execute/mux2.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftr_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftr_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR_modulo " "Found entity 1: shiftR_modulo" {  } { { "Execute/ALU/shiftR_modulo.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftR_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftl_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftl_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL_modulo " "Found entity 1: shiftL_modulo" {  } { { "Execute/ALU/shiftL_modulo.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftL_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/or_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/or_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_modulo " "Found entity 1: or_modulo" {  } { { "Execute/ALU/or_modulo.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/or_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "Execute/ALU/modulo.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "Execute/ALU/FullAdder.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "Execute/ALU/divisor.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complement " "Found entity 1: Complement" {  } { { "Execute/ALU/Complement.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/and_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/and_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_modulo " "Found entity 1: and_modulo" {  } { { "Execute/ALU/and_modulo.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/and_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.sv(33) " "Verilog HDL information at ALU.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1667359431935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "Execute/mux3.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute/Execute.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "Fetch/flipflop.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/flipflop.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch/Fetch.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Fetch/adder.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/aluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/aluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUV " "Found entity 1: ALUV" {  } { { "Execute/VECTOR_ALU/ALUV.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condunit " "Found entity 1: condunit" {  } { { "Control/condunit.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/condunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359431998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359431998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectorfpmultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectorfpmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorFPMultiplier " "Found entity 1: vectorFPMultiplier" {  } { { "Execute/VECTOR_ALU/vectorFPMultiplier.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "Control/controlUnit.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcontrolunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcontrolunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testControlUnit " "Found entity 1: testControlUnit" {  } { { "Tests/testControlUnit.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testALU " "Found entity 1: testALU" {  } { { "Tests/testALU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcondunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcondunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCondUnit " "Found entity 1: testCondUnit" {  } { { "Tests/testCondUnit.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCondUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testaluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testaluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testAluV " "Found entity 1: testAluV" {  } { { "Tests/testAluV.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testAluV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testfecth.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testfecth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testFecth " "Found entity 1: testFecth" {  } { { "Tests/testFecth.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testFecth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testDecode " "Found entity 1: testDecode" {  } { { "Tests/testDecode.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testexecute.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testexecute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testExecute " "Found entity 1: testExecute" {  } { { "Tests/testExecute.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMemory " "Found entity 1: testMemory" {  } { { "Tests/testMemory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359432063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359432063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667359432265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit\"" {  } { { "CPU.sv" "controlUnit" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432327 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controlUnit.sv(180) " "Verilog HDL Case Statement warning at controlUnit.sv(180): case item expression covers a value already covered by a previous case item" {  } { { "Control/controlUnit.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv" 180 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1667359432328 "|CPU|controlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condunit condunit:condunit " "Elaborating entity \"condunit\" for hierarchy \"condunit:condunit\"" {  } { { "CPU.sv" "condunit" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch\"" {  } { { "CPU.sv" "Fetch" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Fetch:Fetch\|adder:pcAdder " "Elaborating entity \"adder\" for hierarchy \"Fetch:Fetch\|adder:pcAdder\"" {  } { { "Fetch/Fetch.sv" "pcAdder" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Fetch:Fetch\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"Fetch:Fetch\|mux2:pcmux\"" {  } { { "Fetch/Fetch.sv" "pcmux" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop Fetch:Fetch\|flipflop:pcFlipFlop " "Elaborating entity \"flipflop\" for hierarchy \"Fetch:Fetch\|flipflop:pcFlipFlop\"" {  } { { "Fetch/Fetch.sv" "pcFlipFlop" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory Fetch:Fetch\|instructionMemory:instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"Fetch:Fetch\|instructionMemory:instructionMemory\"" {  } { { "Fetch/Fetch.sv" "instructionMemory" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432348 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 1023 instructionMemory.sv(22) " "Verilog HDL warning at instructionMemory.sv(22): number of words (31) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1667359432349 "|CPU|Fetch:Fetch|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructionMemory.sv(18) " "Net \"memory.data_a\" at instructionMemory.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667359432349 "|CPU|Fetch:Fetch|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructionMemory.sv(18) " "Net \"memory.waddr_a\" at instructionMemory.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667359432349 "|CPU|Fetch:Fetch|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructionMemory.sv(18) " "Net \"memory.we_a\" at instructionMemory.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667359432349 "|CPU|Fetch:Fetch|instructionMemory:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:FetchFlipFlop " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:FetchFlipFlop\"" {  } { { "CPU.sv" "FetchFlipFlop" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode\"" {  } { { "CPU.sv" "Decode" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalarRegFile Decode:Decode\|scalarRegFile:scalarRegFile " "Elaborating entity \"scalarRegFile\" for hierarchy \"Decode:Decode\|scalarRegFile:scalarRegFile\"" {  } { { "Decode/Decode.sv" "scalarRegFile" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorRegFile Decode:Decode\|vectorRegFile:vectorRegFile " "Elaborating entity \"vectorRegFile\" for hierarchy \"Decode:Decode\|vectorRegFile:vectorRegFile\"" {  } { { "Decode/Decode.sv" "vectorRegFile" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:DecodeFlipFlop " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:DecodeFlipFlop\"" {  } { { "CPU.sv" "DecodeFlipFlop" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute\"" {  } { { "CPU.sv" "Execute" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Execute:Execute\|mux2:vectorData2ScalarMux " "Elaborating entity \"mux2\" for hierarchy \"Execute:Execute\|mux2:vectorData2ScalarMux\"" {  } { { "Execute/Execute.sv" "vectorData2ScalarMux" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUV Execute:Execute\|ALUV:ALUV " "Elaborating entity \"ALUV\" for hierarchy \"Execute:Execute\|ALUV:ALUV\"" {  } { { "Execute/Execute.sv" "ALUV" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorAdderSubstractor Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor " "Elaborating entity \"vectorAdderSubstractor\" for hierarchy \"Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor\"" {  } { { "Execute/VECTOR_ALU/ALUV.sv" "vectorAdderSubstractor" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Substractor Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor\|Adder_Substractor:adderSubstractor1 " "Elaborating entity \"Adder_Substractor\" for hierarchy \"Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor\|Adder_Substractor:adderSubstractor1\"" {  } { { "Execute/VECTOR_ALU/vectorAdderSubstractor.sv" "adderSubstractor1" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432496 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Adder_Substractor.sv(34) " "Verilog HDL warning at Adder_Substractor.sv(34): actual bit length 32 differs from formal bit length 1" {  } { { "Execute/ALU/Adder_Substractor.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1667359432497 "|CPU|Execute:Execute|ALUV:ALUV|vectorAdderSubstractor:vectorAdderSubstractor|Adder_Substractor:adderSubstractor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor\|Adder_Substractor:adderSubstractor1\|Complement:FullComplement " "Elaborating entity \"Complement\" for hierarchy \"Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor\|Adder_Substractor:adderSubstractor1\|Complement:FullComplement\"" {  } { { "Execute/ALU/Adder_Substractor.sv" "FullComplement" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor\|Adder_Substractor:adderSubstractor1\|FullAdder:generate_Adder_Substractor\[0\].bitAdder " "Elaborating entity \"FullAdder\" for hierarchy \"Execute:Execute\|ALUV:ALUV\|vectorAdderSubstractor:vectorAdderSubstractor\|Adder_Substractor:adderSubstractor1\|FullAdder:generate_Adder_Substractor\[0\].bitAdder\"" {  } { { "Execute/ALU/Adder_Substractor.sv" "generate_Adder_Substractor\[0\].bitAdder" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorFPMultiplier Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier " "Elaborating entity \"vectorFPMultiplier\" for hierarchy \"Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\"" {  } { { "Execute/VECTOR_ALU/ALUV.sv" "vectorFPMultiplier" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432600 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N vectorFPMultiplier.sv(6) " "Output port \"N\" at vectorFPMultiplier.sv(6) has no driver" {  } { { "Execute/VECTOR_ALU/vectorFPMultiplier.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1667359432613 "|CPU|Execute:Execute|ALUV:ALUV|vectorFPMultiplier:vectorFPMultiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1 " "Elaborating entity \"multiplicador\" for hierarchy \"Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1\"" {  } { { "Execute/VECTOR_ALU/vectorFPMultiplier.sv" "Multiplicador1" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:Execute\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Execute:Execute\|ALU:ALU\"" {  } { { "Execute/Execute.sv" "ALU" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Substractor Execute:Execute\|ALU:ALU\|Adder_Substractor:Sumador " "Elaborating entity \"Adder_Substractor\" for hierarchy \"Execute:Execute\|ALU:ALU\|Adder_Substractor:Sumador\"" {  } { { "Execute/ALU/ALU.sv" "Sumador" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432632 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Adder_Substractor.sv(34) " "Verilog HDL warning at Adder_Substractor.sv(34): actual bit length 32 differs from formal bit length 1" {  } { { "Execute/ALU/Adder_Substractor.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1667359432633 "|CPU|Execute:Execute|ALU:ALU|Adder_Substractor:Sumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement Execute:Execute\|ALU:ALU\|Adder_Substractor:Sumador\|Complement:FullComplement " "Elaborating entity \"Complement\" for hierarchy \"Execute:Execute\|ALU:ALU\|Adder_Substractor:Sumador\|Complement:FullComplement\"" {  } { { "Execute/ALU/Adder_Substractor.sv" "FullComplement" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador " "Elaborating entity \"multiplicador\" for hierarchy \"Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\"" {  } { { "Execute/ALU/ALU.sv" "Multiplicador" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor Execute:Execute\|ALU:ALU\|divisor:Divisor " "Elaborating entity \"divisor\" for hierarchy \"Execute:Execute\|ALU:ALU\|divisor:Divisor\"" {  } { { "Execute/ALU/ALU.sv" "Divisor" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:ExecuteFlipFlop " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:ExecuteFlipFlop\"" {  } { { "CPU.sv" "ExecuteFlipFlop" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Memory " "Elaborating entity \"memory\" for hierarchy \"memory:Memory\"" {  } { { "CPU.sv" "Memory" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432700 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21280 0 1023 memory.sv(29) " "Verilog HDL warning at memory.sv(29): number of words (21280) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Memory/memory.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1667359432711 "|CPU|memory:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:MemoryFlipFlop " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:MemoryFlipFlop\"" {  } { { "CPU.sv" "MemoryFlipFlop" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:writeBack " "Elaborating entity \"mux2\" for hierarchy \"mux2:writeBack\"" {  } { { "CPU.sv" "writeBack" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359432748 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory:Memory\|RAM_rtl_0 " "Inferred RAM node \"memory:Memory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1667359433392 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_0 " "Inferred dual-clock RAM node \"Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1667359433394 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_1 " "Inferred dual-clock RAM node \"Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1667359433394 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Decode:Decode\|vectorRegFile:vectorRegFile\|registers " "RAM logic \"Decode:Decode\|vectorRegFile:vectorRegFile\|registers\" is uninferred due to inappropriate RAM size" {  } { { "Decode/vectorRegFile.sv" "registers" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1667359433395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667359433395 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/VectorizedCPU.ram0_instructionMemory_bfb5f277.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/VectorizedCPU.ram0_instructionMemory_bfb5f277.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1667359433418 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:Memory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:Memory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif " "Parameter INIT_FILE set to db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 19 " "Parameter WIDTH_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Decode:Decode\|scalarRegFile:scalarRegFile\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 19 " "Parameter WIDTH_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667359433845 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667359433845 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667359433845 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Execute:Execute\|ALU:ALU\|divisor:Divisor\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Execute:Execute\|ALU:ALU\|divisor:Divisor\|Div0\"" {  } { { "Execute/ALU/divisor.sv" "Div0" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667359433848 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|Mult0\"" {  } { { "Execute/ALU/multiplicador.sv" "Mult0" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667359433848 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1\|Mult0\"" {  } { { "Execute/ALU/multiplicador.sv" "Mult0" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667359433848 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador2\|Mult0\"" {  } { { "Execute/ALU/multiplicador.sv" "Mult0" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667359433848 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador3\|Mult0\"" {  } { { "Execute/ALU/multiplicador.sv" "Mult0" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667359433848 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667359433848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:Memory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"memory:Memory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359434012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:Memory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"memory:Memory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VectorizedCPU.ram0_memory_9e87c13.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434013 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667359434013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsh1 " "Found entity 1: altsyncram_vsh1" {  } { { "db/altsyncram_vsh1.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/altsyncram_vsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode:Decode\|scalarRegFile:scalarRegFile\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"Decode:Decode\|scalarRegFile:scalarRegFile\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359434136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode:Decode\|scalarRegFile:scalarRegFile\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"Decode:Decode\|scalarRegFile:scalarRegFile\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 19 " "Parameter \"WIDTH_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434136 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667359434136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q3d1 " "Found entity 1: altsyncram_q3d1" {  } { { "db/altsyncram_q3d1.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/altsyncram_q3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Execute:Execute\|ALU:ALU\|divisor:Divisor\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Execute:Execute\|ALU:ALU\|divisor:Divisor\|lpm_divide:Div0\"" {  } { { "Execute/ALU/divisor.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359434289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Execute:Execute\|ALU:ALU\|divisor:Divisor\|lpm_divide:Div0 " "Instantiated megafunction \"Execute:Execute\|ALU:ALU\|divisor:Divisor\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434289 ""}  } { { "Execute/ALU/divisor.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667359434289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d6p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6p " "Found entity 1: lpm_divide_d6p" {  } { { "db/lpm_divide_d6p.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/lpm_divide_d6p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_edg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_edg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_edg " "Found entity 1: abs_divider_edg" {  } { { "db/abs_divider_edg.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/abs_divider_edg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kef " "Found entity 1: alt_u_div_kef" {  } { { "db/alt_u_div_kef.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/alt_u_div_kef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h4a " "Found entity 1: lpm_abs_h4a" {  } { { "db/lpm_abs_h4a.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/lpm_abs_h4a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0\"" {  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359434693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0 " "Instantiated megafunction \"Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434693 ""}  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667359434693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9at " "Found entity 1: mult_9at" {  } { { "db/mult_9at.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_9at.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1\|lpm_mult:Mult0\"" {  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359434767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1\|lpm_mult:Mult0 " "Instantiated megafunction \"Execute:Execute\|ALUV:ALUV\|vectorFPMultiplier:vectorFPMultiplier\|multiplicador:Multiplicador1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667359434768 ""}  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667359434768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_17t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_17t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_17t " "Found entity 1: mult_17t" {  } { { "db/mult_17t.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_17t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667359434823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359434823 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0\|mult_9at:auto_generated\|mac_mult7 " "Synthesized away node \"Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0\|mult_9at:auto_generated\|mac_mult7\"" {  } { { "db/mult_9at.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_9at.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } } { "Execute/ALU/ALU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 27 0 0 } } { "Execute/Execute.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 67 0 0 } } { "CPU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667359434933 "|CPU|Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0|mult_9at:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0\|mult_9at:auto_generated\|mac_out8 " "Synthesized away node \"Execute:Execute\|ALU:ALU\|multiplicador:Multiplicador\|lpm_mult:Mult0\|mult_9at:auto_generated\|mac_out8\"" {  } { { "db/mult_9at.tdf" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/mult_9at.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 9 -1 0 } } { "Execute/ALU/ALU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 27 0 0 } } { "Execute/Execute.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 67 0 0 } } { "CPU.sv" "" { Text "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 189 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1667359434933 "|CPU|Execute:Execute|ALU:ALU|multiplicador:Multiplicador|lpm_mult:Mult0|mult_9at:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1667359434933 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1667359434933 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667359435266 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "36 " "Ignored 36 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1667359435292 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1667359435292 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1667359435292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667359435810 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "489 " "489 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667359437239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg " "Generated suppressed messages file C:/Users/abiga/Desktop/ArquiII/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359437365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667359437714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667359437714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1808 " "Implemented 1808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667359437923 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667359437923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1629 " "Implemented 1629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667359437923 ""} { "Info" "ICUT_CUT_TM_RAMS" "102 " "Implemented 102 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667359437923 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1667359437923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667359437923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667359437972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 21:23:57 2022 " "Processing ended: Tue Nov 01 21:23:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667359437972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667359437972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667359437972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667359437972 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667167020558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667167020571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 15:57:00 2022 " "Processing started: Sun Oct 30 15:57:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667167020571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167020571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167020573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667167021678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCPU " "Found entity 1: testCPU" {  } { { "Tests/testCPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectoraddersubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectoraddersubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorAdderSubstractor " "Found entity 1: vectorAdderSubstractor" {  } { { "Execute/VECTOR_ALU/vectorAdderSubstractor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/vectorregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/vectorregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorRegFile " "Found entity 1: vectorRegFile" {  } { { "Decode/vectorRegFile.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/scalarregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/scalarregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalarRegFile " "Found entity 1: scalarRegFile" {  } { { "Decode/scalarRegFile.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/scalarRegFile.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Execute/mux2.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/xor_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/xor_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_modulo " "Found entity 1: xor_modulo" {  } { { "Execute/ALU/xor_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/xor_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftr_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftr_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR_modulo " "Found entity 1: shiftR_modulo" {  } { { "Execute/ALU/shiftR_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftR_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftl_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftl_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL_modulo " "Found entity 1: shiftL_modulo" {  } { { "Execute/ALU/shiftL_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftL_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/or_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/or_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_modulo " "Found entity 1: or_modulo" {  } { { "Execute/ALU/or_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/or_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "Execute/ALU/modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "Execute/ALU/FullAdder.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "Execute/ALU/divisor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complement " "Found entity 1: Complement" {  } { { "Execute/ALU/Complement.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/and_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/and_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_modulo " "Found entity 1: and_modulo" {  } { { "Execute/ALU/and_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/and_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037645 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.sv(33) " "Verilog HDL information at ALU.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1667167037661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/adder_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/adder_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Substractor " "Found entity 1: Adder_Substractor" {  } { { "Execute/ALU/Adder_Substractor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "Execute/mux3.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute/Execute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "Fetch/flipflop.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/flipflop.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch/Fetch.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Fetch/adder.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037765 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Execute/VECTOR_ALU/vectorAdder.sv " "Can't analyze file -- file Execute/VECTOR_ALU/vectorAdder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667167037781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/aluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/aluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUV " "Found entity 1: ALUV" {  } { { "Execute/VECTOR_ALU/ALUV.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037797 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Execute/VECTOR_ALU/vectorDivider.sv " "Can't analyze file -- file Execute/VECTOR_ALU/vectorDivider.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667167037813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037822 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.sv(94) " "Verilog HDL Module Instantiation warning at CPU.sv(94): ignored dangling comma in List of Port Connections" {  } { { "CPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1667167037822 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.sv(150) " "Verilog HDL Module Instantiation warning at CPU.sv(150): ignored dangling comma in List of Port Connections" {  } { { "CPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 150 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1667167037822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condunit " "Found entity 1: condunit" {  } { { "Control/condunit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/condunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards/hazardsunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazards/hazardsunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardsUnit " "Found entity 1: hazardsUnit" {  } { { "Hazards/hazardsUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Hazards/hazardsUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectorfpmultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectorfpmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorFPMultiplier " "Found entity 1: vectorFPMultiplier" {  } { { "Execute/VECTOR_ALU/vectorFPMultiplier.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "Control/controlUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcontrolunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcontrolunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testControlUnit " "Found entity 1: testControlUnit" {  } { { "Tests/testControlUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testALU " "Found entity 1: testALU" {  } { { "Tests/testALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcondunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcondunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCondUnit " "Found entity 1: testCondUnit" {  } { { "Tests/testCondUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCondUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testaluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testaluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testAluV " "Found entity 1: testAluV" {  } { { "Tests/testAluV.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testAluV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testfecth.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testfecth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testFecth " "Found entity 1: testFecth" {  } { { "Tests/testFecth.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testFecth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testDecode " "Found entity 1: testDecode" {  } { { "Tests/testDecode.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167037988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167037988 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 testExecute.sv(140) " "Verilog HDL Expression warning at testExecute.sv(140): truncated literal to match 64 bits" {  } { { "Tests/testExecute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1667167038004 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 testExecute.sv(177) " "Verilog HDL Expression warning at testExecute.sv(177): truncated literal to match 64 bits" {  } { { "Tests/testExecute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1667167038004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testexecute.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testexecute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testExecute " "Found entity 1: testExecute" {  } { { "Tests/testExecute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testExecute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167038012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167038012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMemory " "Found entity 1: testMemory" {  } { { "Tests/testMemory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667167038020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167038020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667167038121 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21280 0 999 memory.sv(29) " "Verilog HDL warning at memory.sv(29): number of words (21280) in memory file does not match the number of elements in the address range \[0:999\]" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1667167038308 "|memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM " "RAM logic \"RAM\" is uninferred due to asynchronous read logic" {  } { { "Memory/memory.sv" "RAM" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667167038719 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667167038719 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1667167038739 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 1000 C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/VectorizedCPU.ram0_memory_e411fb78.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (1000) in the Memory Initialization File \"C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/db/VectorizedCPU.ram0_memory_e411fb78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1667167038756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667167095453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167137844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667167142671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667167142671 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[10\] " "No output dependent on input pin \"readAddress\[10\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[11\] " "No output dependent on input pin \"readAddress\[11\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[12\] " "No output dependent on input pin \"readAddress\[12\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[13\] " "No output dependent on input pin \"readAddress\[13\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[14\] " "No output dependent on input pin \"readAddress\[14\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[15\] " "No output dependent on input pin \"readAddress\[15\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[16\] " "No output dependent on input pin \"readAddress\[16\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[17\] " "No output dependent on input pin \"readAddress\[17\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readAddress\[18\] " "No output dependent on input pin \"readAddress\[18\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|readAddress[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[10\] " "No output dependent on input pin \"writeAddress\[10\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[11\] " "No output dependent on input pin \"writeAddress\[11\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[12\] " "No output dependent on input pin \"writeAddress\[12\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[13\] " "No output dependent on input pin \"writeAddress\[13\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[14\] " "No output dependent on input pin \"writeAddress\[14\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[15\] " "No output dependent on input pin \"writeAddress\[15\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[16\] " "No output dependent on input pin \"writeAddress\[16\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[17\] " "No output dependent on input pin \"writeAddress\[17\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeAddress\[18\] " "No output dependent on input pin \"writeAddress\[18\]\"" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura_de_Computadores_2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667167150657 "|memory|writeAddress[18]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667167150657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107892 " "Implemented 107892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "104 " "Implemented 104 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667167150657 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667167150657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107724 " "Implemented 107724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667167150657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667167150657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5287 " "Peak virtual memory: 5287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667167150818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 15:59:10 2022 " "Processing ended: Sun Oct 30 15:59:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667167150818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667167150818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667167150818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667167150818 ""}
>>>>>>> 6047d994cd5c421a7cbd201bda179c4797a7b16b
