Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\jye\important\uart\uart_async.v" into library work
Parsing module <uart_async_transmitter>.
Parsing module <uart_async_receiver>.
Parsing module <ASSERTION_ERROR>.
Parsing module <BaudTickGen>.
Analyzing Verilog file "\\psf\jye\important\uart\uart.v" into library work
Parsing module <uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart>.

Elaborating module <uart_async_transmitter(ClkFrequency=50000000,Baud=115200)>.

Elaborating module <BaudTickGen(ClkFrequency=50000000,Baud=115200)>.

Elaborating module <uart_async_receiver(ClkFrequency=50000000,Baud=115200)>.

Elaborating module <BaudTickGen(ClkFrequency=50000000,Baud=115200,Oversampling=8)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart>.
    Related source file is "\\psf\jye\important\uart\uart.v".
INFO:Xst:3210 - "\\psf\jye\important\uart\uart.v" line 31: Output port <RxD_waiting_data> of the instance <u1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <uart_async_transmitter>.
    Related source file is "\\psf\jye\important\uart\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
    Found 4-bit register for signal <TxD_state>.
    Found 8-bit register for signal <TxD_shift>.
    Found finite state machine <FSM_0> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_transmitter> synthesized.

Synthesizing Unit <BaudTickGen_1>.
    Related source file is "\\psf\jye\important\uart\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
        Oversampling = 1
    Found 18-bit register for signal <Acc>.
    Found 18-bit adder for signal <n0007> created at line 228.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BaudTickGen_1> synthesized.

Synthesizing Unit <uart_async_receiver>.
    Related source file is "\\psf\jye\important\uart\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
        Oversampling = 8
    Found 2-bit register for signal <Filter_cnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 3-bit register for signal <OversamplingCnt>.
    Found 4-bit register for signal <RxD_state>.
    Found 8-bit register for signal <RxD_data>.
    Found 2-bit register for signal <RxD_sync>.
    Found finite state machine <FSM_1> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <Filter_cnt[1]_GND_4_o_sub_7_OUT> created at line 133.
    Found 2-bit adder for signal <Filter_cnt[1]_GND_4_o_add_3_OUT> created at line 131.
    Found 3-bit adder for signal <OversamplingCnt[2]_GND_4_o_add_19_OUT> created at line 149.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_receiver> synthesized.

Synthesizing Unit <BaudTickGen_2>.
    Related source file is "\\psf\jye\important\uart\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
        Oversampling = 8
    Found 18-bit register for signal <Acc>.
    Found 18-bit adder for signal <GND_5_o_BUS_0793_mux_2_OUT> created at line 228.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <BaudTickGen_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 2
 2-bit addsub                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 1
 18-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 3
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_async_receiver>.
The following registers are absorbed into counter <OversamplingCnt>: 1 register on signal <OversamplingCnt>.
The following registers are absorbed into counter <Filter_cnt>: 1 register on signal <Filter_cnt>.
Unit <uart_async_receiver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 2
# Counters                                             : 2
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Multiplexers                                         : 2
 18-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u0/FSM_0> on signal <TxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/FSM_1> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_2>.
WARNING:Xst:2677 - Node <Acc_1> of sequential type is unconnected in block <BaudTickGen_2>.
WARNING:Xst:2677 - Node <Acc_2> of sequential type is unconnected in block <BaudTickGen_2>.
WARNING:Xst:2677 - Node <Acc_3> of sequential type is unconnected in block <BaudTickGen_2>.

Optimizing unit <BaudTickGen_2> ...

Optimizing unit <uart> ...

Optimizing unit <uart_async_transmitter> ...

Optimizing unit <BaudTickGen_1> ...

Optimizing unit <uart_async_receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart, actual ratio is 0.
FlipFlop u0/TxD_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop u0/TxD_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop u0/TxD_state_FSM_FFd3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 137
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 19
#      LUT3                        : 3
#      LUT4                        : 23
#      LUT5                        : 9
#      LUT6                        : 10
#      MUXCY                       : 30
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 67
#      FD                          : 40
#      FDE                         : 8
#      FDR                         : 4
#      FDRE                        : 11
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 11
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  126576     0%  
 Number of Slice LUTs:                   76  out of  63288     0%  
    Number used as Logic:                76  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      21  out of     88    23%  
   Number with an unused LUT:            12  out of     88    13%  
   Number of fully used LUT-FF pairs:    55  out of     88    62%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    480     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 67    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.769ns (Maximum Frequency: 361.167MHz)
   Minimum input arrival time before clock: 3.750ns
   Maximum output required time after clock: 5.633ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.769ns (frequency: 361.167MHz)
  Total number of paths / destination ports: 523 / 89
-------------------------------------------------------------------------
Delay:               2.769ns (Levels of Logic = 1)
  Source:            u1/OversamplingCnt_2 (FF)
  Destination:       u1/RxD_data_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u1/OversamplingCnt_2 to u1/RxD_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  u1/OversamplingCnt_2 (u1/OversamplingCnt_2)
     LUT5:I0->O            8   0.203   0.802  u1/sampleNow_RxD_state[3]_AND_7_o1 (u1/sampleNow_RxD_state[3]_AND_7_o)
     FDRE:CE                   0.322          u1/RxD_data_0
    ----------------------------------------
    Total                      2.769ns (0.972ns logic, 1.797ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 47 / 39
-------------------------------------------------------------------------
Offset:              3.750ns (Levels of Logic = 2)
  Source:            TxD_start (PAD)
  Destination:       u0/TxD_shift_7 (FF)
  Destination Clock: clk rising

  Data Path: TxD_start to u0/TxD_shift_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.201  TxD_start_IBUF (TxD_start_IBUF)
     LUT5:I0->O            8   0.203   0.802  u0/_n0049_inv1 (u0/_n0049_inv)
     FDE:CE                    0.322          u0/TxD_shift_0
    ----------------------------------------
    Total                      3.750ns (1.747ns logic, 2.003ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 23 / 11
-------------------------------------------------------------------------
Offset:              5.633ns (Levels of Logic = 3)
  Source:            u1/OversamplingCnt_1 (FF)
  Destination:       RxD_data_ready (PAD)
  Source Clock:      clk rising

  Data Path: u1/OversamplingCnt_1 to RxD_data_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.912  u1/OversamplingCnt_1 (u1/OversamplingCnt_1)
     LUT4:I1->O            5   0.205   0.715  u1/RxD_state_FSM_FFd4-In21 (u1/RxD_state_FSM_FFd4-In2)
     LUT4:I3->O            1   0.205   0.579  u1/RxD_data_ready1 (RxD_data_ready_OBUF)
     OBUF:I->O                 2.571          RxD_data_ready_OBUF (RxD_data_ready)
    ----------------------------------------
    Total                      5.633ns (3.428ns logic, 2.205ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            data_in<0> (PAD)
  Destination:       test (PAD)

  Data Path: data_in<0> to test
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  data_in_0_IBUF (test_OBUF)
     OBUF:I->O                 2.571          test_OBUF (test)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.769|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.60 secs
 
--> 

Total memory usage is 254952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

