TEST REG, 40h
JZ is_cleared
; bit is set
