/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module dma_wrapper_top(clk_i, rst_i, ts_wb_we_i, ts_wb_cyc_i, ts_wb_stb_i, ts_wb_ack_o, ts_wb_err_o, ts_wb_rty_o, tm_wb_we_o, tm_wb_cyc_o, tm_wb_stb_o, tm_wb_ack_i, tm_wb_err_i, tm_wb_rty_i, inta_o, intb_o, select_master, select_slave, ts_wbs_data_o, ts_wb_addr_i, ts_wb_sel_i
, tm_wbm_data_i, tm_wbm_data_o, tm_wb_addr_o, tm_wb_sel_o, dma_req_i, dma_nd_i, dma_ack_o, dma_rest_i, ts_wbs_data_i);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire [14:0] _0871_;
  wire [13:0] _0872_;
  wire [14:0] _0873_;
  wire [13:0] _0874_;
  input clk_i;
  wire clk_i;
  output dma_ack_o;
  wire dma_ack_o;
  input dma_nd_i;
  wire dma_nd_i;
  input dma_req_i;
  wire dma_req_i;
  input dma_rest_i;
  wire dma_rest_i;
  wire [31:0] \dma_top.ch0_csr ;
  wire [31:0] \dma_top.ch0_txsz ;
  wire \dma_top.de_ack ;
  wire \dma_top.dma_err ;
  wire \dma_top.mast0_drdy ;
  wire [31:0] \dma_top.mast1_dout ;
  wire \dma_top.mast1_drdy ;
  wire \dma_top.pause_req ;
  wire [31:0] \dma_top.slv0_adr ;
  wire [31:0] \dma_top.slv0_dout ;
  wire \dma_top.slv0_we ;
  wire \dma_top.u0.csr_we ;
  wire [31:0] \dma_top.u0.int_maska ;
  wire \dma_top.u0.int_maska_we ;
  wire \dma_top.u0.int_maskb_we ;
  wire [31:0] \dma_top.u0.int_srcb ;
  wire \dma_top.u0.u0.ch_busy ;
  wire \dma_top.u0.u0.ch_csr_we ;
  wire \dma_top.u0.u0.ch_done ;
  wire \dma_top.u0.u0.ch_enable ;
  wire \dma_top.u0.u0.ch_err ;
  wire \dma_top.u0.u0.ch_sz_inf ;
  wire \dma_top.u0.u0.ch_txsz_we ;
  wire \dma_top.u0.u0.rest_en ;
  wire \dma_top.u2.a0_inc_en ;
  wire \dma_top.u2.a1_inc_en ;
  wire [29:0] \dma_top.u2.adr0_cnt ;
  wire [29:0] \dma_top.u2.adr0_cnt_next ;
  wire [29:0] \dma_top.u2.adr1_cnt ;
  wire [29:0] \dma_top.u2.adr1_cnt_next ;
  wire [11:0] \dma_top.u2.tsz_cnt ;
  wire [16:0] \dma_top.u2.u0.out_r ;
  wire [16:0] \dma_top.u2.u1.out_r ;
  wire \dma_top.u2.use_ed ;
  output inta_o;
  wire inta_o;
  output intb_o;
  wire intb_o;
  input rst_i;
  wire rst_i;
  input select_master;
  wire select_master;
  input select_slave;
  wire select_slave;
  input tm_wb_ack_i;
  wire tm_wb_ack_i;
  output [31:0] tm_wb_addr_o;
  wire [31:0] tm_wb_addr_o;
  output tm_wb_cyc_o;
  wire tm_wb_cyc_o;
  input tm_wb_err_i;
  wire tm_wb_err_i;
  input tm_wb_rty_i;
  wire tm_wb_rty_i;
  output [3:0] tm_wb_sel_o;
  wire [3:0] tm_wb_sel_o;
  output tm_wb_stb_o;
  wire tm_wb_stb_o;
  output tm_wb_we_o;
  wire tm_wb_we_o;
  input [31:0] tm_wbm_data_i;
  wire [31:0] tm_wbm_data_i;
  output [31:0] tm_wbm_data_o;
  wire [31:0] tm_wbm_data_o;
  output ts_wb_ack_o;
  wire ts_wb_ack_o;
  input [31:0] ts_wb_addr_i;
  wire [31:0] ts_wb_addr_i;
  input ts_wb_cyc_i;
  wire ts_wb_cyc_i;
  output ts_wb_err_o;
  wire ts_wb_err_o;
  output ts_wb_rty_o;
  wire ts_wb_rty_o;
  input [3:0] ts_wb_sel_i;
  wire [3:0] ts_wb_sel_i;
  input ts_wb_stb_i;
  wire ts_wb_stb_i;
  input ts_wb_we_i;
  wire ts_wb_we_i;
  input [31:0] ts_wbs_data_i;
  wire [31:0] ts_wbs_data_i;
  output [31:0] ts_wbs_data_o;
  wire [31:0] ts_wbs_data_o;
  dffsre _0ref875_ (
    .C(clk_i),
    .D(_0703_),
    .E(1'b1),
    .Q(_0000_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref876_ (
    .C(clk_i),
    .D(_0704_),
    .E(1'b1),
    .Q(_0003_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref877_ (
    .C(clk_i),
    .D(_0705_),
    .E(1'b1),
    .Q(_0004_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref878_ (
    .C(clk_i),
    .D(_0706_),
    .E(1'b1),
    .Q(_0005_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref879_ (
    .C(clk_i),
    .D(_0707_),
    .E(1'b1),
    .Q(_0006_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref880_ (
    .C(clk_i),
    .D(_0708_),
    .E(1'b1),
    .Q(_0007_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref881_ (
    .C(clk_i),
    .D(_0709_),
    .E(1'b1),
    .Q(_0008_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref882_ (
    .C(clk_i),
    .D(_0710_),
    .E(1'b1),
    .Q(_0009_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref883_ (
    .C(clk_i),
    .D(_0711_),
    .E(1'b1),
    .Q(_0010_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref884_ (
    .C(clk_i),
    .D(_0712_),
    .E(1'b1),
    .Q(_0011_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref885_ (
    .C(clk_i),
    .D(_0713_),
    .E(1'b1),
    .Q(_0012_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref886_ (
    .C(clk_i),
    .D(_0714_),
    .E(1'b1),
    .Q(_0013_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref887_ (
    .C(clk_i),
    .D(_0715_),
    .E(1'b1),
    .Q(_0014_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref888_ (
    .C(clk_i),
    .D(_0716_),
    .E(1'b1),
    .Q(_0015_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref889_ (
    .C(clk_i),
    .D(_0717_),
    .E(1'b1),
    .Q(_0016_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref890_ (
    .C(clk_i),
    .D(_0718_),
    .E(1'b1),
    .Q(_0017_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref891_ (
    .C(clk_i),
    .D(_0719_),
    .E(1'b1),
    .Q(_0018_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref892_ (
    .C(clk_i),
    .D(_0720_),
    .E(1'b1),
    .Q(_0019_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref893_ (
    .C(clk_i),
    .D(_0721_),
    .E(1'b1),
    .Q(_0020_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref894_ (
    .C(clk_i),
    .D(_0722_),
    .E(1'b1),
    .Q(_0021_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref895_ (
    .C(clk_i),
    .D(_0723_),
    .E(1'b1),
    .Q(_0022_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref896_ (
    .C(clk_i),
    .D(_0724_),
    .E(1'b1),
    .Q(_0023_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref897_ (
    .C(clk_i),
    .D(_0725_),
    .E(1'b1),
    .Q(_0024_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref898_ (
    .C(clk_i),
    .D(_0726_),
    .E(1'b1),
    .Q(_0025_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref899_ (
    .C(clk_i),
    .D(_0727_),
    .E(1'b1),
    .Q(_0026_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref900_ (
    .C(clk_i),
    .D(_0728_),
    .E(1'b1),
    .Q(_0027_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref901_ (
    .C(clk_i),
    .D(_0729_),
    .E(1'b1),
    .Q(_0028_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref902_ (
    .C(clk_i),
    .D(_0730_),
    .E(1'b1),
    .Q(_0029_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref903_ (
    .C(clk_i),
    .D(_0731_),
    .E(1'b1),
    .Q(_0030_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref904_ (
    .C(clk_i),
    .D(_0732_),
    .E(1'b1),
    .Q(_0031_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref905_ (
    .C(clk_i),
    .D(_0733_),
    .E(1'b1),
    .Q(_0032_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref906_ (
    .C(clk_i),
    .D(_0734_),
    .E(1'b1),
    .Q(_0033_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref907_ (
    .C(clk_i),
    .D(_0038_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0070_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref908_ (
    .C(clk_i),
    .D(_0039_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0071_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref909_ (
    .C(clk_i),
    .D(_0040_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0072_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref910_ (
    .C(clk_i),
    .D(_0041_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0073_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref911_ (
    .C(clk_i),
    .D(_0042_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0074_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref912_ (
    .C(clk_i),
    .D(_0043_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0075_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref913_ (
    .C(clk_i),
    .D(_0044_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0076_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref914_ (
    .C(clk_i),
    .D(_0045_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0077_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref915_ (
    .C(clk_i),
    .D(_0046_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0078_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref916_ (
    .C(clk_i),
    .D(_0047_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0079_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref917_ (
    .C(clk_i),
    .D(_0048_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0080_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref918_ (
    .C(clk_i),
    .D(_0049_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0081_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref919_ (
    .C(clk_i),
    .D(_0050_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0082_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref920_ (
    .C(clk_i),
    .D(_0051_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0083_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref921_ (
    .C(clk_i),
    .D(_0052_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0084_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref922_ (
    .C(clk_i),
    .D(_0053_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0085_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref923_ (
    .C(clk_i),
    .D(_0054_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0086_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref924_ (
    .C(clk_i),
    .D(_0055_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0087_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref925_ (
    .C(clk_i),
    .D(_0056_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0088_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref926_ (
    .C(clk_i),
    .D(_0057_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0089_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref927_ (
    .C(clk_i),
    .D(_0058_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0090_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref928_ (
    .C(clk_i),
    .D(_0059_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0091_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref929_ (
    .C(clk_i),
    .D(_0060_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0092_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref930_ (
    .C(clk_i),
    .D(_0061_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0093_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref931_ (
    .C(clk_i),
    .D(_0062_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0094_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref932_ (
    .C(clk_i),
    .D(_0063_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0095_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref933_ (
    .C(clk_i),
    .D(_0064_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0096_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref934_ (
    .C(clk_i),
    .D(_0065_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0097_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref935_ (
    .C(clk_i),
    .D(_0066_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0098_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref936_ (
    .C(clk_i),
    .D(_0067_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0099_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref937_ (
    .C(clk_i),
    .D(_0068_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0100_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref938_ (
    .C(clk_i),
    .D(_0069_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0101_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref939_ (
    .C(clk_i),
    .D(_0115_),
    .E(_0102_),
    .Q(_0127_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref940_ (
    .C(clk_i),
    .D(_0116_),
    .E(_0102_),
    .Q(_0128_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref941_ (
    .C(clk_i),
    .D(_0117_),
    .E(_0102_),
    .Q(_0129_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref942_ (
    .C(clk_i),
    .D(_0118_),
    .E(_0102_),
    .Q(_0130_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref943_ (
    .C(clk_i),
    .D(_0119_),
    .E(_0102_),
    .Q(_0131_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref944_ (
    .C(clk_i),
    .D(_0120_),
    .E(_0102_),
    .Q(_0132_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref945_ (
    .C(clk_i),
    .D(_0121_),
    .E(_0102_),
    .Q(_0133_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref946_ (
    .C(clk_i),
    .D(_0122_),
    .E(_0102_),
    .Q(_0134_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref947_ (
    .C(clk_i),
    .D(_0123_),
    .E(_0102_),
    .Q(_0135_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref948_ (
    .C(clk_i),
    .D(_0124_),
    .E(_0102_),
    .Q(_0136_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref949_ (
    .C(clk_i),
    .D(_0125_),
    .E(_0102_),
    .Q(_0137_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref950_ (
    .C(clk_i),
    .D(_0126_),
    .E(_0102_),
    .Q(_0138_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref951_ (
    .C(clk_i),
    .D(_0170_),
    .E(_0139_),
    .Q(_0200_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref952_ (
    .C(clk_i),
    .D(_0171_),
    .E(_0139_),
    .Q(_0201_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref953_ (
    .C(clk_i),
    .D(_0172_),
    .E(_0139_),
    .Q(_0202_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref954_ (
    .C(clk_i),
    .D(_0173_),
    .E(_0139_),
    .Q(_0203_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref955_ (
    .C(clk_i),
    .D(_0174_),
    .E(_0139_),
    .Q(_0204_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref956_ (
    .C(clk_i),
    .D(_0175_),
    .E(_0139_),
    .Q(_0205_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref957_ (
    .C(clk_i),
    .D(_0176_),
    .E(_0139_),
    .Q(_0206_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref958_ (
    .C(clk_i),
    .D(_0177_),
    .E(_0139_),
    .Q(_0207_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref959_ (
    .C(clk_i),
    .D(_0178_),
    .E(_0139_),
    .Q(_0208_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref960_ (
    .C(clk_i),
    .D(_0179_),
    .E(_0139_),
    .Q(_0209_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref961_ (
    .C(clk_i),
    .D(_0180_),
    .E(_0139_),
    .Q(_0210_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref962_ (
    .C(clk_i),
    .D(_0181_),
    .E(_0139_),
    .Q(_0211_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref963_ (
    .C(clk_i),
    .D(_0182_),
    .E(_0139_),
    .Q(_0212_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref964_ (
    .C(clk_i),
    .D(_0183_),
    .E(_0139_),
    .Q(_0213_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref965_ (
    .C(clk_i),
    .D(_0184_),
    .E(_0139_),
    .Q(_0214_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref966_ (
    .C(clk_i),
    .D(_0185_),
    .E(_0139_),
    .Q(_0215_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref967_ (
    .C(clk_i),
    .D(_0186_),
    .E(_0139_),
    .Q(_0216_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref968_ (
    .C(clk_i),
    .D(_0187_),
    .E(_0139_),
    .Q(_0217_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref969_ (
    .C(clk_i),
    .D(_0188_),
    .E(_0139_),
    .Q(_0218_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref970_ (
    .C(clk_i),
    .D(_0189_),
    .E(_0139_),
    .Q(_0219_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref971_ (
    .C(clk_i),
    .D(_0190_),
    .E(_0139_),
    .Q(_0220_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref972_ (
    .C(clk_i),
    .D(_0191_),
    .E(_0139_),
    .Q(_0221_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref973_ (
    .C(clk_i),
    .D(_0192_),
    .E(_0139_),
    .Q(_0222_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref974_ (
    .C(clk_i),
    .D(_0193_),
    .E(_0139_),
    .Q(_0223_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref975_ (
    .C(clk_i),
    .D(_0194_),
    .E(_0139_),
    .Q(_0224_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref976_ (
    .C(clk_i),
    .D(_0195_),
    .E(_0139_),
    .Q(_0225_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref977_ (
    .C(clk_i),
    .D(_0196_),
    .E(_0139_),
    .Q(_0226_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref978_ (
    .C(clk_i),
    .D(_0197_),
    .E(_0139_),
    .Q(_0227_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref979_ (
    .C(clk_i),
    .D(_0198_),
    .E(_0139_),
    .Q(_0228_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref980_ (
    .C(clk_i),
    .D(_0199_),
    .E(_0139_),
    .Q(_0229_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref981_ (
    .C(clk_i),
    .D(\dma_top.de_ack ),
    .E(_0230_),
    .Q(\dma_top.ch0_csr [22]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _0ref982_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.u0.u0.ch_sz_inf ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref983_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0240_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref984_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.ch0_txsz [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref985_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.ch0_txsz [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref986_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.ch0_txsz [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref987_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [20]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0241_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref988_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [21]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0242_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref989_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [22]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0243_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref990_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [23]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0244_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref991_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [24]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0245_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref992_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [25]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0246_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref993_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [26]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0247_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref994_ (
    .C(clk_i),
    .D(_0279_),
    .E(_0248_),
    .Q(_0309_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref995_ (
    .C(clk_i),
    .D(_0280_),
    .E(_0248_),
    .Q(_0310_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref996_ (
    .C(clk_i),
    .D(_0281_),
    .E(_0248_),
    .Q(_0311_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref997_ (
    .C(clk_i),
    .D(_0282_),
    .E(_0248_),
    .Q(_0312_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref998_ (
    .C(clk_i),
    .D(_0283_),
    .E(_0248_),
    .Q(_0313_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0ref999_ (
    .C(clk_i),
    .D(_0284_),
    .E(_0248_),
    .Q(_0314_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref000_ (
    .C(clk_i),
    .D(_0285_),
    .E(_0248_),
    .Q(_0315_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref001_ (
    .C(clk_i),
    .D(_0286_),
    .E(_0248_),
    .Q(_0316_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref002_ (
    .C(clk_i),
    .D(_0287_),
    .E(_0248_),
    .Q(_0317_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref003_ (
    .C(clk_i),
    .D(_0288_),
    .E(_0248_),
    .Q(_0318_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref004_ (
    .C(clk_i),
    .D(_0289_),
    .E(_0248_),
    .Q(_0319_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref005_ (
    .C(clk_i),
    .D(_0290_),
    .E(_0248_),
    .Q(_0320_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref006_ (
    .C(clk_i),
    .D(_0291_),
    .E(_0248_),
    .Q(_0321_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref007_ (
    .C(clk_i),
    .D(_0292_),
    .E(_0248_),
    .Q(_0322_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref008_ (
    .C(clk_i),
    .D(_0293_),
    .E(_0248_),
    .Q(_0323_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref009_ (
    .C(clk_i),
    .D(_0294_),
    .E(_0248_),
    .Q(_0324_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref010_ (
    .C(clk_i),
    .D(_0295_),
    .E(_0248_),
    .Q(_0325_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref011_ (
    .C(clk_i),
    .D(_0296_),
    .E(_0248_),
    .Q(_0326_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref012_ (
    .C(clk_i),
    .D(_0297_),
    .E(_0248_),
    .Q(_0327_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref013_ (
    .C(clk_i),
    .D(_0298_),
    .E(_0248_),
    .Q(_0328_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref014_ (
    .C(clk_i),
    .D(_0299_),
    .E(_0248_),
    .Q(_0329_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref015_ (
    .C(clk_i),
    .D(_0300_),
    .E(_0248_),
    .Q(_0330_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref016_ (
    .C(clk_i),
    .D(_0301_),
    .E(_0248_),
    .Q(_0331_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref017_ (
    .C(clk_i),
    .D(_0302_),
    .E(_0248_),
    .Q(_0332_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref018_ (
    .C(clk_i),
    .D(_0303_),
    .E(_0248_),
    .Q(_0333_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref019_ (
    .C(clk_i),
    .D(_0304_),
    .E(_0248_),
    .Q(_0334_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref020_ (
    .C(clk_i),
    .D(_0305_),
    .E(_0248_),
    .Q(_0335_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref021_ (
    .C(clk_i),
    .D(_0306_),
    .E(_0248_),
    .Q(_0336_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref022_ (
    .C(clk_i),
    .D(_0307_),
    .E(_0248_),
    .Q(_0337_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref023_ (
    .C(clk_i),
    .D(_0308_),
    .E(_0248_),
    .Q(_0338_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref024_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [0]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0339_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref025_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [1]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0340_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref026_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [2]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0341_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref027_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [3]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0342_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref028_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [4]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0343_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref029_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [5]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0344_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref030_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [6]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0345_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref031_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [7]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0346_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref032_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [8]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0347_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref033_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [9]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0348_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref034_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [10]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0349_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref035_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [11]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0350_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref036_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [12]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0351_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref037_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [13]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0352_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref038_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [14]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0353_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref039_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0354_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref040_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0355_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref041_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0356_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref042_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0357_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref043_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0358_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref044_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [20]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0359_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref045_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [21]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0360_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref046_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [22]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0361_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref047_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [23]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0362_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref048_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [24]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0363_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref049_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [25]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0364_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref050_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [26]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0365_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref051_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [27]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0366_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref052_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [28]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0367_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref053_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [29]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0368_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref054_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [30]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0369_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref055_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [0]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(\dma_top.u0.int_maska [0]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref056_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [1]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0370_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref057_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [2]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0371_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref058_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [3]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0372_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref059_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [4]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0373_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref060_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [5]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0374_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref061_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [6]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0375_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref062_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [7]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0376_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref063_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [8]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0377_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref064_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [9]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0378_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref065_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [10]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0379_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref066_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [11]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0380_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref067_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [12]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0381_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref068_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [13]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0382_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref069_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [14]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0383_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref070_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0384_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref071_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0385_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref072_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0386_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref073_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0387_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref074_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0388_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref075_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [20]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0389_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref076_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [21]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0390_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref077_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [22]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0391_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref078_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [23]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0392_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref079_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [24]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0393_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref080_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [25]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0394_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref081_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [26]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0395_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref082_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [27]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0396_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref083_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [28]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0397_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref084_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [29]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0398_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref085_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [30]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0399_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref086_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [0]),
    .E(\dma_top.u0.csr_we ),
    .Q(\dma_top.pause_req ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref087_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(\dma_top.u0.u0.rest_en ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref088_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [13]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0400_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref089_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [14]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0401_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref090_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0402_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref091_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [5]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(\dma_top.ch0_csr [5]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref092_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [6]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(\dma_top.ch0_csr [6]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref093_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [7]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(\dma_top.u2.use_ed ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref094_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [8]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(\dma_top.ch0_csr [8]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref095_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0403_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref096_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0404_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref097_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0405_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref098_ (
    .C(clk_i),
    .D(_0735_),
    .E(1'b1),
    .Q(_0434_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref099_ (
    .C(clk_i),
    .D(_0736_),
    .E(1'b1),
    .Q(_0435_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref100_ (
    .C(clk_i),
    .D(_0737_),
    .E(1'b1),
    .Q(_0436_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref101_ (
    .C(clk_i),
    .D(_0738_),
    .E(1'b1),
    .Q(_0437_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref102_ (
    .C(clk_i),
    .D(_0739_),
    .E(1'b1),
    .Q(_0438_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref103_ (
    .C(clk_i),
    .D(_0740_),
    .E(1'b1),
    .Q(_0439_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref104_ (
    .C(clk_i),
    .D(_0741_),
    .E(1'b1),
    .Q(_0440_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref105_ (
    .C(clk_i),
    .D(_0742_),
    .E(1'b1),
    .Q(_0441_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref106_ (
    .C(clk_i),
    .D(_0743_),
    .E(1'b1),
    .Q(_0442_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref107_ (
    .C(clk_i),
    .D(_0744_),
    .E(1'b1),
    .Q(_0443_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref108_ (
    .C(clk_i),
    .D(_0745_),
    .E(1'b1),
    .Q(_0444_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref109_ (
    .C(clk_i),
    .D(_0746_),
    .E(1'b1),
    .Q(_0445_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref110_ (
    .C(clk_i),
    .D(_0747_),
    .E(1'b1),
    .Q(_0446_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref111_ (
    .C(clk_i),
    .D(_0748_),
    .E(1'b1),
    .Q(_0447_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref112_ (
    .C(clk_i),
    .D(_0749_),
    .E(1'b1),
    .Q(_0448_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref113_ (
    .C(clk_i),
    .D(_0750_),
    .E(1'b1),
    .Q(_0449_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref114_ (
    .C(clk_i),
    .D(_0751_),
    .E(1'b1),
    .Q(_0450_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref115_ (
    .C(clk_i),
    .D(_0752_),
    .E(1'b1),
    .Q(_0451_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref116_ (
    .C(clk_i),
    .D(_0753_),
    .E(1'b1),
    .Q(_0452_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref117_ (
    .C(clk_i),
    .D(_0754_),
    .E(1'b1),
    .Q(_0453_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref118_ (
    .C(clk_i),
    .D(_0755_),
    .E(1'b1),
    .Q(_0454_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref119_ (
    .C(clk_i),
    .D(_0756_),
    .E(1'b1),
    .Q(_0455_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref120_ (
    .C(clk_i),
    .D(_0757_),
    .E(1'b1),
    .Q(_0456_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref121_ (
    .C(clk_i),
    .D(_0758_),
    .E(1'b1),
    .Q(_0457_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref122_ (
    .C(clk_i),
    .D(_0759_),
    .E(1'b1),
    .Q(_0458_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref123_ (
    .C(clk_i),
    .D(_0760_),
    .E(1'b1),
    .Q(_0459_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref124_ (
    .C(clk_i),
    .D(_0761_),
    .E(1'b1),
    .Q(_0460_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref125_ (
    .C(clk_i),
    .D(_0762_),
    .E(1'b1),
    .Q(_0461_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref126_ (
    .C(clk_i),
    .D(_0231_),
    .E(_0462_),
    .Q(_0463_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref127_ (
    .C(clk_i),
    .D(_0232_),
    .E(_0462_),
    .Q(_0464_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref128_ (
    .C(clk_i),
    .D(_0233_),
    .E(_0462_),
    .Q(_0465_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref129_ (
    .C(clk_i),
    .D(_0234_),
    .E(_0462_),
    .Q(_0466_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref130_ (
    .C(clk_i),
    .D(_0235_),
    .E(_0462_),
    .Q(_0467_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref131_ (
    .C(clk_i),
    .D(_0236_),
    .E(_0462_),
    .Q(_0468_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref132_ (
    .C(clk_i),
    .D(_0237_),
    .E(_0462_),
    .Q(_0469_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref133_ (
    .C(clk_i),
    .D(_0238_),
    .E(_0462_),
    .Q(_0470_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref134_ (
    .C(clk_i),
    .D(_0239_),
    .E(_0462_),
    .Q(_0471_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref135_ (
    .C(clk_i),
    .D(_0473_),
    .E(_0472_),
    .Q(_0484_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref136_ (
    .C(clk_i),
    .D(_0474_),
    .E(_0472_),
    .Q(_0485_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref137_ (
    .C(clk_i),
    .D(_0475_),
    .E(_0472_),
    .Q(_0486_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref138_ (
    .C(clk_i),
    .D(_0476_),
    .E(_0472_),
    .Q(_0487_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref139_ (
    .C(clk_i),
    .D(_0477_),
    .E(_0472_),
    .Q(_0488_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref140_ (
    .C(clk_i),
    .D(_0478_),
    .E(_0472_),
    .Q(_0489_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref141_ (
    .C(clk_i),
    .D(_0479_),
    .E(_0472_),
    .Q(_0490_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref142_ (
    .C(clk_i),
    .D(_0480_),
    .E(_0472_),
    .Q(_0491_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref143_ (
    .C(clk_i),
    .D(_0481_),
    .E(_0472_),
    .Q(_0492_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref144_ (
    .C(clk_i),
    .D(_0482_),
    .E(_0472_),
    .Q(_0493_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref145_ (
    .C(clk_i),
    .D(_0483_),
    .E(_0472_),
    .Q(_0494_),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref146_ (
    .C(clk_i),
    .D(_0103_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref147_ (
    .C(clk_i),
    .D(_0106_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref148_ (
    .C(clk_i),
    .D(_0107_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref149_ (
    .C(clk_i),
    .D(_0108_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref150_ (
    .C(clk_i),
    .D(_0109_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref151_ (
    .C(clk_i),
    .D(_0110_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref152_ (
    .C(clk_i),
    .D(_0111_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref153_ (
    .C(clk_i),
    .D(_0112_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref154_ (
    .C(clk_i),
    .D(_0113_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref155_ (
    .C(clk_i),
    .D(_0114_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref156_ (
    .C(clk_i),
    .D(_0104_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref157_ (
    .C(clk_i),
    .D(_0105_),
    .E(_0495_),
    .Q(\dma_top.u2.tsz_cnt [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref158_ (
    .C(clk_i),
    .D(_0498_),
    .E(1'b1),
    .Q(_0603_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref159_ (
    .C(clk_i),
    .D(_0499_),
    .E(1'b1),
    .Q(_0604_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref160_ (
    .C(clk_i),
    .D(_0500_),
    .E(1'b1),
    .Q(_0605_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref161_ (
    .C(clk_i),
    .D(_0501_),
    .E(1'b1),
    .Q(_0606_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref162_ (
    .C(clk_i),
    .D(_0502_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref163_ (
    .C(clk_i),
    .D(_0503_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref164_ (
    .C(clk_i),
    .D(_0504_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref165_ (
    .C(clk_i),
    .D(_0505_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref166_ (
    .C(clk_i),
    .D(_0506_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref167_ (
    .C(clk_i),
    .D(_0507_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref168_ (
    .C(clk_i),
    .D(_0508_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref169_ (
    .C(clk_i),
    .D(_0509_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref170_ (
    .C(clk_i),
    .D(_0510_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref171_ (
    .C(clk_i),
    .D(_0511_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref172_ (
    .C(clk_i),
    .D(_0512_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref173_ (
    .C(clk_i),
    .D(_0513_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref174_ (
    .C(clk_i),
    .D(_0514_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref175_ (
    .C(clk_i),
    .D(_0515_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref176_ (
    .C(clk_i),
    .D(_0516_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref177_ (
    .C(clk_i),
    .D(_0517_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref178_ (
    .C(clk_i),
    .D(_0518_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref179_ (
    .C(clk_i),
    .D(_0519_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref180_ (
    .C(clk_i),
    .D(_0520_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref181_ (
    .C(clk_i),
    .D(_0521_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref182_ (
    .C(clk_i),
    .D(_0522_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref183_ (
    .C(clk_i),
    .D(_0523_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref184_ (
    .C(clk_i),
    .D(_0524_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref185_ (
    .C(clk_i),
    .D(_0525_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref186_ (
    .C(clk_i),
    .D(_0526_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref187_ (
    .C(clk_i),
    .D(_0527_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref188_ (
    .C(clk_i),
    .D(_0528_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref189_ (
    .C(clk_i),
    .D(_0529_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref190_ (
    .C(clk_i),
    .D(_0530_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref191_ (
    .C(clk_i),
    .D(_0531_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref192_ (
    .C(clk_i),
    .D(_0532_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [30]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref193_ (
    .C(clk_i),
    .D(_0533_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [31]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref194_ (
    .C(clk_i),
    .D(_0534_),
    .E(1'b1),
    .Q(\dma_top.slv0_we ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref195_ (
    .C(clk_i),
    .D(_0535_),
    .E(1'b1),
    .Q(_0607_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref196_ (
    .C(clk_i),
    .D(_0536_),
    .E(1'b1),
    .Q(\dma_top.slv0_adr [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref197_ (
    .C(clk_i),
    .D(_0537_),
    .E(1'b1),
    .Q(_0608_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref198_ (
    .C(clk_i),
    .D(_0538_),
    .E(1'b1),
    .Q(\dma_top.slv0_adr [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref199_ (
    .C(clk_i),
    .D(_0539_),
    .E(1'b1),
    .Q(\dma_top.slv0_adr [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref200_ (
    .C(clk_i),
    .D(_0540_),
    .E(1'b1),
    .Q(_0609_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref201_ (
    .C(clk_i),
    .D(_0541_),
    .E(1'b1),
    .Q(_0610_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref202_ (
    .C(clk_i),
    .D(_0542_),
    .E(1'b1),
    .Q(_0611_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref203_ (
    .C(clk_i),
    .D(_0543_),
    .E(1'b1),
    .Q(_0612_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref204_ (
    .C(clk_i),
    .D(_0544_),
    .E(1'b1),
    .Q(_0613_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref205_ (
    .C(clk_i),
    .D(_0545_),
    .E(1'b1),
    .Q(_0614_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref206_ (
    .C(clk_i),
    .D(\dma_top.de_ack ),
    .E(1'b1),
    .Q(_0615_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref207_ (
    .C(clk_i),
    .D(_0546_),
    .E(1'b1),
    .Q(\dma_top.dma_err ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref208_ (
    .C(clk_i),
    .D(_0547_),
    .E(1'b1),
    .Q(_0616_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref209_ (
    .C(clk_i),
    .D(_0548_),
    .E(1'b1),
    .Q(_0617_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref210_ (
    .C(clk_i),
    .D(_0549_),
    .E(1'b1),
    .Q(_0618_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref211_ (
    .C(clk_i),
    .D(_0550_),
    .E(1'b1),
    .Q(_0619_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref212_ (
    .C(clk_i),
    .D(_0428_),
    .E(1'b1),
    .Q(_0620_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref213_ (
    .C(clk_i),
    .D(_0429_),
    .E(1'b1),
    .Q(_0621_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref214_ (
    .C(clk_i),
    .D(_0430_),
    .E(1'b1),
    .Q(_0622_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref215_ (
    .C(clk_i),
    .D(_0431_),
    .E(1'b1),
    .Q(_0623_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref216_ (
    .C(clk_i),
    .D(_0432_),
    .E(1'b1),
    .Q(_0624_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref217_ (
    .C(clk_i),
    .D(_0433_),
    .E(1'b1),
    .Q(_0625_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref218_ (
    .C(clk_i),
    .D(_0406_),
    .E(1'b1),
    .Q(_0626_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref219_ (
    .C(clk_i),
    .D(_0407_),
    .E(1'b1),
    .Q(_0627_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref220_ (
    .C(clk_i),
    .D(_0408_),
    .E(1'b1),
    .Q(_0628_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref221_ (
    .C(clk_i),
    .D(_0409_),
    .E(1'b1),
    .Q(_0629_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref222_ (
    .C(clk_i),
    .D(_0410_),
    .E(1'b1),
    .Q(_0630_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref223_ (
    .C(clk_i),
    .D(_0411_),
    .E(1'b1),
    .Q(_0631_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref224_ (
    .C(clk_i),
    .D(_0412_),
    .E(1'b1),
    .Q(_0632_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref225_ (
    .C(clk_i),
    .D(_0413_),
    .E(1'b1),
    .Q(_0633_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref226_ (
    .C(clk_i),
    .D(_0414_),
    .E(1'b1),
    .Q(_0634_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref227_ (
    .C(clk_i),
    .D(_0415_),
    .E(1'b1),
    .Q(_0635_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref228_ (
    .C(clk_i),
    .D(_0416_),
    .E(1'b1),
    .Q(_0636_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref229_ (
    .C(clk_i),
    .D(_0417_),
    .E(1'b1),
    .Q(_0637_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref230_ (
    .C(clk_i),
    .D(_0418_),
    .E(1'b1),
    .Q(_0638_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref231_ (
    .C(clk_i),
    .D(_0419_),
    .E(1'b1),
    .Q(_0639_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref232_ (
    .C(clk_i),
    .D(_0420_),
    .E(1'b1),
    .Q(_0640_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref233_ (
    .C(clk_i),
    .D(_0421_),
    .E(1'b1),
    .Q(_0641_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref234_ (
    .C(clk_i),
    .D(_0422_),
    .E(1'b1),
    .Q(_0642_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref235_ (
    .C(clk_i),
    .D(_0423_),
    .E(1'b1),
    .Q(_0643_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref236_ (
    .C(clk_i),
    .D(_0424_),
    .E(1'b1),
    .Q(_0644_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref237_ (
    .C(clk_i),
    .D(_0425_),
    .E(1'b1),
    .Q(_0645_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref238_ (
    .C(clk_i),
    .D(_0426_),
    .E(1'b1),
    .Q(_0646_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref239_ (
    .C(clk_i),
    .D(_0427_),
    .E(1'b1),
    .Q(_0647_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref240_ (
    .C(clk_i),
    .D(_0551_),
    .E(1'b1),
    .Q(_0648_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref241_ (
    .C(clk_i),
    .D(\dma_top.mast0_drdy ),
    .E(1'b1),
    .Q(_0649_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref242_ (
    .C(clk_i),
    .D(_0552_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref243_ (
    .C(clk_i),
    .D(_0553_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref244_ (
    .C(clk_i),
    .D(_0554_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref245_ (
    .C(clk_i),
    .D(_0555_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref246_ (
    .C(clk_i),
    .D(_0556_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref247_ (
    .C(clk_i),
    .D(_0557_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref248_ (
    .C(clk_i),
    .D(_0558_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref249_ (
    .C(clk_i),
    .D(_0559_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref250_ (
    .C(clk_i),
    .D(_0560_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref251_ (
    .C(clk_i),
    .D(_0561_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref252_ (
    .C(clk_i),
    .D(_0562_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref253_ (
    .C(clk_i),
    .D(_0563_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref254_ (
    .C(clk_i),
    .D(_0564_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref255_ (
    .C(clk_i),
    .D(_0565_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref256_ (
    .C(clk_i),
    .D(_0566_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref257_ (
    .C(clk_i),
    .D(_0567_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref258_ (
    .C(clk_i),
    .D(_0568_),
    .E(1'b1),
    .Q(\dma_top.u2.u0.out_r [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref259_ (
    .C(clk_i),
    .D(_0569_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref260_ (
    .C(clk_i),
    .D(_0570_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref261_ (
    .C(clk_i),
    .D(_0571_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref262_ (
    .C(clk_i),
    .D(_0572_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref263_ (
    .C(clk_i),
    .D(_0573_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref264_ (
    .C(clk_i),
    .D(_0574_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref265_ (
    .C(clk_i),
    .D(_0575_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref266_ (
    .C(clk_i),
    .D(_0576_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref267_ (
    .C(clk_i),
    .D(_0577_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref268_ (
    .C(clk_i),
    .D(_0578_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref269_ (
    .C(clk_i),
    .D(_0579_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref270_ (
    .C(clk_i),
    .D(_0580_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref271_ (
    .C(clk_i),
    .D(_0581_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref272_ (
    .C(clk_i),
    .D(_0582_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref273_ (
    .C(clk_i),
    .D(_0583_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref274_ (
    .C(clk_i),
    .D(_0584_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref275_ (
    .C(clk_i),
    .D(_0585_),
    .E(1'b1),
    .Q(\dma_top.u2.u1.out_r [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref276_ (
    .C(clk_i),
    .D(_0586_),
    .E(1'b1),
    .Q(_0650_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref277_ (
    .C(clk_i),
    .D(_0587_),
    .E(1'b1),
    .Q(_0651_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref278_ (
    .C(clk_i),
    .D(_0588_),
    .E(1'b1),
    .Q(_0652_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref279_ (
    .C(clk_i),
    .D(_0589_),
    .E(1'b1),
    .Q(_0653_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref280_ (
    .C(clk_i),
    .D(_0590_),
    .E(1'b1),
    .Q(_0654_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref281_ (
    .C(clk_i),
    .D(_0591_),
    .E(1'b1),
    .Q(inta_o),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref282_ (
    .C(clk_i),
    .D(\dma_top.u0.int_srcb [0]),
    .E(1'b1),
    .Q(intb_o),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref283_ (
    .C(clk_i),
    .D(_0592_),
    .E(1'b1),
    .Q(_0655_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref284_ (
    .C(clk_i),
    .D(_0593_),
    .E(1'b1),
    .Q(\dma_top.u0.u0.ch_busy ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref285_ (
    .C(clk_i),
    .D(_0594_),
    .E(1'b1),
    .Q(dma_ack_o),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref286_ (
    .C(clk_i),
    .D(_0595_),
    .E(1'b1),
    .Q(_0656_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref287_ (
    .C(clk_i),
    .D(_0596_),
    .E(1'b1),
    .Q(_0657_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref288_ (
    .C(clk_i),
    .D(_0597_),
    .E(1'b1),
    .Q(_0658_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref289_ (
    .C(clk_i),
    .D(_0598_),
    .E(1'b1),
    .Q(_0659_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref290_ (
    .C(clk_i),
    .D(_0599_),
    .E(1'b1),
    .Q(_0660_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref291_ (
    .C(clk_i),
    .D(_0600_),
    .E(1'b1),
    .Q(_0661_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref292_ (
    .C(clk_i),
    .D(_0601_),
    .E(1'b1),
    .Q(_0002_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref293_ (
    .C(clk_i),
    .D(_0602_),
    .E(1'b1),
    .Q(_0001_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref294_ (
    .C(clk_i),
    .D(_0497_),
    .E(_0662_),
    .Q(\dma_top.u0.u0.ch_enable ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref295_ (
    .C(clk_i),
    .D(_0663_),
    .E(_0662_),
    .Q(\dma_top.u0.u0.ch_done ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref296_ (
    .C(clk_i),
    .D(_0665_),
    .E(_0664_),
    .Q(\dma_top.ch0_csr [21]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref297_ (
    .C(clk_i),
    .D(_0270_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref298_ (
    .C(clk_i),
    .D(_0269_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref299_ (
    .C(clk_i),
    .D(_0267_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref300_ (
    .C(clk_i),
    .D(_0266_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref301_ (
    .C(clk_i),
    .D(_0265_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref302_ (
    .C(clk_i),
    .D(_0264_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref303_ (
    .C(clk_i),
    .D(_0262_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref304_ (
    .C(clk_i),
    .D(_0261_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref305_ (
    .C(clk_i),
    .D(_0259_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref306_ (
    .C(clk_i),
    .D(_0258_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref307_ (
    .C(clk_i),
    .D(_0256_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref308_ (
    .C(clk_i),
    .D(_0255_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref309_ (
    .C(clk_i),
    .D(_0253_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref310_ (
    .C(clk_i),
    .D(_0252_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref311_ (
    .C(clk_i),
    .D(_0251_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref312_ (
    .C(clk_i),
    .D(_0250_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref313_ (
    .C(clk_i),
    .D(_0277_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref314_ (
    .C(clk_i),
    .D(_0276_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref315_ (
    .C(clk_i),
    .D(_0275_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref316_ (
    .C(clk_i),
    .D(_0274_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref317_ (
    .C(clk_i),
    .D(_0272_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref318_ (
    .C(clk_i),
    .D(_0271_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref319_ (
    .C(clk_i),
    .D(_0268_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref320_ (
    .C(clk_i),
    .D(_0263_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref321_ (
    .C(clk_i),
    .D(_0257_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref322_ (
    .C(clk_i),
    .D(_0273_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref323_ (
    .C(clk_i),
    .D(_0254_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref324_ (
    .C(clk_i),
    .D(_0278_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref325_ (
    .C(clk_i),
    .D(_0249_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref326_ (
    .C(clk_i),
    .D(_0260_),
    .E(_0667_),
    .Q(\dma_top.u2.adr1_cnt [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref327_ (
    .C(clk_i),
    .D(_0161_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref328_ (
    .C(clk_i),
    .D(_0160_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref329_ (
    .C(clk_i),
    .D(_0159_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref330_ (
    .C(clk_i),
    .D(_0158_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref331_ (
    .C(clk_i),
    .D(_0157_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref332_ (
    .C(clk_i),
    .D(_0156_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref333_ (
    .C(clk_i),
    .D(_0155_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref334_ (
    .C(clk_i),
    .D(_0153_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref335_ (
    .C(clk_i),
    .D(_0152_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref336_ (
    .C(clk_i),
    .D(_0150_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref337_ (
    .C(clk_i),
    .D(_0149_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref338_ (
    .C(clk_i),
    .D(_0147_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref339_ (
    .C(clk_i),
    .D(_0146_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref340_ (
    .C(clk_i),
    .D(_0145_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref341_ (
    .C(clk_i),
    .D(_0144_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref342_ (
    .C(clk_i),
    .D(_0143_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref343_ (
    .C(clk_i),
    .D(_0142_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref344_ (
    .C(clk_i),
    .D(_0141_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref345_ (
    .C(clk_i),
    .D(_0169_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref346_ (
    .C(clk_i),
    .D(_0168_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref347_ (
    .C(clk_i),
    .D(_0167_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref348_ (
    .C(clk_i),
    .D(_0165_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref349_ (
    .C(clk_i),
    .D(_0164_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref350_ (
    .C(clk_i),
    .D(_0163_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref351_ (
    .C(clk_i),
    .D(_0166_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref352_ (
    .C(clk_i),
    .D(_0162_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref353_ (
    .C(clk_i),
    .D(_0154_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref354_ (
    .C(clk_i),
    .D(_0148_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref355_ (
    .C(clk_i),
    .D(_0140_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref356_ (
    .C(clk_i),
    .D(_0151_),
    .E(_0669_),
    .Q(\dma_top.u2.adr0_cnt [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref357_ (
    .C(clk_i),
    .D(\dma_top.dma_err ),
    .E(_0496_),
    .Q(\dma_top.u0.u0.ch_err ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref358_ (
    .C(clk_i),
    .D(_0034_),
    .E(_0670_),
    .Q(\dma_top.ch0_csr [1]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref359_ (
    .C(clk_i),
    .D(_0035_),
    .E(_0670_),
    .Q(\dma_top.ch0_csr [2]),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref360_ (
    .C(clk_i),
    .D(_0036_),
    .E(_0670_),
    .Q(\dma_top.u2.a1_inc_en ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref361_ (
    .C(clk_i),
    .D(_0037_),
    .E(_0670_),
    .Q(\dma_top.u2.a0_inc_en ),
    .R(_0870_),
    .S(1'b1)
  );
  dffsre _1ref362_ (
    .C(clk_i),
    .D(_0671_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref363_ (
    .C(clk_i),
    .D(_0672_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref364_ (
    .C(clk_i),
    .D(_0673_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref365_ (
    .C(clk_i),
    .D(_0674_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref366_ (
    .C(clk_i),
    .D(_0675_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref367_ (
    .C(clk_i),
    .D(_0676_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref368_ (
    .C(clk_i),
    .D(_0677_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref369_ (
    .C(clk_i),
    .D(_0678_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref370_ (
    .C(clk_i),
    .D(_0679_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref371_ (
    .C(clk_i),
    .D(_0680_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref372_ (
    .C(clk_i),
    .D(_0681_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref373_ (
    .C(clk_i),
    .D(_0682_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref374_ (
    .C(clk_i),
    .D(_0683_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref375_ (
    .C(clk_i),
    .D(_0684_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref376_ (
    .C(clk_i),
    .D(_0685_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref377_ (
    .C(clk_i),
    .D(_0686_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref378_ (
    .C(clk_i),
    .D(_0687_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref379_ (
    .C(clk_i),
    .D(_0688_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref380_ (
    .C(clk_i),
    .D(_0689_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref381_ (
    .C(clk_i),
    .D(_0690_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref382_ (
    .C(clk_i),
    .D(_0691_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref383_ (
    .C(clk_i),
    .D(_0692_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref384_ (
    .C(clk_i),
    .D(_0693_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref385_ (
    .C(clk_i),
    .D(_0694_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref386_ (
    .C(clk_i),
    .D(_0695_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref387_ (
    .C(clk_i),
    .D(_0696_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref388_ (
    .C(clk_i),
    .D(_0697_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref389_ (
    .C(clk_i),
    .D(_0698_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref390_ (
    .C(clk_i),
    .D(_0699_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref391_ (
    .C(clk_i),
    .D(_0700_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref392_ (
    .C(clk_i),
    .D(_0701_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [30]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1ref393_ (
    .C(clk_i),
    .D(_0702_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [31]),
    .R(1'b1),
    .S(1'b1)
  );
  assign _0763_ = 4'b0001 >> { _0001_, _0002_ };
  assign _0764_ = 64'b0000000011111010111111000000000000000000000000000000000000000000 >> { \dma_top.slv0_adr [5:4], _0608_, \dma_top.slv0_adr [2], _0229_, _0338_ };
  assign _0703_ = 4'b1000 >> { _0764_, _0763_ };
  assign _0765_ = 32'd4042461023 >> { \dma_top.slv0_adr [4], \dma_top.slv0_adr [2], _0608_, _0337_, _0228_ };
  assign _0766_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0369_, _0399_ };
  assign _0704_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0765_, _0766_ };
  assign _0767_ = 64'b0000000000001111111111110011001111111111111111110101010111111111 >> { _0608_, \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0227_, _0368_, _0398_ };
  assign _0768_ = 4'b0100 >> { \dma_top.slv0_adr [5], _0608_ };
  assign _0705_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0767_, \dma_top.slv0_adr [2], _0336_ };
  assign _0769_ = 64'b0000000000001111111111110011001111111111111111110101010111111111 >> { _0608_, \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0226_, _0367_, _0397_ };
  assign _0706_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0769_, \dma_top.slv0_adr [2], _0335_ };
  assign _0770_ = 64'b0000000000001111111111110011001111111111111111110101010111111111 >> { _0608_, \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0225_, _0366_, _0396_ };
  assign _0707_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0770_, \dma_top.slv0_adr [2], _0334_ };
  assign _0771_ = 64'b1111111100000000111111110011001100000000000011110101010111111111 >> { \dma_top.slv0_adr [4], \dma_top.slv0_adr [2], _0608_, _0247_, _0333_, _0224_ };
  assign _0772_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0365_, _0395_ };
  assign _0708_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0771_, _0772_ };
  assign _0773_ = 64'b1111111100000000111111110011001100000000000011110101010111111111 >> { \dma_top.slv0_adr [4], \dma_top.slv0_adr [2], _0608_, _0246_, _0332_, _0223_ };
  assign _0774_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0364_, _0394_ };
  assign _0709_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0773_, _0774_ };
  assign _0775_ = 64'b1111111100000000111111110011001100000000000011110101010111111111 >> { \dma_top.slv0_adr [4], \dma_top.slv0_adr [2], _0608_, _0245_, _0331_, _0222_ };
  assign _0776_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0363_, _0393_ };
  assign _0710_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0775_, _0776_ };
  assign _0777_ = 64'b1111111100000000111111110011001100000000000011110101010111111111 >> { \dma_top.slv0_adr [4], \dma_top.slv0_adr [2], _0608_, _0244_, _0330_, _0221_ };
  assign _0778_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0362_, _0392_ };
  assign _0711_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0777_, _0778_ };
  assign _0779_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0220_, _0243_, \dma_top.ch0_csr [22] };
  assign _0780_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0779_, _0361_, _0391_ };
  assign _0712_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0780_, \dma_top.slv0_adr [2], _0329_ };
  assign _0781_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0219_, _0242_, \dma_top.ch0_csr [21] };
  assign _0782_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0781_, _0360_, _0390_ };
  assign _0713_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0782_, \dma_top.slv0_adr [2], _0328_ };
  assign _0783_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0218_, _0241_, \dma_top.u0.u0.ch_err  };
  assign _0784_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0783_, _0359_, _0389_ };
  assign _0714_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0784_, \dma_top.slv0_adr [2], _0327_ };
  assign _0785_ = 32'd4289383664 >> { \dma_top.slv0_adr [2], _0608_, _0405_, _0217_, \dma_top.ch0_txsz [19] };
  assign _0786_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0785_, _0358_, _0388_ };
  assign _0715_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0786_, \dma_top.slv0_adr [2], _0326_ };
  assign _0787_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0216_, \dma_top.ch0_txsz [18], _0404_ };
  assign _0788_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0787_, _0357_, _0387_ };
  assign _0716_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0788_, _0325_, \dma_top.slv0_adr [2] };
  assign _0789_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0215_, \dma_top.ch0_txsz [17], _0403_ };
  assign _0790_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0789_, _0356_, _0386_ };
  assign _0717_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0790_, \dma_top.slv0_adr [2], _0324_ };
  assign _0791_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0214_, _0240_, \dma_top.u0.u0.rest_en  };
  assign _0792_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0791_, _0355_, _0385_ };
  assign _0718_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0792_, \dma_top.slv0_adr [2], _0323_ };
  assign _0793_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0213_, \dma_top.u0.u0.ch_sz_inf , _0402_ };
  assign _0794_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0793_, _0354_, _0384_ };
  assign _0719_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0794_, \dma_top.slv0_adr [2], _0322_ };
  assign _0795_ = 64'b1111111111111111000000000101010100000000001100111111111100001111 >> { \dma_top.slv0_adr [4], _0608_, \dma_top.slv0_adr [2], _0401_, _0212_, _0321_ };
  assign _0796_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0353_, _0383_ };
  assign _0720_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0795_, _0796_ };
  assign _0797_ = 64'b1111111111111111000000000101010100000000001100111111111100001111 >> { \dma_top.slv0_adr [4], _0608_, \dma_top.slv0_adr [2], _0400_, _0211_, _0320_ };
  assign _0798_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0352_, _0382_ };
  assign _0721_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0797_, _0798_ };
  assign _0799_ = 64'b1111111111111111000000000101010100000000001100111111111100001111 >> { \dma_top.slv0_adr [4], _0608_, \dma_top.slv0_adr [2], \dma_top.u0.u0.ch_err , _0210_, _0319_ };
  assign _0800_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0351_, _0381_ };
  assign _0722_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0799_, _0800_ };
  assign _0801_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0209_, _0138_, \dma_top.u0.u0.ch_done  };
  assign _0802_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0801_, _0350_, _0380_ };
  assign _0723_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0802_, \dma_top.slv0_adr [2], _0318_ };
  assign _0803_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0208_, _0137_, \dma_top.u0.u0.ch_busy  };
  assign _0804_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0803_, _0349_, _0379_ };
  assign _0724_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0804_, \dma_top.slv0_adr [2], _0317_ };
  assign _0805_ = 64'b1111111100000000111111110011001100000000000011110101010111111111 >> { \dma_top.slv0_adr [4], \dma_top.slv0_adr [2], _0608_, _0136_, _0316_, _0207_ };
  assign _0806_ = 32'd658432 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.slv0_adr [4], _0348_, _0378_ };
  assign _0725_ = 16'b0011101000000000 >> { _0763_, \dma_top.slv0_adr [5], _0805_, _0806_ };
  assign _0807_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0206_, _0135_, \dma_top.ch0_csr [8] };
  assign _0808_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0807_, _0347_, _0377_ };
  assign _0726_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0808_, \dma_top.slv0_adr [2], _0315_ };
  assign _0809_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0205_, _0134_, \dma_top.u2.use_ed  };
  assign _0810_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0809_, _0346_, _0376_ };
  assign _0727_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0810_, \dma_top.slv0_adr [2], _0314_ };
  assign _0811_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0204_, _0133_, \dma_top.ch0_csr [6] };
  assign _0812_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0811_, _0345_, _0375_ };
  assign _0728_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0812_, \dma_top.slv0_adr [2], _0313_ };
  assign _0813_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0203_, _0132_, \dma_top.ch0_csr [5] };
  assign _0814_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0813_, _0344_, _0374_ };
  assign _0729_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0814_, \dma_top.slv0_adr [2], _0312_ };
  assign _0815_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0608_, _0202_, _0131_, \dma_top.u2.a0_inc_en  };
  assign _0816_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0815_, _0343_, _0373_ };
  assign _0730_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0768_, _0816_, \dma_top.slv0_adr [2], _0311_ };
  assign _0817_ = 32'd4281536341 >> { \dma_top.slv0_adr [2], _0608_, _0201_, _0130_, \dma_top.u2.a1_inc_en  };
  assign _0818_ = 64'b1111000011110000111100001111000011111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0817_, _0342_, _0372_ };
  assign _0731_ = 64'b0100000001000000000000001111111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0818_, _0310_, _0768_, \dma_top.slv0_adr [2] };
  assign _0819_ = 32'd4281536341 >> { \dma_top.slv0_adr [2], _0608_, _0200_, _0129_, \dma_top.ch0_csr [2] };
  assign _0820_ = 64'b1111000011110000111100001111000011111111010101010011001111111111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0608_, _0819_, _0341_, _0371_ };
  assign _0732_ = 64'b0100000001000000000000001111111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [4], _0820_, _0309_, _0768_, \dma_top.slv0_adr [2] };
  assign _0821_ = 32'd257242111 >> { \dma_top.slv0_adr [5], \dma_top.slv0_adr [2], _0128_, _0370_, \dma_top.ch0_csr [1] };
  assign _0822_ = 8'b00010000 >> { _0340_, \dma_top.slv0_adr [5], \dma_top.slv0_adr [2] };
  assign _0733_ = 32'd167968768 >> { _0763_, _0608_, \dma_top.slv0_adr [4], _0821_, _0822_ };
  assign _0823_ = 4'b0001 >> { _0491_, _0490_ };
  assign _0824_ = 4'b0001 >> { _0488_, _0489_ };
  assign _0825_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _0824_, _0484_, _0823_, _0487_, _0486_, _0485_ };
  assign _0826_ = 16'b0001000000000000 >> { _0825_, _0494_, _0493_, _0492_ };
  assign _0827_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { \dma_top.ch0_csr [22], _0405_, _0403_, \dma_top.u0.u0.ch_err , _0404_, \dma_top.ch0_csr [21] };
  assign _0828_ = 64'b1100110011111111000000001111111101010101010101010000111100001111 >> { \dma_top.slv0_adr [2], _0608_, \dma_top.u0.int_maska [0], _0826_, _0827_, _0339_ };
  assign \dma_top.u0.int_srcb [0] = 4'b0100 >> { _0339_, _0827_ };
  assign _0829_ = 16'b0000110000001010 >> { \dma_top.slv0_adr [2], _0608_, _0127_, \dma_top.u0.u0.ch_enable  };
  assign _0734_ = 64'b0000000010101010110011000000111100000000000000000000000000000000 >> { _0763_, \dma_top.slv0_adr [5:4], _0828_, \dma_top.u0.int_srcb [0], _0829_ };
  assign _0830_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0823_, _0824_, _0493_, _0494_, _0492_, _0487_ };
  assign _0475_ = 32'd268435456 >> { _0484_, _0830_, _0485_, _0486_, \dma_top.dma_err  };
  assign _0831_ = 16'b0111110100000000 >> { _0475_, select_master, \dma_top.ch0_csr [2], tm_wb_ack_i };
  assign _0832_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0468_, _0467_, _0464_, _0463_, _0465_, _0466_ };
  assign _0542_ = 16'b0000000100000000 >> { _0832_, _0471_, _0470_, _0469_ };
  assign _0833_ = 32'd1 >> { \dma_top.u2.tsz_cnt [3], \dma_top.u2.tsz_cnt [1:0], \dma_top.u2.tsz_cnt [4], \dma_top.u2.tsz_cnt [2] };
  assign _0834_ = 8'b00010000 >> { _0833_, \dma_top.u2.tsz_cnt [6:5] };
  assign _0835_ = 8'b00010000 >> { _0834_, \dma_top.u2.tsz_cnt [8:7] };
  assign _0543_ = 32'd65536 >> { _0835_, \dma_top.u0.u0.ch_sz_inf , \dma_top.u2.tsz_cnt [11], \dma_top.u2.tsz_cnt [9], \dma_top.u2.tsz_cnt [10] };
  assign _0836_ = 8'b00001011 >> { _0543_, _0542_, _0614_ };
  assign _0837_ = 32'd268435456 >> { _0484_, _0486_, _0830_, _0485_, \dma_top.dma_err  };
  assign _0547_ = 64'b1110101110101010101010101010101010101010101010101010101010101010 >> { tm_wb_ack_i, _0837_, _0836_, select_master, \dma_top.ch0_csr [1], _0831_ };
  assign _0428_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [2], \dma_top.u2.adr1_cnt [2] };
  assign \dma_top.mast0_drdy  = 4'b0100 >> { tm_wb_ack_i, select_master };
  assign _0838_ = 64'b0000000000000000000000000000000100000000000000000000000000000000 >> { _0484_, _0493_, _0494_, _0492_, _0486_, _0485_ };
  assign _0481_ = 16'b0100000000000000 >> { _0824_, _0491_, _0838_, _0487_ };
  assign _0839_ = 8'b10000000 >> { \dma_top.ch0_csr [8], _0651_, \dma_top.u2.use_ed  };
  assign _0840_ = 64'b0000001011110000000000000000001100000000000000000000000000000000 >> { _0838_, _0824_, _0487_, _0490_, _0491_, _0839_ };
  assign _0841_ = 32'd61687 >> { _0840_, _0481_, \dma_top.mast0_drdy , _0825_, _0493_ };
  assign _0735_ = 4'b1000 >> { _0841_, _0428_ };
  assign _0429_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [3], \dma_top.u2.adr1_cnt [3] };
  assign _0736_ = 4'b1000 >> { _0841_, _0429_ };
  assign _0430_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [4], \dma_top.u2.adr1_cnt [4] };
  assign _0737_ = 4'b1000 >> { _0841_, _0430_ };
  assign _0431_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [5], \dma_top.u2.adr1_cnt [5] };
  assign _0738_ = 4'b1000 >> { _0841_, _0431_ };
  assign _0432_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [6], \dma_top.u2.adr1_cnt [6] };
  assign _0739_ = 4'b1000 >> { _0841_, _0432_ };
  assign _0433_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [7], \dma_top.u2.adr1_cnt [7] };
  assign _0740_ = 4'b1000 >> { _0841_, _0433_ };
  assign _0406_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [8], \dma_top.u2.adr1_cnt [8] };
  assign _0741_ = 4'b1000 >> { _0841_, _0406_ };
  assign _0407_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [9], \dma_top.u2.adr1_cnt [9] };
  assign _0742_ = 4'b1000 >> { _0841_, _0407_ };
  assign _0408_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [10], \dma_top.u2.adr1_cnt [10] };
  assign _0743_ = 4'b1000 >> { _0841_, _0408_ };
  assign _0409_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [11], \dma_top.u2.adr1_cnt [11] };
  assign _0744_ = 4'b1000 >> { _0841_, _0409_ };
  assign _0410_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [12], \dma_top.u2.adr1_cnt [12] };
  assign _0745_ = 4'b1000 >> { _0841_, _0410_ };
  assign _0411_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [13], \dma_top.u2.adr1_cnt [13] };
  assign _0746_ = 4'b1000 >> { _0841_, _0411_ };
  assign _0412_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [14], \dma_top.u2.adr1_cnt [14] };
  assign _0747_ = 4'b1000 >> { _0841_, _0412_ };
  assign _0413_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [15], \dma_top.u2.adr1_cnt [15] };
  assign _0748_ = 4'b1000 >> { _0841_, _0413_ };
  assign _0414_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [16], \dma_top.u2.adr1_cnt [16] };
  assign _0749_ = 4'b1000 >> { _0841_, _0414_ };
  assign _0415_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [17], \dma_top.u2.adr1_cnt [17] };
  assign _0750_ = 4'b1000 >> { _0841_, _0415_ };
  assign _0416_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [18], \dma_top.u2.adr1_cnt [18] };
  assign _0751_ = 4'b1000 >> { _0841_, _0416_ };
  assign _0417_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [19], \dma_top.u2.adr1_cnt [19] };
  assign _0752_ = 4'b1000 >> { _0841_, _0417_ };
  assign _0418_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [20], \dma_top.u2.adr1_cnt [20] };
  assign _0753_ = 4'b1000 >> { _0841_, _0418_ };
  assign _0419_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [21], \dma_top.u2.adr1_cnt [21] };
  assign _0754_ = 4'b1000 >> { _0841_, _0419_ };
  assign _0420_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [22], \dma_top.u2.adr1_cnt [22] };
  assign _0755_ = 4'b1000 >> { _0841_, _0420_ };
  assign _0421_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [23], \dma_top.u2.adr1_cnt [23] };
  assign _0756_ = 4'b1000 >> { _0841_, _0421_ };
  assign _0422_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [24], \dma_top.u2.adr1_cnt [24] };
  assign _0757_ = 4'b1000 >> { _0841_, _0422_ };
  assign _0423_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [25], \dma_top.u2.adr1_cnt [25] };
  assign _0758_ = 4'b1000 >> { _0841_, _0423_ };
  assign _0424_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [26], \dma_top.u2.adr1_cnt [26] };
  assign _0759_ = 4'b1000 >> { _0841_, _0424_ };
  assign _0425_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [27], \dma_top.u2.adr1_cnt [27] };
  assign _0760_ = 4'b1000 >> { _0841_, _0425_ };
  assign _0426_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [28], \dma_top.u2.adr1_cnt [28] };
  assign _0761_ = 4'b1000 >> { _0841_, _0426_ };
  assign _0427_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [29], \dma_top.u2.adr1_cnt [29] };
  assign _0762_ = 4'b1000 >> { _0841_, _0427_ };
  assign _0589_ = 16'b0100111100000000 >> { \dma_top.u0.u0.ch_enable , \dma_top.ch0_csr [5], _0650_, dma_ack_o };
  assign _0842_ = 8'b00001011 >> { _0654_, _0589_, _0653_ };
  assign _0843_ = 8'b01110000 >> { _0842_, _0825_, _0492_ };
  assign _0256_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [16], _0325_ };
  assign _0140_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [0], _0200_ };
  assign _0156_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [24], _0224_ };
  assign \dma_top.u0.int_maska_we  = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \dma_top.slv0_we , \dma_top.slv0_adr [2], _0763_, \dma_top.slv0_adr [5:4], _0608_ };
  assign _0844_ = 16'b0001010000000000 >> { _0838_, _0823_, _0824_, _0487_ };
  assign _0845_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.slv0_we , \dma_top.slv0_adr [5], _0608_, _0763_, \dma_top.slv0_adr [4], \dma_top.slv0_adr [2] };
  assign _0199_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [31], _0101_, \dma_top.u2.adr0_cnt [29] };
  assign _0196_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [28], _0098_, \dma_top.u2.adr0_cnt [26] };
  assign _0193_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [25], _0095_, \dma_top.u2.adr0_cnt [23] };
  assign _0190_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [22], _0092_, \dma_top.u2.adr0_cnt [20] };
  assign _0103_ = 8'b00111010 >> { _0843_, \dma_top.u2.tsz_cnt [0], _0127_ };
  assign \dma_top.u0.u0.ch_txsz_we  = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.slv0_we , \dma_top.slv0_adr [5], _0763_, \dma_top.slv0_adr [2], \dma_top.slv0_adr [4], _0608_ };
  assign _0120_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [5], _0075_, \dma_top.u2.tsz_cnt [5] };
  assign _0251_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [11], _0320_ };
  assign _0593_ = 16'b1111111011111111 >> { _0830_, _0484_, _0486_, _0485_ };
  assign _0477_ = 8'b00010000 >> { \dma_top.u2.use_ed , \dma_top.pause_req , _0593_ };
  assign _0155_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [23], _0223_ };
  assign _0250_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [10], _0319_ };
  assign _0846_ = 32'd1073741824 >> { \dma_top.slv0_we , \dma_top.slv0_adr [4], _0763_, _0768_, \dma_top.slv0_adr [2] };
  assign _0307_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [30], _0100_, \dma_top.u2.adr1_cnt [28] };
  assign _0253_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [13], _0322_ };
  assign _0847_ = 16'b1000000000000000 >> { _0487_, _0838_, _0823_, _0824_ };
  assign _0848_ = 64'b0000000000000000000000000000000010111111111111111111111111111111 >> { _0845_, _0649_, _0838_, _0824_, _0490_, _0487_ };
  assign _0139_ = 4'b1011 >> { _0848_, _0847_ };
  assign _0157_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [25], _0225_ };
  assign _0480_ = 32'd268435456 >> { _0838_, _0824_, _0490_, _0487_, _0491_ };
  assign _0181_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [13], _0083_, \dma_top.u2.adr0_cnt [11] };
  assign _0254_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [14], _0323_ };
  assign _0117_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [2], _0072_, \dma_top.u2.tsz_cnt [2] };
  assign _0476_ = 64'b0000110111000000000000000000000000000000000000000000000000000000 >> { _0484_, _0830_, _0486_, _0485_, \dma_top.dma_err , _0836_ };
  assign \dma_top.u0.csr_we  = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { \dma_top.slv0_we , _0763_, \dma_top.slv0_adr [5:4], \dma_top.slv0_adr [2], _0608_ };
  assign _0274_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [5], _0314_ };
  assign _0273_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [4], _0313_ };
  assign _0849_ = 8'b01000000 >> { _0823_, _0838_, _0487_ };
  assign _0102_ = 64'b1111111111111111111111111111111111111111111111111100000010100000 >> { \dma_top.u0.u0.ch_txsz_we , _0847_, _0489_, _0849_, _0649_, _0488_ };
  assign _0257_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [17], _0326_ };
  assign _0166_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [6], _0206_ };
  assign _0169_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [9], _0209_ };
  assign _0143_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [12], _0212_ };
  assign _0146_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [15], _0215_ };
  assign _0105_ = 64'b1111110011111111000000110000000010101010101010101010101010101010 >> { _0843_, \dma_top.u2.tsz_cnt [11], _0835_, \dma_top.u2.tsz_cnt [9], \dma_top.u2.tsz_cnt [10], _0138_ };
  assign _0271_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [2], _0311_ };
  assign _0258_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [18], _0327_ };
  assign _0262_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [21], _0330_ };
  assign _0261_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [20], _0329_ };
  assign _0259_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [19], _0328_ };
  assign _0268_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [27], _0336_ };
  assign _0267_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [26], _0335_ };
  assign _0266_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [25], _0334_ };
  assign _0265_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [24], _0333_ };
  assign _0482_ = 4'b1000 >> { _0839_, _0847_ };
  assign _0850_ = 16'b0000000011111000 >> { select_slave, _0482_, _0493_, _0825_ };
  assign ts_wbs_data_o[4] = 32'd4042304204 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [4], _0074_, \dma_top.mast1_dout [4] };
  assign _0281_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [4], _0074_, \dma_top.u2.adr1_cnt [2] };
  assign _0052_ = 4'b0100 >> { ts_wbs_data_i[14], select_slave };
  assign ts_wbs_data_o[5] = 32'd4042304204 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [5], _0075_, \dma_top.mast1_dout [5] };
  assign _0280_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [3], _0073_, \dma_top.u2.adr1_cnt [1] };
  assign _0851_ = 32'd4294836224 >> { ts_wb_cyc_i, ts_wb_addr_i[29:28], ts_wb_addr_i[30], ts_wb_addr_i[31] };
  assign _0852_ = 4'b0100 >> { _0851_, select_slave };
  assign tm_wbm_data_o[15] = 8'b00010000 >> { _0018_, select_master, _0852_ };
  assign _0107_ = 32'd4228098730 >> { _0843_, \dma_top.u2.tsz_cnt [2:0], _0129_ };
  assign _0238_ = 32'd3476073130 >> { _0842_, _0470_, _0832_, _0469_, _0244_ };
  assign _0673_ = 4'b1000 >> { ts_wbs_data_i[2], select_slave };
  assign _0529_ = 4'b0100 >> { tm_wbm_data_i[27], select_master };
  assign _0106_ = 16'b1100001110101010 >> { _0843_, \dma_top.u2.tsz_cnt [1:0], _0128_ };
  assign _0853_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0245_, _0242_, _0241_, \dma_top.ch0_txsz [18:17], _0240_ };
  assign _0545_ = 16'b0000000100000000 >> { _0853_, _0243_, _0244_, \dma_top.ch0_txsz [19] };
  assign _0854_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [5], \dma_top.u2.adr0_cnt [3], \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr0_cnt [1], \dma_top.u2.adr0_cnt [4], \dma_top.u2.adr0_cnt [2] };
  assign _0562_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [10], \dma_top.u2.adr0_cnt [6], \dma_top.u2.adr0_cnt [7], \dma_top.u2.adr0_cnt [9:8], _0854_ };
  assign \dma_top.u0.u0.ch_csr_we  = 32'd268435456 >> { \dma_top.slv0_we , _0768_, _0763_, \dma_top.slv0_adr [4], \dma_top.slv0_adr [2] };
  assign _0592_ = 4'b1000 >> { \dma_top.slv0_dout [9], \dma_top.u0.u0.ch_csr_we  };
  assign _0154_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [22], _0222_ };
  assign ts_wbs_data_o[6] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [6], \dma_top.mast1_dout [6], _0076_ };
  assign _0279_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [2], _0072_, \dma_top.u2.adr1_cnt [0] };
  assign _0051_ = 4'b0100 >> { ts_wbs_data_i[13], select_slave };
  assign tm_wb_addr_o[14] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[14], _0444_, _0630_ };
  assign _0067_ = 4'b0100 >> { ts_wbs_data_i[29], select_slave };
  assign tm_wbm_data_o[16] = 8'b00010000 >> { _0017_, select_master, _0852_ };
  assign _0116_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [1], _0071_, \dma_top.u2.tsz_cnt [1] };
  assign _0174_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [6], _0076_, \dma_top.u2.adr0_cnt [4] };
  assign _0513_ = 4'b0100 >> { tm_wbm_data_i[11], select_master };
  assign _0672_ = 4'b1000 >> { ts_wbs_data_i[1], select_slave };
  assign _0528_ = 4'b0100 >> { tm_wbm_data_i[26], select_master };
  assign _0688_ = 4'b1000 >> { ts_wbs_data_i[17], select_slave };
  assign _0037_ = 8'b11001010 >> { \dma_top.u0.u0.ch_csr_we , \dma_top.slv0_dout [4], _0089_ };
  assign _0561_ = 32'd2147450880 >> { \dma_top.u2.adr0_cnt [9], \dma_top.u2.adr0_cnt [6], \dma_top.u2.adr0_cnt [7], \dma_top.u2.adr0_cnt [8], _0854_ };
  assign _0855_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.u2.adr1_cnt [3], \dma_top.u2.adr1_cnt [5:4], \dma_top.u2.adr1_cnt [0], \dma_top.u2.adr1_cnt [1], \dma_top.u2.adr1_cnt [2] };
  assign _0576_ = 8'b01111000 >> { \dma_top.u2.adr1_cnt [7:6], _0855_ };
  assign _0590_ = 4'b1000 >> { _0615_, _0589_ };
  assign _0148_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [17], _0217_ };
  assign ts_wbs_data_o[19] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [19], _0089_ };
  assign _0043_ = 4'b0100 >> { ts_wbs_data_i[5], select_slave };
  assign ts_wbs_data_o[7] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [7], \dma_top.mast1_dout [7], _0077_ };
  assign _0249_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [0], _0309_ };
  assign tm_wb_addr_o[30] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[30], _0460_, _0646_ };
  assign _0294_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [17], _0087_, \dma_top.u2.adr1_cnt [15] };
  assign _0058_ = 4'b0100 >> { ts_wbs_data_i[20], select_slave };
  assign tm_wb_addr_o[15] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[15], _0445_, _0631_ };
  assign _0104_ = 32'd3476073130 >> { _0843_, \dma_top.u2.tsz_cnt [10], _0835_, \dma_top.u2.tsz_cnt [9], _0137_ };
  assign _0856_ = 8'b00000111 >> { _0612_, _0542_, _0651_ };
  assign _0665_ = 32'd244 >> { \dma_top.u2.use_ed , \dma_top.ch0_csr [6], _0652_, _0847_, _0856_ };
  assign _0664_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { _0665_, _0768_, _0763_, _0607_, \dma_top.slv0_adr [4], \dma_top.slv0_adr [2] };
  assign tm_wbm_data_o[17] = 8'b00010000 >> { _0016_, select_master, _0852_ };
  assign _0119_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [4], _0074_, \dma_top.u2.tsz_cnt [4] };
  assign \dma_top.de_ack  = 4'b0100 >> { _0847_, _0836_ };
  assign _0230_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { \dma_top.de_ack , _0768_, _0763_, _0607_, \dma_top.slv0_adr [4], \dma_top.slv0_adr [2] };
  assign tm_wbm_data_o[5] = 8'b00010000 >> { _0028_, select_master, _0852_ };
  assign _0198_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [30], _0100_, \dma_top.u2.adr0_cnt [28] };
  assign _0857_ = 32'd131070 >> { _0467_, _0464_, _0463_, _0465_, _0466_ };
  assign _0235_ = 8'b00111010 >> { _0842_, _0857_, _0241_ };
  assign _0177_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [9], _0079_, \dma_top.u2.adr0_cnt [7] };
  assign _0548_ = 64'b1101010111000000111111110000000010111010001100001111111100000000 >> { select_master, tm_wb_ack_i, _0837_, _0475_, \dma_top.ch0_csr [2:1] };
  assign _0551_ = 4'b1110 >> { _0548_, _0547_ };
  assign _0858_ = 16'b0000000011110100 >> { \dma_top.ch0_csr [2], _0836_, _0475_, \dma_top.mast0_drdy  };
  assign _0499_ = 32'd4110352639 >> { _0551_, _0841_, _0858_, _0648_, \dma_top.ch0_csr [1] };
  assign _0151_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [1], _0201_ };
  assign _0505_ = 4'b0100 >> { tm_wbm_data_i[3], select_master };
  assign _0176_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [8], _0078_, \dma_top.u2.adr0_cnt [6] };
  assign _0232_ = 16'b1100001110101010 >> { _0842_, _0464_, _0463_, \dma_top.ch0_txsz [17] };
  assign _0512_ = 4'b0100 >> { tm_wbm_data_i[10], select_master };
  assign _0520_ = 4'b0100 >> { tm_wbm_data_i[18], select_master };
  assign _0191_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [23], _0093_, \dma_top.u2.adr0_cnt [21] };
  assign _0671_ = 4'b1000 >> { ts_wbs_data_i[0], select_slave };
  assign _0527_ = 4'b0100 >> { tm_wbm_data_i[25], select_master };
  assign _0680_ = 4'b1000 >> { ts_wbs_data_i[9], select_slave };
  assign _0536_ = 4'b0100 >> { ts_wb_addr_i[2], select_slave };
  assign _0687_ = 4'b1000 >> { ts_wbs_data_i[16], select_slave };
  assign _0550_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [1], \dma_top.u2.adr1_cnt [1] };
  assign _0695_ = 4'b1000 >> { ts_wbs_data_i[24], select_slave };
  assign _0556_ = 32'd2147450880 >> { \dma_top.u2.adr0_cnt [4:3], \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr0_cnt [1], \dma_top.u2.adr0_cnt [2] };
  assign _0702_ = 4'b1000 >> { ts_wbs_data_i[31], select_slave };
  assign _0859_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [6], \dma_top.u2.adr0_cnt [7], \dma_top.u2.adr0_cnt [9:8], \dma_top.u2.adr0_cnt [10], _0854_ };
  assign _0568_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [14:13], \dma_top.u2.adr0_cnt [11], \dma_top.u2.adr0_cnt [12], \dma_top.u2.adr0_cnt [15], _0859_ };
  assign _0872_[0] = 4'b0110 >> { \dma_top.u2.u0.out_r [16], \dma_top.u2.adr0_cnt [16] };
  assign _0575_ = 4'b0110 >> { \dma_top.u2.adr1_cnt [6], _0855_ };
  assign _0860_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.u2.adr1_cnt [8], \dma_top.u2.adr1_cnt [9], \dma_top.u2.adr1_cnt [7:6], \dma_top.u2.adr1_cnt [10], _0855_ };
  assign _0861_ = 4'b1000 >> { \dma_top.u2.adr1_cnt [11], _0860_ };
  assign _0581_ = 4'b0110 >> { \dma_top.u2.adr1_cnt [12], _0861_ };
  assign _0153_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [21], _0221_ };
  assign _0588_ = 4'b0100 >> { dma_nd_i, dma_req_i };
  assign ts_wbs_data_o[27] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [27], _0097_ };
  assign _0862_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { ts_wb_cyc_i, ts_wb_stb_i, ts_wb_addr_i[31], ts_wb_addr_i[29:28], ts_wb_addr_i[30] };
  assign _0599_ = 16'b0100000000000000 >> { _0862_, ts_wb_we_i, select_slave, _0659_ };
  assign ts_wbs_data_o[20] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [20], _0090_ };
  assign ts_wbs_data_o[12] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [12], _0082_ };
  assign _0047_ = 4'b0100 >> { ts_wbs_data_i[9], select_slave };
  assign ts_wbs_data_o[8] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [8], \dma_top.mast1_dout [8], _0078_ };
  assign _0260_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [1], _0310_ };
  assign _0050_ = 4'b0100 >> { ts_wbs_data_i[12], select_slave };
  assign tm_wb_stb_o = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_stb_i, _0603_, _0656_ };
  assign _0286_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [9], _0079_, \dma_top.u2.adr1_cnt [7] };
  assign _0158_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [26], _0226_ };
  assign tm_wb_addr_o[31] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[31], _0461_, _0647_ };
  assign _0293_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [16], _0086_, \dma_top.u2.adr1_cnt [14] };
  assign _0163_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [3], _0203_ };
  assign tm_wb_addr_o[23] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[23], _0453_, _0639_ };
  assign _0301_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [24], _0094_, \dma_top.u2.adr1_cnt [22] };
  assign _0062_ = 4'b0100 >> { ts_wbs_data_i[24], select_slave };
  assign tm_wb_addr_o[16] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[16], _0446_, _0632_ };
  assign _0066_ = 4'b0100 >> { ts_wbs_data_i[28], select_slave };
  assign _0126_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [11], _0081_, \dma_top.u2.tsz_cnt [11] };
  assign tm_wb_addr_o[7] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[7], _0437_, _0623_ };
  assign _0483_ = 4'b0100 >> { \dma_top.pause_req , _0593_ };
  assign tm_wb_addr_o[0] = 16'b0110000000000000 >> { ts_wb_addr_i[0], _0851_, select_master, select_slave };
  assign tm_wbm_data_o[25] = 8'b00010000 >> { _0008_, select_master, _0852_ };
  assign _0462_ = 8'b01001111 >> { _0842_, _0613_, _0611_ };
  assign tm_wbm_data_o[18] = 8'b00010000 >> { _0015_, select_master, _0852_ };
  assign _0122_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [7], _0077_, \dma_top.u2.tsz_cnt [7] };
  assign _0239_ = 64'b1111110011111111000000110000000010101010101010101010101010101010 >> { _0842_, _0471_, _0832_, _0470_, _0469_, _0245_ };
  assign tm_wbm_data_o[9] = 8'b00010000 >> { _0024_, select_master, _0852_ };
  assign _0113_ = 32'd3476073130 >> { _0843_, \dma_top.u2.tsz_cnt [8], _0834_, \dma_top.u2.tsz_cnt [7], _0135_ };
  assign tm_wbm_data_o[6] = 8'b00010000 >> { _0027_, select_master, _0852_ };
  assign tm_wbm_data_o[2] = 8'b00010000 >> { _0031_, select_master, _0852_ };
  assign _0189_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [21], _0091_, \dma_top.u2.adr0_cnt [19] };
  assign _0147_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [16], _0216_ };
  assign _0180_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [12], _0082_, \dma_top.u2.adr0_cnt [10] };
  assign _0144_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [13], _0213_ };
  assign _0165_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [5], _0205_ };
  assign _0161_ = 32'd1069591210 >> { _0843_, \dma_top.u2.adr0_cnt [29], _0668_, \dma_top.u2.adr0_cnt [28], _0229_ };
  assign _0501_ = 64'b0000000000001110000000000000000000000000000000000000000000000000 >> { ts_wb_cyc_i, ts_wb_stb_i, _0606_, select_slave, \dma_top.slv0_we , _0607_ };
  assign _0504_ = 4'b0100 >> { tm_wbm_data_i[2], select_master };
  assign _0508_ = 4'b0100 >> { tm_wbm_data_i[6], select_master };
  assign _0179_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [11], _0081_, \dma_top.u2.adr0_cnt [9] };
  assign _0511_ = 4'b0100 >> { tm_wbm_data_i[9], select_master };
  assign _0182_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [14], _0084_, \dma_top.u2.adr0_cnt [12] };
  assign _0516_ = 4'b0100 >> { tm_wbm_data_i[14], select_master };
  assign _0495_ = 8'b01001111 >> { _0843_, _0613_, _0612_ };
  assign _0519_ = 4'b0100 >> { tm_wbm_data_i[17], select_master };
  assign _0523_ = 4'b0100 >> { tm_wbm_data_i[21], select_master };
  assign _0194_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [26], _0096_, \dma_top.u2.adr0_cnt [24] };
  assign _0526_ = 4'b0100 >> { tm_wbm_data_i[24], select_master };
  assign _0197_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [29], _0099_, \dma_top.u2.adr0_cnt [27] };
  assign _0676_ = 4'b1000 >> { ts_wbs_data_i[5], select_slave };
  assign _0532_ = 4'b0100 >> { tm_wbm_data_i[30], select_master };
  assign _0115_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [0], _0070_, \dma_top.u2.tsz_cnt [0] };
  assign _0679_ = 4'b1000 >> { ts_wbs_data_i[8], select_slave };
  assign _0535_ = 32'd65536 >> { _0862_, _0606_, ts_wb_we_i, _0607_, select_slave };
  assign _0118_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [3], _0073_, \dma_top.u2.tsz_cnt [3] };
  assign _0683_ = 4'b1000 >> { ts_wbs_data_i[12], select_slave };
  assign _0539_ = 4'b0100 >> { ts_wb_addr_i[5], select_slave };
  assign _0686_ = 4'b1000 >> { ts_wbs_data_i[15], select_slave };
  assign _0479_ = 4'b1000 >> { _0489_, _0849_ };
  assign _0549_ = 8'b11001010 >> { _0547_, \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr1_cnt [0] };
  assign _0540_ = 64'b1111000011110000111100001111000011001100110111011111111111001100 >> { _0841_, \dma_top.mast0_drdy , _0479_, _0549_, _0481_, _0482_ };
  assign _0691_ = 4'b1000 >> { ts_wbs_data_i[20], select_slave };
  assign _0546_ = 4'b1110 >> { _0655_, tm_wb_err_i };
  assign _0034_ = 8'b11001010 >> { \dma_top.u0.u0.ch_csr_we , \dma_top.slv0_dout [1], _0086_ };
  assign _0694_ = 4'b1000 >> { ts_wbs_data_i[23], select_slave };
  assign _0555_ = 16'b0111111110000000 >> { \dma_top.u2.adr0_cnt [3], \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr0_cnt [1], \dma_top.u2.adr0_cnt [2] };
  assign _0698_ = 4'b1000 >> { ts_wbs_data_i[27], select_slave };
  assign _0558_ = 4'b0110 >> { \dma_top.u2.adr0_cnt [6], _0854_ };
  assign _0701_ = 4'b1000 >> { ts_wbs_data_i[30], select_slave };
  assign _0565_ = 16'b0111111110000000 >> { \dma_top.u2.adr0_cnt [13], \dma_top.u2.adr0_cnt [11], \dma_top.u2.adr0_cnt [12], _0859_ };
  assign _0567_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [15:13], \dma_top.u2.adr0_cnt [11], \dma_top.u2.adr0_cnt [12], _0859_ };
  assign _0572_ = 16'b0111111110000000 >> { \dma_top.u2.adr1_cnt [3], \dma_top.u2.adr1_cnt [0], \dma_top.u2.adr1_cnt [1], \dma_top.u2.adr1_cnt [2] };
  assign _0874_[0] = 4'b0110 >> { \dma_top.u2.u1.out_r [16], \dma_top.u2.adr1_cnt [16] };
  assign _0574_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr1_cnt [5], \dma_top.u2.adr1_cnt [3], \dma_top.u2.adr1_cnt [4], \dma_top.u2.adr1_cnt [0], \dma_top.u2.adr1_cnt [1], \dma_top.u2.adr1_cnt [2] };
  assign _0578_ = 32'd2147450880 >> { \dma_top.u2.adr1_cnt [9:6], _0855_ };
  assign _0497_ = 4'b1000 >> { \dma_top.slv0_dout [0], \dma_top.u0.u0.ch_csr_we  };
  assign ts_wb_err_o = 16'b0110000000000000 >> { tm_wb_err_i, _0851_, select_master, select_slave };
  assign _0584_ = 32'd2147450880 >> { \dma_top.u2.adr1_cnt [15], \dma_top.u2.adr1_cnt [13], \dma_top.u2.adr1_cnt [14], \dma_top.u2.adr1_cnt [12], _0861_ };
  assign _0587_ = 4'b1000 >> { dma_nd_i, dma_req_i };
  assign _0149_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [18], _0218_ };
  assign ts_wbs_data_o[31] = 16'b0000101000001100 >> { \dma_top.ch0_csr [2], _0850_, _0101_, \dma_top.mast1_dout [31] };
  assign _0596_ = 64'b1111111111111000100010001000100000000000000000000000000000000000 >> { _0551_, \dma_top.ch0_csr [2], _0836_, _0831_, \dma_top.ch0_csr [1], _0648_ };
  assign ts_wbs_data_o[28] = 16'b0000101000001100 >> { \dma_top.ch0_csr [2], _0850_, _0098_, \dma_top.mast1_dout [28] };
  assign _0598_ = 64'b0000111000000000000000000000000000000000000000000000000000000000 >> { ts_wb_cyc_i, select_slave, ts_wb_stb_i, _0659_, _0661_, _0660_ };
  assign ts_wbs_data_o[24] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [24], _0094_ };
  assign _0602_ = 8'b00001110 >> { select_slave, ts_wb_addr_i[7:6] };
  assign _0038_ = 4'b0100 >> { ts_wbs_data_i[0], select_slave };
  assign ts_wbs_data_o[21] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [21], _0091_ };
  assign _0042_ = 4'b0100 >> { ts_wbs_data_i[4], select_slave };
  assign ts_wbs_data_o[16] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [16], _0086_ };
  assign _0045_ = 4'b0100 >> { ts_wbs_data_i[7], select_slave };
  assign ts_wbs_data_o[13] = 16'b0000101000001100 >> { \dma_top.ch0_csr [2], _0850_, _0083_, \dma_top.mast1_dout [13] };
  assign _0306_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [29], _0099_, \dma_top.u2.adr1_cnt [27] };
  assign _0046_ = 4'b0100 >> { ts_wbs_data_i[8], select_slave };
  assign ts_wbs_data_o[10] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [10], \dma_top.mast1_dout [10], _0080_ };
  assign _0252_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [12], _0321_ };
  assign _0049_ = 4'b0100 >> { ts_wbs_data_i[11], select_slave };
  assign ts_wbs_data_o[9] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [9], \dma_top.mast1_dout [9], _0079_ };
  assign ts_wbs_data_o[3] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [3], \dma_top.mast1_dout [3], _0073_ };
  assign _0282_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [5], _0075_, \dma_top.u2.adr1_cnt [3] };
  assign _0053_ = 4'b0100 >> { ts_wbs_data_i[15], select_slave };
  assign ts_wbs_data_o[0] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [0], \dma_top.mast1_dout [0], _0070_ };
  assign _0285_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [8], _0078_, \dma_top.u2.adr1_cnt [6] };
  assign tm_wb_sel_o[3] = 16'b1110101111111111 >> { _0851_, select_master, select_slave, ts_wb_sel_i[3] };
  assign _0289_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [12], _0082_, \dma_top.u2.adr1_cnt [10] };
  assign _0160_ = 16'b0011110010101010 >> { _0843_, _0668_, \dma_top.u2.adr0_cnt [28], _0228_ };
  assign tm_wb_sel_o[0] = 16'b1110101111111111 >> { _0851_, select_master, select_slave, ts_wb_sel_i[0] };
  assign _0292_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [15], _0085_, \dma_top.u2.adr1_cnt [13] };
  assign _0039_ = 4'b0100 >> { ts_wbs_data_i[1], select_slave };
  assign tm_wb_addr_o[27] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[27], _0457_, _0643_ };
  assign _0297_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [20], _0090_, \dma_top.u2.adr1_cnt [18] };
  assign tm_wb_addr_o[24] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[24], _0454_, _0640_ };
  assign _0300_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [23], _0093_, \dma_top.u2.adr1_cnt [21] };
  assign _0061_ = 4'b0100 >> { ts_wbs_data_i[23], select_slave };
  assign tm_wb_addr_o[20] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[20], _0450_, _0636_ };
  assign tm_wb_addr_o[17] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[17], _0447_, _0633_ };
  assign _0065_ = 4'b0100 >> { ts_wbs_data_i[27], select_slave };
  assign tm_wb_addr_o[11] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[11], _0441_, _0627_ };
  assign tm_wb_addr_o[8] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[8], _0438_, _0624_ };
  assign tm_wb_addr_o[4] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[4], _0434_, _0620_ };
  assign tm_wb_addr_o[1] = 16'b0110000000000000 >> { ts_wb_addr_i[1], _0851_, select_master, select_slave };
  assign _0308_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [31], _0101_, \dma_top.u2.adr1_cnt [29] };
  assign tm_wbm_data_o[29] = 8'b00010000 >> { _0004_, select_master, _0852_ };
  assign tm_wbm_data_o[26] = 8'b00010000 >> { _0007_, select_master, _0852_ };
  assign tm_wbm_data_o[22] = 8'b00010000 >> { _0011_, select_master, _0852_ };
  assign tm_wbm_data_o[19] = 8'b00010000 >> { _0014_, select_master, _0852_ };
  assign _0125_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [10], _0080_, \dma_top.u2.tsz_cnt [10] };
  assign tm_wbm_data_o[12] = 8'b00010000 >> { _0021_, select_master, _0852_ };
  assign _0110_ = 16'b0011110010101010 >> { _0843_, \dma_top.u2.tsz_cnt [5], _0833_, _0132_ };
  assign _0237_ = 16'b0011110010101010 >> { _0842_, _0469_, _0832_, _0243_ };
  assign tm_wbm_data_o[10] = 8'b00010000 >> { _0023_, select_master, _0852_ };
  assign _0112_ = 16'b0011110010101010 >> { _0843_, \dma_top.u2.tsz_cnt [7], _0834_, _0134_ };
  assign tm_wbm_data_o[8] = 8'b00010000 >> { _0025_, select_master, _0852_ };
  assign _0114_ = 16'b0011110010101010 >> { _0843_, \dma_top.u2.tsz_cnt [9], _0835_, _0136_ };
  assign _0863_ = 64'b0000000000000000000000000000000111111111111111111111111111111110 >> { _0468_, _0467_, _0464_, _0463_, _0465_, _0466_ };
  assign _0236_ = 8'b00111010 >> { _0842_, _0863_, _0242_ };
  assign tm_wbm_data_o[7] = 8'b00010000 >> { _0026_, select_master, _0852_ };
  assign _0304_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [27], _0097_, \dma_top.u2.adr1_cnt [25] };
  assign tm_wbm_data_o[4] = 8'b00010000 >> { _0029_, select_master, _0852_ };
  assign _0195_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [27], _0097_, \dma_top.u2.adr0_cnt [25] };
  assign tm_wbm_data_o[3] = 8'b00010000 >> { _0030_, select_master, _0852_ };
  assign _0192_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [24], _0094_, \dma_top.u2.adr0_cnt [22] };
  assign tm_wbm_data_o[1] = 8'b00010000 >> { _0032_, select_master, _0852_ };
  assign _0186_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [18], _0088_, \dma_top.u2.adr0_cnt [16] };
  assign tm_wbm_data_o[0] = 8'b00010000 >> { _0033_, select_master, _0852_ };
  assign _0183_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [15], _0085_, \dma_top.u2.adr0_cnt [13] };
  assign _0171_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [3], _0073_, \dma_top.u2.adr0_cnt [1] };
  assign _0141_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [10], _0210_ };
  assign _0162_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [2], _0202_ };
  assign _0234_ = 64'b1111111111111100000000000000001110101010101010101010101010101010 >> { _0842_, _0466_, _0464_, _0463_, _0465_, \dma_top.ch0_txsz [19] };
  assign _0142_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [11], _0211_ };
  assign _0233_ = 32'd4228098730 >> { _0842_, _0465_, _0464_, _0463_, \dma_top.ch0_txsz [18] };
  assign _0864_ = 64'b0000000000000000000000000000000011101010001100001010101010101010 >> { \dma_top.ch0_csr [1], tm_wb_ack_i, select_master, _0475_, \dma_top.ch0_csr [2], _0837_ };
  assign _0500_ = 16'b1111111111110010 >> { _0864_, _0482_, _0841_, _0825_ };
  assign _0170_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [2], _0072_, \dma_top.u2.adr0_cnt [0] };
  assign _0502_ = 4'b0100 >> { tm_wbm_data_i[0], select_master };
  assign _0173_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [5], _0075_, \dma_top.u2.adr0_cnt [3] };
  assign _0503_ = 4'b0100 >> { tm_wbm_data_i[1], select_master };
  assign _0506_ = 4'b0100 >> { tm_wbm_data_i[4], select_master };
  assign _0507_ = 4'b0100 >> { tm_wbm_data_i[5], select_master };
  assign _0509_ = 4'b0100 >> { tm_wbm_data_i[7], select_master };
  assign _0510_ = 4'b0100 >> { tm_wbm_data_i[8], select_master };
  assign _0514_ = 4'b0100 >> { tm_wbm_data_i[12], select_master };
  assign _0185_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [17], _0087_, \dma_top.u2.adr0_cnt [15] };
  assign _0515_ = 4'b0100 >> { tm_wbm_data_i[13], select_master };
  assign _0517_ = 4'b0100 >> { tm_wbm_data_i[15], select_master };
  assign _0188_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [20], _0090_, \dma_top.u2.adr0_cnt [18] };
  assign _0518_ = 4'b0100 >> { tm_wbm_data_i[16], select_master };
  assign _0521_ = 4'b0100 >> { tm_wbm_data_i[19], select_master };
  assign _0522_ = 4'b0100 >> { tm_wbm_data_i[20], select_master };
  assign _0524_ = 4'b0100 >> { tm_wbm_data_i[22], select_master };
  assign _0525_ = 4'b0100 >> { tm_wbm_data_i[23], select_master };
  assign _0674_ = 4'b1000 >> { ts_wbs_data_i[3], select_slave };
  assign _0530_ = 4'b0100 >> { tm_wbm_data_i[28], select_master };
  assign _0675_ = 4'b1000 >> { ts_wbs_data_i[4], select_slave };
  assign _0531_ = 4'b0100 >> { tm_wbm_data_i[29], select_master };
  assign _0677_ = 4'b1000 >> { ts_wbs_data_i[6], select_slave };
  assign _0533_ = 4'b0100 >> { tm_wbm_data_i[31], select_master };
  assign _0678_ = 4'b1000 >> { ts_wbs_data_i[7], select_slave };
  assign _0534_ = 16'b0001000000000000 >> { _0862_, ts_wb_we_i, _0606_, select_slave };
  assign _0681_ = 4'b1000 >> { ts_wbs_data_i[10], select_slave };
  assign _0537_ = 4'b0100 >> { ts_wb_addr_i[3], select_slave };
  assign _0682_ = 4'b1000 >> { ts_wbs_data_i[11], select_slave };
  assign _0538_ = 4'b0100 >> { ts_wb_addr_i[4], select_slave };
  assign _0121_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [6], _0076_, \dma_top.u2.tsz_cnt [6] };
  assign _0684_ = 4'b1000 >> { ts_wbs_data_i[13], select_slave };
  assign _0685_ = 4'b1000 >> { select_slave, ts_wbs_data_i[14] };
  assign _0124_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [9], _0079_, \dma_top.u2.tsz_cnt [9] };
  assign _0689_ = 4'b1000 >> { ts_wbs_data_i[18], select_slave };
  assign _0865_ = 32'd1060451135 >> { \dma_top.mast0_drdy , _0491_, _0490_, _0824_, _0489_ };
  assign _0541_ = 8'b11000101 >> { _0841_, _0550_, _0865_ };
  assign _0690_ = 4'b1000 >> { ts_wbs_data_i[19], select_slave };
  assign _0544_ = 4'b0100 >> { _0547_, _0616_ };
  assign _0692_ = 4'b1000 >> { ts_wbs_data_i[21], select_slave };
  assign _0553_ = 4'b0110 >> { \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr0_cnt [1] };
  assign _0693_ = 4'b1000 >> { ts_wbs_data_i[22], select_slave };
  assign _0554_ = 8'b01111000 >> { \dma_top.u2.adr0_cnt [2], \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr0_cnt [1] };
  assign _0696_ = 4'b1000 >> { ts_wbs_data_i[25], select_slave };
  assign _0557_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [5], \dma_top.u2.adr0_cnt [3], \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr0_cnt [1], \dma_top.u2.adr0_cnt [4], \dma_top.u2.adr0_cnt [2] };
  assign _0697_ = 4'b1000 >> { ts_wbs_data_i[26], select_slave };
  assign _0699_ = 4'b1000 >> { ts_wbs_data_i[28], select_slave };
  assign _0559_ = 8'b01111000 >> { \dma_top.u2.adr0_cnt [7:6], _0854_ };
  assign _0700_ = 4'b1000 >> { ts_wbs_data_i[29], select_slave };
  assign _0560_ = 16'b0111111110000000 >> { \dma_top.u2.adr0_cnt [8], \dma_top.u2.adr0_cnt [6], \dma_top.u2.adr0_cnt [7], _0854_ };
  assign _0563_ = 4'b0110 >> { \dma_top.u2.adr0_cnt [11], _0859_ };
  assign _0564_ = 8'b01111000 >> { \dma_top.u2.adr0_cnt [12:11], _0859_ };
  assign _0566_ = 32'd2147450880 >> { \dma_top.u2.adr0_cnt [14:13], \dma_top.u2.adr0_cnt [11], \dma_top.u2.adr0_cnt [12], _0859_ };
  assign _0570_ = 4'b0110 >> { \dma_top.u2.adr1_cnt [0], \dma_top.u2.adr1_cnt [1] };
  assign _0571_ = 8'b01111000 >> { \dma_top.u2.adr1_cnt [2], \dma_top.u2.adr1_cnt [0], \dma_top.u2.adr1_cnt [1] };
  assign _0573_ = 32'd2147450880 >> { \dma_top.u2.adr1_cnt [4:3], \dma_top.u2.adr1_cnt [0], \dma_top.u2.adr1_cnt [1], \dma_top.u2.adr1_cnt [2] };
  assign _0496_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { \dma_top.dma_err , _0763_, _0768_, _0607_, \dma_top.slv0_adr [4], \dma_top.slv0_adr [2] };
  assign _0577_ = 16'b0111111110000000 >> { \dma_top.u2.adr1_cnt [8:6], _0855_ };
  assign _0579_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr1_cnt [10], \dma_top.u2.adr1_cnt [8], \dma_top.u2.adr1_cnt [9], \dma_top.u2.adr1_cnt [7:6], _0855_ };
  assign _0580_ = 4'b0110 >> { \dma_top.u2.adr1_cnt [11], _0860_ };
  assign _0056_ = 4'b0100 >> { ts_wbs_data_i[18], select_slave };
  assign _0582_ = 8'b01111000 >> { \dma_top.u2.adr1_cnt [13:12], _0861_ };
  assign ts_wb_rty_o = 16'b0110000000000000 >> { tm_wb_rty_i, _0851_, select_master, select_slave };
  assign _0583_ = 16'b0111111110000000 >> { \dma_top.u2.adr1_cnt [14:12], _0861_ };
  assign _0150_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [19], _0219_ };
  assign _0585_ = 32'd2147483648 >> { \dma_top.u2.adr1_cnt [13], \dma_top.u2.adr1_cnt [14], \dma_top.u2.adr1_cnt [12], \dma_top.u2.adr1_cnt [15], _0861_ };
  assign _0152_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [20], _0220_ };
  assign \dma_top.mast1_drdy  = 4'b1000 >> { tm_wb_ack_i, select_master };
  assign ts_wb_ack_o = 64'b0000111100000000111100000000000011001100110011001010101010101010 >> { _0851_, select_slave, tm_wb_ack_i, select_master, _0659_, _0606_ };
  assign _0586_ = 4'b0100 >> { dma_req_i, dma_ack_o };
  assign _0594_ = 4'b1000 >> { \dma_top.ch0_csr [5], \dma_top.de_ack  };
  assign _0473_ = 64'b1111111111111111111100001111111100010000000100011111000011111111 >> { _0492_, _0825_, _0847_, _0839_, _0494_, _0493_ };
  assign ts_wbs_data_o[30] = 16'b0000101000001100 >> { \dma_top.ch0_csr [2], _0850_, _0100_, \dma_top.mast1_dout [30] };
  assign _0597_ = 64'b1100000010111010101010101010101000000000000000000000000000000000 >> { \dma_top.ch0_csr [1], tm_wb_ack_i, select_master, _0475_, \dma_top.ch0_csr [2], _0837_ };
  assign _0866_ = 8'b00000111 >> { _0844_, _0825_, _0493_ };
  assign _0867_ = 64'b0000000000000000000000001111111100000000000000001111000111110001 >> { \dma_top.pause_req , _0831_, _0826_, _0593_, \dma_top.u0.u0.ch_err , _0842_ };
  assign _0472_ = 64'b1100010001011111010001000100010000000000000000000000000000000000 >> { _0867_, tm_wb_ack_i, select_master, \dma_top.ch0_csr [1], _0866_, _0837_ };
  assign ts_wbs_data_o[29] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [29], _0099_ };
  assign _0595_ = 32'd4274843648 >> { _0597_, \dma_top.ch0_csr [2], _0547_, _0648_, _0836_ };
  assign ts_wbs_data_o[26] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [26], _0096_ };
  assign _0600_ = 32'd16777216 >> { _0862_, select_slave, _0659_, _0661_, ts_wb_we_i };
  assign ts_wbs_data_o[25] = 16'b0000101000001100 >> { \dma_top.ch0_csr [2], _0850_, _0095_, \dma_top.mast1_dout [25] };
  assign _0601_ = 8'b00001110 >> { select_slave, ts_wb_addr_i[8], ts_wb_addr_i[9] };
  assign ts_wbs_data_o[23] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [23], _0093_ };
  assign _0591_ = 4'b0100 >> { \dma_top.u0.int_maska [0], _0827_ };
  assign _0040_ = 4'b0100 >> { ts_wbs_data_i[2], select_slave };
  assign ts_wbs_data_o[22] = 16'b0000101000001100 >> { \dma_top.ch0_csr [2], _0850_, _0092_, \dma_top.mast1_dout [22] };
  assign _0041_ = 4'b0100 >> { ts_wbs_data_i[3], select_slave };
  assign ts_wbs_data_o[18] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [18], _0088_ };
  assign _0044_ = 4'b0100 >> { ts_wbs_data_i[6], select_slave };
  assign ts_wbs_data_o[17] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [17], _0087_ };
  assign _0667_ = 64'b1101011101010101010101010101010101010101010101010101010101010101 >> { _0617_, tm_wb_ack_i, \dma_top.u2.a1_inc_en , select_master, \dma_top.ch0_csr [1], _0843_ };
  assign ts_wbs_data_o[15] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [15], _0085_ };
  assign ts_wbs_data_o[14] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0850_, \dma_top.mast1_dout [14], _0084_ };
  assign _0187_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [19], _0089_, \dma_top.u2.adr0_cnt [17] };
  assign _0123_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0844_, \dma_top.slv0_dout [8], _0078_, \dma_top.u2.tsz_cnt [8] };
  assign _0272_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [3], _0312_ };
  assign _0168_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [8], _0208_ };
  assign _0167_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [7], _0207_ };
  assign _0145_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [14], _0214_ };
  assign _0231_ = 8'b00111010 >> { _0842_, _0463_, _0240_ };
  assign _0164_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [4], _0204_ };
  assign _0270_ = 32'd1069591210 >> { _0843_, \dma_top.u2.adr1_cnt [29], _0666_, \dma_top.u2.adr1_cnt [28], _0338_ };
  assign _0269_ = 16'b0011110010101010 >> { _0843_, _0666_, \dma_top.u2.adr1_cnt [28], _0337_ };
  assign _0498_ = 32'd4238409727 >> { _0841_, _0858_, _0864_, _0547_, _0648_ };
  assign _0263_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [22], _0331_ };
  assign _0264_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [23], _0332_ };
  assign _0478_ = 8'b01000000 >> { _0488_, _0849_, _0489_ };
  assign _0172_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [4], _0074_, \dma_top.u2.adr0_cnt [2] };
  assign _0175_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [7], _0077_, \dma_top.u2.adr0_cnt [5] };
  assign \dma_top.u0.int_maskb_we  = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \dma_top.slv0_we , _0763_, _0608_, \dma_top.slv0_adr [5:4], \dma_top.slv0_adr [2] };
  assign _0178_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [10], _0080_, \dma_top.u2.adr0_cnt [8] };
  assign _0278_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [9], _0318_ };
  assign _0184_ = 32'd4042312874 >> { _0845_, _0844_, \dma_top.slv0_dout [16], _0086_, \dma_top.u2.adr0_cnt [14] };
  assign ts_wbs_data_o[2] = 32'd4042304204 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [2], _0072_, \dma_top.mast1_dout [2] };
  assign _0283_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [6], _0076_, \dma_top.u2.adr1_cnt [4] };
  assign _0054_ = 4'b0100 >> { ts_wbs_data_i[16], select_slave };
  assign tm_wb_cyc_o = 32'd3486317226 >> { select_master, _0851_, select_slave, _0657_, _0604_ };
  assign _0287_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [10], _0080_, \dma_top.u2.adr1_cnt [8] };
  assign _0159_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr0_cnt_next [27], _0227_ };
  assign tm_wb_we_o = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_we_i, _0605_, _0658_ };
  assign _0288_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [11], _0081_, \dma_top.u2.adr1_cnt [9] };
  assign tm_wb_sel_o[2] = 16'b1110101111111111 >> { _0851_, select_master, select_slave, ts_wb_sel_i[2] };
  assign _0290_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [13], _0083_, \dma_top.u2.adr1_cnt [11] };
  assign _0057_ = 4'b0100 >> { ts_wbs_data_i[19], select_slave };
  assign tm_wb_sel_o[1] = 16'b1110101111111111 >> { _0851_, select_master, select_slave, ts_wb_sel_i[1] };
  assign _0291_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [14], _0084_, \dma_top.u2.adr1_cnt [12] };
  assign tm_wb_addr_o[29] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[29], _0459_, _0645_ };
  assign _0295_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [18], _0088_, \dma_top.u2.adr1_cnt [16] };
  assign tm_wb_addr_o[28] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[28], _0458_, _0644_ };
  assign _0296_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [19], _0089_, \dma_top.u2.adr1_cnt [17] };
  assign _0059_ = 4'b0100 >> { ts_wbs_data_i[21], select_slave };
  assign _0277_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [8], _0317_ };
  assign tm_wb_addr_o[26] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[26], _0456_, _0642_ };
  assign _0298_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [21], _0091_, \dma_top.u2.adr1_cnt [19] };
  assign _0060_ = 4'b0100 >> { ts_wbs_data_i[22], select_slave };
  assign tm_wb_addr_o[25] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[25], _0455_, _0641_ };
  assign _0299_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [22], _0092_, \dma_top.u2.adr1_cnt [20] };
  assign tm_wb_addr_o[22] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[22], _0452_, _0638_ };
  assign _0302_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [25], _0095_, \dma_top.u2.adr1_cnt [23] };
  assign tm_wb_addr_o[21] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[21], _0451_, _0637_ };
  assign _0063_ = 4'b0100 >> { ts_wbs_data_i[25], select_slave };
  assign tm_wb_addr_o[19] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[19], _0449_, _0635_ };
  assign _0064_ = 4'b0100 >> { ts_wbs_data_i[26], select_slave };
  assign tm_wb_addr_o[18] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[18], _0448_, _0634_ };
  assign tm_wb_addr_o[13] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[13], _0443_, _0629_ };
  assign _0068_ = 4'b0100 >> { ts_wbs_data_i[30], select_slave };
  assign _0276_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [7], _0316_ };
  assign tm_wb_addr_o[12] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[12], _0442_, _0628_ };
  assign _0069_ = 4'b0100 >> { ts_wbs_data_i[31], select_slave };
  assign tm_wb_addr_o[10] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[10], _0440_, _0626_ };
  assign _0662_ = 4'b1110 >> { \dma_top.u0.u0.ch_csr_we , _0665_ };
  assign tm_wb_addr_o[9] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[9], _0439_, _0625_ };
  assign _0255_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [15], _0324_ };
  assign tm_wb_addr_o[6] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[6], _0436_, _0622_ };
  assign tm_wb_addr_o[5] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[5], _0435_, _0621_ };
  assign _0303_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [26], _0096_, \dma_top.u2.adr1_cnt [24] };
  assign tm_wb_addr_o[3] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[3], _0610_, _0619_ };
  assign _0868_ = 32'd16711422 >> { _0825_, _0492_, \dma_top.pause_req , _0593_, \dma_top.u2.use_ed  };
  assign _0474_ = 8'b10001111 >> { _0868_, _0837_, _0836_ };
  assign _0275_ = 8'b11001010 >> { _0843_, \dma_top.u2.adr1_cnt_next [6], _0315_ };
  assign tm_wb_addr_o[2] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0851_, select_slave, ts_wb_addr_i[2], _0609_, _0618_ };
  assign tm_wbm_data_o[31] = 8'b00010000 >> { _0000_, select_master, _0852_ };
  assign _0055_ = 4'b0100 >> { ts_wbs_data_i[17], select_slave };
  assign tm_wbm_data_o[30] = 8'b00010000 >> { _0003_, select_master, _0852_ };
  assign _0669_ = 64'b1101011101010101010101010101010101010101010101010101010101010101 >> { _0616_, \dma_top.u2.a0_inc_en , tm_wb_ack_i, select_master, \dma_top.ch0_csr [2], _0843_ };
  assign tm_wbm_data_o[28] = 8'b00010000 >> { _0005_, select_master, _0852_ };
  assign _0670_ = 32'd4244304112 >> { _0849_, _0489_, \dma_top.u0.u0.ch_csr_we , _0649_, _0488_ };
  assign tm_wbm_data_o[27] = 8'b00010000 >> { _0006_, select_master, _0852_ };
  assign tm_wbm_data_o[24] = 8'b00010000 >> { _0009_, select_master, _0852_ };
  assign _0305_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [28], _0098_, \dma_top.u2.adr1_cnt [26] };
  assign _0035_ = 8'b11001010 >> { \dma_top.u0.u0.ch_csr_we , \dma_top.slv0_dout [2], _0087_ };
  assign tm_wbm_data_o[23] = 8'b00010000 >> { _0010_, select_master, _0852_ };
  assign tm_wbm_data_o[21] = 8'b00010000 >> { _0012_, select_master, _0852_ };
  assign _0036_ = 8'b11001010 >> { \dma_top.u0.u0.ch_csr_we , \dma_top.slv0_dout [3], _0088_ };
  assign tm_wbm_data_o[20] = 8'b00010000 >> { _0013_, select_master, _0852_ };
  assign tm_wbm_data_o[14] = 8'b00010000 >> { _0019_, select_master, _0852_ };
  assign _0108_ = 64'b1111111111111100000000000000001110101010101010101010101010101010 >> { _0843_, \dma_top.u2.tsz_cnt [3], \dma_top.u2.tsz_cnt [1:0], \dma_top.u2.tsz_cnt [2], _0130_ };
  assign tm_wbm_data_o[13] = 8'b00010000 >> { _0020_, select_master, _0852_ };
  assign _0869_ = 32'd131070 >> { \dma_top.u2.tsz_cnt [4:3], \dma_top.u2.tsz_cnt [1:0], \dma_top.u2.tsz_cnt [2] };
  assign _0109_ = 8'b00111010 >> { _0843_, _0869_, _0131_ };
  assign tm_wbm_data_o[11] = 8'b00010000 >> { _0022_, select_master, _0852_ };
  assign _0111_ = 32'd3476073130 >> { _0843_, \dma_top.u2.tsz_cnt [6], _0833_, \dma_top.u2.tsz_cnt [5], _0133_ };
  assign ts_wbs_data_o[1] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [1], \dma_top.mast1_dout [1], _0071_ };
  assign _0284_ = 32'd4042312874 >> { _0846_, _0844_, \dma_top.slv0_dout [7], _0077_, \dma_top.u2.adr1_cnt [5] };
  assign _0248_ = 16'b1111111111111000 >> { _0846_, _0847_, _0481_, _0649_ };
  assign _0048_ = 4'b0100 >> { ts_wbs_data_i[10], select_slave };
  assign ts_wbs_data_o[11] = 32'd4042312874 >> { _0850_, \dma_top.ch0_csr [2], \dma_top.u2.tsz_cnt [11], \dma_top.mast1_dout [11], _0081_ };
  assign _0870_ = 2'b01 >> rst_i;
  assign _0552_ = 2'b01 >> \dma_top.u2.adr0_cnt [0];
  assign _0569_ = 2'b01 >> \dma_top.u2.adr1_cnt [0];
  assign _0663_ = 2'b01 >> _0497_;
  adder_carry _2ref060_ (
    .cin(_0871_[12]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0668_)
  );
  adder_carry _2ref061_ (
    .cin(_0871_[0]),
    .cout(_0871_[1]),
    .g(\dma_top.u2.u0.out_r [16]),
    .p(_0872_[0]),
    .sumout(\dma_top.u2.adr0_cnt_next [16])
  );
  adder_carry _2ref062_ (
    .cin(_0871_[10]),
    .cout(_0871_[11]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [26]),
    .sumout(\dma_top.u2.adr0_cnt_next [26])
  );
  adder_carry _2ref063_ (
    .cin(_0871_[11]),
    .cout(_0871_[12]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [27]),
    .sumout(\dma_top.u2.adr0_cnt_next [27])
  );
  adder_carry _2ref064_ (
    .cin(_0871_[1]),
    .cout(_0871_[2]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [17]),
    .sumout(\dma_top.u2.adr0_cnt_next [17])
  );
  adder_carry _2ref065_ (
    .cin(_0871_[2]),
    .cout(_0871_[3]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [18]),
    .sumout(\dma_top.u2.adr0_cnt_next [18])
  );
  adder_carry _2ref066_ (
    .cin(_0871_[3]),
    .cout(_0871_[4]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [19]),
    .sumout(\dma_top.u2.adr0_cnt_next [19])
  );
  adder_carry _2ref067_ (
    .cin(_0871_[4]),
    .cout(_0871_[5]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [20]),
    .sumout(\dma_top.u2.adr0_cnt_next [20])
  );
  adder_carry _2ref068_ (
    .cin(_0871_[5]),
    .cout(_0871_[6]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [21]),
    .sumout(\dma_top.u2.adr0_cnt_next [21])
  );
  adder_carry _2ref069_ (
    .cin(_0871_[6]),
    .cout(_0871_[7]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [22]),
    .sumout(\dma_top.u2.adr0_cnt_next [22])
  );
  adder_carry _2ref070_ (
    .cin(_0871_[7]),
    .cout(_0871_[8]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [23]),
    .sumout(\dma_top.u2.adr0_cnt_next [23])
  );
  adder_carry _2ref071_ (
    .cin(_0871_[8]),
    .cout(_0871_[9]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [24]),
    .sumout(\dma_top.u2.adr0_cnt_next [24])
  );
  adder_carry _2ref072_ (
    .cin(_0871_[9]),
    .cout(_0871_[10]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [25]),
    .sumout(\dma_top.u2.adr0_cnt_next [25])
  );
  adder_carry _2ref073_ (
    .cout(_0871_[0]),
    .g(1'b0),
    .p(1'b0)
  );
  adder_carry _2ref074_ (
    .cin(_0873_[12]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0666_)
  );
  adder_carry _2ref075_ (
    .cin(_0873_[0]),
    .cout(_0873_[1]),
    .g(\dma_top.u2.u1.out_r [16]),
    .p(_0874_[0]),
    .sumout(\dma_top.u2.adr1_cnt_next [16])
  );
  adder_carry _2ref076_ (
    .cin(_0873_[10]),
    .cout(_0873_[11]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [26]),
    .sumout(\dma_top.u2.adr1_cnt_next [26])
  );
  adder_carry _2ref077_ (
    .cin(_0873_[11]),
    .cout(_0873_[12]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [27]),
    .sumout(\dma_top.u2.adr1_cnt_next [27])
  );
  adder_carry _2ref078_ (
    .cin(_0873_[1]),
    .cout(_0873_[2]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [17]),
    .sumout(\dma_top.u2.adr1_cnt_next [17])
  );
  adder_carry _2ref079_ (
    .cin(_0873_[2]),
    .cout(_0873_[3]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [18]),
    .sumout(\dma_top.u2.adr1_cnt_next [18])
  );
  adder_carry _2ref080_ (
    .cin(_0873_[3]),
    .cout(_0873_[4]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [19]),
    .sumout(\dma_top.u2.adr1_cnt_next [19])
  );
  adder_carry _2ref081_ (
    .cin(_0873_[4]),
    .cout(_0873_[5]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [20]),
    .sumout(\dma_top.u2.adr1_cnt_next [20])
  );
  adder_carry _2ref082_ (
    .cin(_0873_[5]),
    .cout(_0873_[6]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [21]),
    .sumout(\dma_top.u2.adr1_cnt_next [21])
  );
  adder_carry _2ref083_ (
    .cin(_0873_[6]),
    .cout(_0873_[7]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [22]),
    .sumout(\dma_top.u2.adr1_cnt_next [22])
  );
  adder_carry _2ref084_ (
    .cin(_0873_[7]),
    .cout(_0873_[8]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [23]),
    .sumout(\dma_top.u2.adr1_cnt_next [23])
  );
  adder_carry _2ref085_ (
    .cin(_0873_[8]),
    .cout(_0873_[9]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [24]),
    .sumout(\dma_top.u2.adr1_cnt_next [24])
  );
  adder_carry _2ref086_ (
    .cin(_0873_[9]),
    .cout(_0873_[10]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [25]),
    .sumout(\dma_top.u2.adr1_cnt_next [25])
  );
  adder_carry _2ref087_ (
    .cout(_0873_[0]),
    .g(1'b0),
    .p(1'b0)
  );
  assign { \dma_top.slv0_adr [31:10], \dma_top.slv0_adr [1:0] } = 24'bxxxxxxxxxxxxxxxxxxxxxxxx;
  assign \dma_top.u0.int_maska [31] = 1'b0;
  assign { \dma_top.ch0_txsz [31:27], \dma_top.ch0_txsz [15:12] } = { 5'b00000, \dma_top.u0.u0.ch_sz_inf , 3'b000 };
  assign { \dma_top.ch0_csr [31:23], \dma_top.ch0_csr [20], \dma_top.ch0_csr [16], \dma_top.ch0_csr [12:9], \dma_top.ch0_csr [7], \dma_top.ch0_csr [4:3], \dma_top.ch0_csr [0] } = { 9'b000000000, \dma_top.u0.u0.ch_err , \dma_top.u0.u0.rest_en , \dma_top.u0.u0.ch_err , \dma_top.u0.u0.ch_done , \dma_top.u0.u0.ch_busy , 1'b0, \dma_top.u2.use_ed , \dma_top.u2.a0_inc_en , \dma_top.u2.a1_inc_en , \dma_top.u0.u0.ch_enable  };
  assign \dma_top.u0.int_srcb [31:1] = 31'b0000000000000000000000000000000;
  assign _0874_[13:1] = \dma_top.u2.adr1_cnt [29:17];
  assign _0872_[13:1] = \dma_top.u2.adr0_cnt [29:17];
  assign \dma_top.u2.u0.out_r [15:0] = \dma_top.u2.adr0_cnt_next [15:0];
  assign \dma_top.u2.u1.out_r [15:0] = \dma_top.u2.adr1_cnt_next [15:0];
endmodule
