# Output products list for <regbank>
_xmsgs\pn_parser.xmsgs
regbank.asy
regbank.gise
regbank.ngc
regbank.sym
regbank.v
regbank.veo
regbank.xco
regbank.xise
regbank\blk_mem_gen_v7_3_readme.txt
regbank\doc\blk_mem_gen_v7_3_vinfo.html
regbank\doc\pg058-blk-mem-gen.pdf
regbank\example_design\regbank_exdes.ucf
regbank\example_design\regbank_exdes.vhd
regbank\example_design\regbank_exdes.xdc
regbank\example_design\regbank_prod.vhd
regbank\implement\implement.bat
regbank\implement\implement.sh
regbank\implement\planAhead_ise.bat
regbank\implement\planAhead_ise.sh
regbank\implement\planAhead_ise.tcl
regbank\implement\xst.prj
regbank\implement\xst.scr
regbank\simulation\addr_gen.vhd
regbank\simulation\bmg_stim_gen.vhd
regbank\simulation\bmg_tb_pkg.vhd
regbank\simulation\functional\simcmds.tcl
regbank\simulation\functional\simulate_isim.bat
regbank\simulation\functional\simulate_mti.bat
regbank\simulation\functional\simulate_mti.do
regbank\simulation\functional\simulate_mti.sh
regbank\simulation\functional\simulate_ncsim.sh
regbank\simulation\functional\simulate_vcs.sh
regbank\simulation\functional\ucli_commands.key
regbank\simulation\functional\vcs_session.tcl
regbank\simulation\functional\wave_mti.do
regbank\simulation\functional\wave_ncsim.sv
regbank\simulation\random.vhd
regbank\simulation\regbank_synth.vhd
regbank\simulation\regbank_tb.vhd
regbank\simulation\timing\simcmds.tcl
regbank\simulation\timing\simulate_isim.bat
regbank\simulation\timing\simulate_mti.bat
regbank\simulation\timing\simulate_mti.do
regbank\simulation\timing\simulate_mti.sh
regbank\simulation\timing\simulate_ncsim.sh
regbank\simulation\timing\simulate_vcs.sh
regbank\simulation\timing\ucli_commands.key
regbank\simulation\timing\vcs_session.tcl
regbank\simulation\timing\wave_mti.do
regbank\simulation\timing\wave_ncsim.sv
regbank_flist.txt
regbank_xmdf.tcl
summary.log
