MIG: 15:54:47 : xml_input_file: board.prj
MIG: 15:54:47 : Absolute path of xml_input_file: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:54:47 : xml_input_file: board.prj
MIG: 15:54:47 : Absolute path of xml_input_file: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:54:47 : In updateAllModelParams
MIG: 15:54:47 : ################# RUNNING MIG BATCH ###################
MIG: 15:54:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:54:47 : synp_flow:  -- synthesis_mode: Other
MIG: 15:54:47 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:54:47 : vivado_mode: xpg_bd
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:47 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 1
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 : isPortInterface: 0
MIG: 15:54:48 :  locked false  
MIG: 15:54:48 : HDL Language: Verilog
MIG: 15:54:48 : compInfo: true
MIG: 15:54:48 : Vivado Options xc7a100t csg324 -1
MIG: 15:54:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:54:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:54:48 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:54:48 : I am in catch area
MIG: 15:54:48 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:55:12 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:55:12 : Component_Name: design_1_mig_7series_0_0
MIG: 15:55:12 : Moving design_1_mig_7series_0_0 ...
MIG: 15:55:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:55:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:55:12 : XGUI hdlLanguage: Verilog
MIG: 15:55:12 : xgui vivado_mode: xpg_bd
MIG: 15:55:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:55:12 : Reading F:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:55:14 : 1
MIG: 15:55:14 : Inside fn mem: DDR2
MIG: 15:55:14 : QDRII+ Inside fn ui: 81000000
MIG: 15:55:14 : cntrl:  memtype: DDR2
MIG: 15:55:14 : 1200
MIG: 15:55:14 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:55:14 : DDR2
MIG: 15:55:14 : 1
MIG: 15:55:14 : 81000000
MIG: 15:55:14 : 
MIG: 15:55:14 :  polarity_value: 1
MIG: 15:55:14 : 
MIG: 15:55:14 : 
MIG: 15:55:14 : cntrl:  memtype: DDR2
MIG: 15:55:14 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:55:14 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:55:14 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:55:14 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:55:14 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:55:14 : 2
MIG: 15:55:14 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:55:14 : 16
MIG: 15:55:14 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:55:14 : 2
MIG: 15:55:14 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:55:14 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: ECC ==> OFF
MIG: 15:55:14 : 16
MIG: 15:55:14 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:55:14 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:55:14 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:55:14 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:55:14 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:55:14 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:55:14 : 13
MIG: 15:55:14 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:55:14 : 27
MIG: 15:55:14 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:55:14 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:55:14 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:55:14 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:55:14 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:55:14 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:55:14 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:55:14 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:55:14 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:55:14 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:55:14 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:55:14 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:55:14 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:55:14 : 
MIG: 15:55:14 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:55:14 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:55:14 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:55:14 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:55:14 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:55:14 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:55:14 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:55:14 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:55:14 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:55:14 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:55:14 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:55:14 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:55:14 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:55:14 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:55:14 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:55:14 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:55:14 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:55:14 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:55:14 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:55:15 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:55:15 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:55:15 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:55:15 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:55:15 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:55:15 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:55:15 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:55:15 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:55:15 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:55:15 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:55:15 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:55:15 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:55:15 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:55:15 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:55:15 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:55:15 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:55:15 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:55:15 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:55:15 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:55:15 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:55:15 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:55:15 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:55:15 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:55:15 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:55:15 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:55:15 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:55:15 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:55:15 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:55:15 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:55:15 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:55:15 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:55:15 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:55:15 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:55:15 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:55:15 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:55:15 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:55:15 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:55:15 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:55:15 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:55:15 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:55:15 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:55:15 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:55:15 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:55:15 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:55:15 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:55:15 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:55:15 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:55:15 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:55:15 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:55:15 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:55:15 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:55:15 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:55:15 : 4
MIG: 15:55:15 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:55:15 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:55:15 : 
MIG: 15:55:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:55:15 : 1
MIG: 15:55:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:55:15 : 134217728
MIG: 15:55:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:55:15 : 
MIG: 15:55:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:55:15 : 64
MIG: 15:55:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:55:15 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:55:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:55:15 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:55:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:55:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:55:15 : 
MIG: 15:55:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:55:15 : 
MIG: 15:55:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:55:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:55:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:55:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:55:15 : 
MIG: 15:55:15 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:55:15 : 
MIG: 15:55:15 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:55:15 : NOBUF
MIG: 15:55:15 : NONE
MIG: 15:55:15 : 
MIG: 15:55:15 : Same Interface
MIG: 15:55:16 : xml_input_file: board.prj
MIG: 15:55:16 : Absolute path of xml_input_file: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:55:16 : In updateAllModelParams
MIG: 15:55:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:55:16 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:55:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:55:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:55:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:55:16 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:55:16 : vivado_mode: xpg_bd
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 1
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 : isPortInterface: 0
MIG: 15:55:16 :  locked false  
MIG: 15:55:16 : HDL Language: Verilog
MIG: 15:55:16 : compInfo: true
MIG: 15:55:16 : Vivado Options xc7a100t csg324 -1
MIG: 15:55:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:55:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:55:16 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:55:16 : I am in catch area
MIG: 15:55:16 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:55:27 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:55:27 : Component_Name: design_1_mig_7series_0_0
MIG: 15:55:27 : Moving design_1_mig_7series_0_0 ...
MIG: 15:55:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:55:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:55:27 : XGUI hdlLanguage: Verilog
MIG: 15:55:27 : xgui vivado_mode: xpg_bd
MIG: 15:55:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:55:27 : Reading F:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:55:29 : 
MIG: 15:55:29 : Inside fn mem: DDR2
MIG: 15:55:29 : QDRII+ Inside fn ui: 81000000
MIG: 15:55:29 : cntrl:  memtype: DDR2
MIG: 15:55:29 : 
MIG: 15:55:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:55:29 : 
MIG: 15:55:29 : 
MIG: 15:55:29 : 
MIG: 15:55:29 : 
MIG: 15:55:29 :  polarity_value: 1
MIG: 15:55:29 : 
MIG: 15:55:29 : 
MIG: 15:55:29 : cntrl:  memtype: DDR2
MIG: 15:55:29 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:55:29 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:55:29 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:55:29 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:55:29 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:55:29 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: ECC ==> OFF
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:55:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:55:29 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:55:29 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:55:29 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:55:29 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:55:29 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:55:29 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:55:29 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:55:29 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:55:29 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:55:29 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:55:29 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:55:29 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:55:29 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:55:29 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:55:29 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:55:29 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:55:29 : 
MIG: 15:55:29 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:55:29 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:55:29 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:55:29 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:55:29 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:55:29 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:55:29 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:55:29 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:55:29 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:55:29 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:55:29 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:55:29 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:55:29 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:55:29 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:55:29 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:55:29 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:55:29 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:55:29 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:55:29 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:55:29 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:55:29 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:55:29 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:55:29 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:55:29 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:55:29 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:55:29 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:55:29 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:55:29 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:55:29 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:55:29 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:55:29 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:55:29 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:55:29 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:55:29 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:55:29 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:55:30 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:55:30 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:55:30 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:55:30 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:55:30 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:55:30 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:55:30 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:55:30 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:55:30 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:55:30 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:55:30 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:55:30 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:55:30 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:55:30 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:55:30 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:55:30 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:55:30 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:55:30 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:55:30 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:55:30 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:55:30 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:55:30 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:55:30 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:55:30 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:55:30 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:55:30 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:55:30 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:55:30 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:55:30 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:55:30 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:55:30 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:55:30 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:55:30 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:55:30 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:55:30 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:55:30 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:55:30 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:55:30 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:55:30 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:55:30 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:55:30 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:55:30 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:55:30 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:55:30 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:55:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 15:55:30 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:55:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:55:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:55:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:55:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:55:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:55:30 : 
MIG: 15:55:30 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:55:30 : 
MIG: 15:55:30 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:55:30 : 
MIG: 15:55:30 : 
MIG: 15:55:30 : 
MIG: 15:55:30 : Same Interface
MIG: 16:00:18 : xml_input_file: board.prj
MIG: 16:00:18 : Absolute path of xml_input_file: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:00:18 : In updateAllModelParams
MIG: 16:00:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:00:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:00:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:00:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:18 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:00:18 : vivado_mode: xpg_bd
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:18 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 1
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 : isPortInterface: 0
MIG: 16:00:19 :  locked false  
MIG: 16:00:19 : HDL Language: Verilog
MIG: 16:00:19 : compInfo: true
MIG: 16:00:19 : Vivado Options xc7a100t csg324 -1
MIG: 16:00:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:00:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:00:19 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:00:19 : I am in catch area
MIG: 16:00:19 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:00:29 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:00:29 : Component_Name: design_1_mig_7series_0_0
MIG: 16:00:30 : Moving design_1_mig_7series_0_0 ...
MIG: 16:00:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:00:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:00:30 : XGUI hdlLanguage: Verilog
MIG: 16:00:30 : xgui vivado_mode: xpg_bd
MIG: 16:00:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:00:30 : Reading F:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:00:31 : 
MIG: 16:00:31 : Inside fn mem: DDR2
MIG: 16:00:31 : QDRII+ Inside fn ui: 81000000
MIG: 16:00:31 : cntrl:  memtype: DDR2
MIG: 16:00:31 : 
MIG: 16:00:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:00:31 : 
MIG: 16:00:31 : 
MIG: 16:00:31 : 
MIG: 16:00:31 : 
MIG: 16:00:31 :  polarity_value: 1
MIG: 16:00:31 : 
MIG: 16:00:31 : 
MIG: 16:00:31 : cntrl:  memtype: DDR2
MIG: 16:00:31 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:00:31 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:00:31 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:00:31 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:00:31 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:00:31 : 
MIG: 16:00:31 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:00:32 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: ECC ==> OFF
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:00:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:00:32 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:00:32 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:00:32 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:00:32 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:00:32 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:00:32 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:00:32 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:00:32 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:00:32 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:00:32 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:00:32 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:00:32 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:00:32 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:00:32 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:00:32 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:00:32 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:00:32 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:00:32 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:00:32 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:00:32 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:00:32 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:00:32 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:00:32 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:00:32 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:00:32 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:00:32 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:00:32 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:00:32 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:00:32 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:00:32 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:00:32 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:00:32 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:00:32 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:00:32 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:00:32 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:00:32 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:00:32 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:00:32 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:00:32 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:00:32 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:00:32 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:00:32 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:00:32 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:00:32 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:00:32 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:00:32 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:00:32 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:00:32 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:00:32 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:00:32 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:00:32 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:00:32 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:00:32 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:00:32 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:00:32 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:00:32 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:00:32 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:00:32 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:00:32 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:00:32 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:00:32 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:00:32 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:00:32 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:00:32 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:00:32 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:00:32 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:00:32 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:00:32 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:00:32 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:00:32 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:00:32 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:00:32 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:00:32 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:00:32 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:00:32 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:00:32 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:00:32 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:00:32 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:00:32 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:00:32 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:00:32 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:00:32 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:00:32 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:00:32 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:00:32 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:00:32 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:00:32 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:00:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:00:32 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:00:32 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:00:32 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:00:32 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:00:32 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:00:32 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:00:32 : 
MIG: 16:00:32 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:00:32 : 
MIG: 16:00:32 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:00:32 : 
MIG: 16:00:32 : 
MIG: 16:00:32 : 
MIG: 16:00:32 : Same Interface
MIG: 16:43:54 : Running synthesis.xit
MIG: 16:43:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:43:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:43:54 : ################# RUNNING MIG BATCH ###################
MIG: 16:43:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:43:54 : synp_flow:  -- synthesis_mode: Other
MIG: 16:43:54 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:43:54 : vivado_mode: xpg_bd
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:54 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 1
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 : isPortInterface: 0
MIG: 16:43:55 :  locked false  
MIG: 16:43:55 : HDL Language: Verilog
MIG: 16:43:55 : compInfo: false
MIG: 16:43:55 : Vivado Options xc7a100t csg324 -1
MIG: 16:43:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:43:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:43:55 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:43:55 : I am in catch area
MIG: 16:43:55 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:06 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:44:06 : Component_Name: design_1_mig_7series_0_0
MIG: 16:44:06 : Moving design_1_mig_7series_0_0 ...
MIG: 16:44:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:44:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:06 : Running vlog_synth_rpr.xit
MIG: 16:44:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:44:06 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:44:06 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:44:06 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:06 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:44:06 : vivado_mode: xpg_bd
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:06 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 1
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 : isPortInterface: 0
MIG: 16:44:07 :  locked false  
MIG: 16:44:07 : HDL Language: Verilog
MIG: 16:44:07 : compInfo: false
MIG: 16:44:07 : Vivado Options xc7a100t csg324 -1
MIG: 16:44:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:44:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:07 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:44:07 : I am in catch area
MIG: 16:44:07 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:17 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:44:17 : Component_Name: design_1_mig_7series_0_0
MIG: 16:44:17 : Moving design_1_mig_7series_0_0 ...
MIG: 16:44:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:44:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:17 : Running simulation.xit
MIG: 16:44:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:44:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:44:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:44:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:18 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:44:18 : vivado_mode: xpg_bd
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 1
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 : isPortInterface: 0
MIG: 16:44:18 :  locked false  
MIG: 16:44:18 : HDL Language: Verilog
MIG: 16:44:18 : compInfo: false
MIG: 16:44:18 : Vivado Options xc7a100t csg324 -1
MIG: 16:44:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:44:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:18 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:44:18 : I am in catch area
MIG: 16:44:19 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:29 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:44:29 : Component_Name: design_1_mig_7series_0_0
MIG: 16:44:29 : Moving design_1_mig_7series_0_0 ...
MIG: 16:44:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:44:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:44:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:44:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:44:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:44:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:30 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:44:30 : vivado_mode: xpg_bd
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 1
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 : isPortInterface: 0
MIG: 16:44:30 :  locked false  
MIG: 16:44:30 : HDL Language: Verilog
MIG: 16:44:30 : compInfo: false
MIG: 16:44:30 : Vivado Options xc7a100t csg324 -1
MIG: 16:44:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:44:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:30 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:44:30 : I am in catch area
MIG: 16:44:30 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:41 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:44:41 : Component_Name: design_1_mig_7series_0_0
MIG: 16:44:41 : Moving design_1_mig_7series_0_0 ...
MIG: 16:44:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:44:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:44:41 : Running implementation.xit
MIG: 16:44:41 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:44:41 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:44:41 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:44:41 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:41 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:44:41 : vivado_mode: xpg_bd
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:41 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 1
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 : isPortInterface: 0
MIG: 16:44:42 :  locked false  
MIG: 16:44:42 : HDL Language: Verilog
MIG: 16:44:42 : compInfo: false
MIG: 16:44:42 : Vivado Options xc7a100t csg324 -1
MIG: 16:44:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:44:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:42 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:44:42 : I am in catch area
MIG: 16:44:42 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:44:52 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:44:52 : Component_Name: design_1_mig_7series_0_0
MIG: 16:44:52 : Moving design_1_mig_7series_0_0 ...
MIG: 16:44:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:44:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:03:40 : xml_input_file: board.prj
MIG: 18:03:40 : Absolute path of xml_input_file: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:03:40 : In updateAllModelParams
MIG: 18:03:40 : XGUI hdlLanguage: Verilog
MIG: 18:03:40 : xgui vivado_mode: xpg_bd
MIG: 18:03:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:03:40 : Reading F:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 18:03:42 : 
MIG: 18:03:42 : Inside fn mem: DDR2
MIG: 18:03:42 : QDRII+ Inside fn ui: 81000000
MIG: 18:03:42 : cntrl:  memtype: DDR2
MIG: 18:03:42 : 
MIG: 18:03:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 18:03:42 : 
MIG: 18:03:42 : 
MIG: 18:03:42 : 
MIG: 18:03:42 : 
MIG: 18:03:42 :  polarity_value: 1
MIG: 18:03:42 : 
MIG: 18:03:42 : 
MIG: 18:03:42 : cntrl:  memtype: DDR2
MIG: 18:03:42 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:03:42 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:03:42 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:03:42 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:03:42 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: ECC ==> OFF
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 18:03:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:03:42 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:03:42 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:03:42 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:03:42 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:03:42 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:03:42 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:03:42 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:03:42 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:03:42 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:03:42 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:03:42 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:03:42 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:03:42 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:03:42 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:03:42 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:03:42 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:03:42 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 18:03:42 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 18:03:42 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 18:03:42 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:03:42 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:03:42 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:03:42 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:03:42 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 18:03:42 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 18:03:42 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 18:03:42 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:03:42 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:03:42 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:03:42 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:03:42 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:03:42 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:03:42 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:03:42 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:03:42 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:03:42 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:03:42 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:03:42 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:03:42 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:03:42 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:03:42 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:03:42 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:03:42 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 18:03:42 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:03:42 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 18:03:42 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 18:03:42 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 18:03:42 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:03:42 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 18:03:42 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 18:03:42 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 18:03:42 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 18:03:42 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 18:03:42 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 18:03:42 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 18:03:42 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 18:03:42 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 18:03:42 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 18:03:42 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:03:42 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:03:42 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:03:42 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:03:42 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:03:42 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:03:42 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:03:42 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:03:42 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:03:42 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 18:03:42 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:03:42 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 18:03:42 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 18:03:42 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:03:42 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:03:42 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:03:42 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:03:42 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:03:42 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:03:42 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:03:42 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:03:42 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:03:42 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:03:42 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:03:42 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 18:03:42 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:03:42 : 2
MIG: 18:03:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 18:03:42 : 
MIG: 18:03:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:03:42 : 
MIG: 18:03:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 18:03:43 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 18:03:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:03:43 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:03:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:03:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:03:43 : 
MIG: 18:03:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:03:43 : 
MIG: 18:03:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:03:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:03:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:03:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:03:43 : 
MIG: 18:03:43 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:03:43 : 
MIG: 18:03:43 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:03:43 : 
MIG: 18:03:43 : 
MIG: 18:03:43 : 
MIG: 18:03:43 : Same Interface
MIG: 18:03:43 : xml_input_file: board.prj
MIG: 18:03:43 : Absolute path of xml_input_file: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:07:38 : Running synthesis.xit
MIG: 18:07:38 : ################# RUNNING MIG BATCH ###################
MIG: 18:07:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:07:38 : synp_flow:  -- synthesis_mode: Other
MIG: 18:07:38 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:07:38 : vivado_mode: xpg_bd
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 1
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 : isPortInterface: 0
MIG: 18:07:38 :  locked false  
MIG: 18:07:38 : HDL Language: Verilog
MIG: 18:07:38 : compInfo: false
MIG: 18:07:39 : Vivado Options xc7a100t csg324 -1
MIG: 18:07:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:07:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:07:39 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:07:39 : I am in catch area
MIG: 18:07:39 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:07:54 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:07:54 : Component_Name: design_1_mig_7series_0_0
MIG: 18:07:54 : Moving design_1_mig_7series_0_0 ...
MIG: 18:10:56 : Running synthesis.xit
MIG: 18:10:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:57 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:10:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:57 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:10:57 : vivado_mode: xpg_bd
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 1
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 : isPortInterface: 0
MIG: 18:10:57 :  locked false  
MIG: 18:10:57 : HDL Language: Verilog
MIG: 18:10:57 : compInfo: false
MIG: 18:10:57 : Vivado Options xc7a100t csg324 -1
MIG: 18:10:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:10:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:10:57 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:10:57 : I am in catch area
MIG: 18:10:57 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:11:08 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:11:08 : Component_Name: design_1_mig_7series_0_0
MIG: 18:11:08 : Moving design_1_mig_7series_0_0 ...
MIG: 18:22:53 : Running synthesis.xit
MIG: 18:22:53 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:22:53 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:53 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:22:53 : vivado_mode: xpg_bd
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 1
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 : isPortInterface: 0
MIG: 18:22:53 :  locked false  
MIG: 18:22:53 : HDL Language: Verilog
MIG: 18:22:53 : compInfo: false
MIG: 18:22:53 : Vivado Options xc7a100t csg324 -1
MIG: 18:22:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:22:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:22:53 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:22:53 : I am in catch area
MIG: 18:22:53 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:23:04 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:23:04 : Component_Name: design_1_mig_7series_0_0
MIG: 18:23:04 : Moving design_1_mig_7series_0_0 ...
MIG: 18:31:26 : Running synthesis.xit
MIG: 18:31:26 : ################# RUNNING MIG BATCH ###################
MIG: 18:31:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:31:26 : synp_flow:  -- synthesis_mode: Other
MIG: 18:31:26 : outputDirectory: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:31:26 : vivado_mode: xpg_bd
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:26 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 1
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 : isPortInterface: 0
MIG: 18:31:27 :  locked false  
MIG: 18:31:27 : HDL Language: Verilog
MIG: 18:31:27 : compInfo: false
MIG: 18:31:27 : Vivado Options xc7a100t csg324 -1
MIG: 18:31:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:31:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:31:27 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:31:27 : I am in catch area
MIG: 18:31:27 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:31:37 : XML_INPUT_FILE: f:/ECE532/projects/test_bench_demo/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:31:37 : Component_Name: design_1_mig_7series_0_0
MIG: 18:31:37 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:05 : Running synthesis.xit
MIG: 18:40:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:05 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:05 : vivado_mode: xpg_bd
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 1
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 : isPortInterface: 0
MIG: 18:40:05 :  locked false  
MIG: 18:40:05 : HDL Language: Verilog
MIG: 18:40:05 : compInfo: false
MIG: 18:40:06 : Vivado Options xc7a100t csg324 -1
MIG: 18:40:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:40:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:40:06 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:40:06 : I am in catch area
MIG: 18:40:06 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:16 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:40:16 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:16 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:16 : Running vlog_synth_rpr.xit
MIG: 18:40:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:40:16 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:40:16 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:16 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:16 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:16 : vivado_mode: xpg_bd
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 1
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 : isPortInterface: 0
MIG: 18:40:17 :  locked false  
MIG: 18:40:17 : HDL Language: Verilog
MIG: 18:40:17 : compInfo: false
MIG: 18:40:17 : Vivado Options xc7a100t csg324 -1
MIG: 18:40:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:40:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:40:17 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:40:17 : I am in catch area
MIG: 18:40:17 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:27 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:40:27 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:27 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:27 : Running simulation.xit
MIG: 18:40:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:40:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:40:28 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:28 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:28 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:28 : vivado_mode: xpg_bd
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 1
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 : isPortInterface: 0
MIG: 18:40:28 :  locked false  
MIG: 18:40:28 : HDL Language: Verilog
MIG: 18:40:28 : compInfo: false
MIG: 18:40:28 : Vivado Options xc7a100t csg324 -1
MIG: 18:40:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:40:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:40:28 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:40:28 : I am in catch area
MIG: 18:40:28 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:39 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:40:39 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:39 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:40:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:40:39 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:40:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:39 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:39 : vivado_mode: xpg_bd
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 1
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:39 : isPortInterface: 0
MIG: 18:40:40 : isPortInterface: 0
MIG: 18:40:40 :  locked false  
MIG: 18:40:40 : HDL Language: Verilog
MIG: 18:40:40 : compInfo: false
MIG: 18:40:40 : Vivado Options xc7a100t csg324 -1
MIG: 18:40:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:40:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:40:40 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:40:40 : I am in catch area
MIG: 18:40:40 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:50 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:40:50 : Component_Name: design_1_mig_7series_0_0
MIG: 18:40:50 : Moving design_1_mig_7series_0_0 ...
MIG: 18:40:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:40:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:50 : Running implementation.xit
MIG: 18:40:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:40:50 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:40:50 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:40:50 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:50 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:40:50 : vivado_mode: xpg_bd
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:50 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 1
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 : isPortInterface: 0
MIG: 18:40:51 :  locked false  
MIG: 18:40:51 : HDL Language: Verilog
MIG: 18:40:51 : compInfo: false
MIG: 18:40:51 : Vivado Options xc7a100t csg324 -1
MIG: 18:40:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:40:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:40:51 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 18:40:51 : I am in catch area
MIG: 18:40:51 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:41:01 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:41:02 : Component_Name: design_1_mig_7series_0_0
MIG: 18:41:02 : Moving design_1_mig_7series_0_0 ...
MIG: 18:41:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:41:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:08:25 : xml_input_file: board.prj
MIG: 23:08:25 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:08:25 : xml_input_file: board.prj
MIG: 23:08:25 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:12:44 : Running synthesis.xit
MIG: 23:12:44 : ################# RUNNING MIG BATCH ###################
MIG: 23:12:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:12:44 : synp_flow:  -- synthesis_mode: Other
MIG: 23:12:44 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:12:44 : vivado_mode: xpg_bd
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:44 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 1
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 : isPortInterface: 0
MIG: 23:12:45 :  locked false  
MIG: 23:12:45 : HDL Language: Verilog
MIG: 23:12:45 : compInfo: false
MIG: 23:12:45 : Vivado Options xc7a100t csg324 -1
MIG: 23:12:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:12:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:12:45 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:12:45 : I am in catch area
MIG: 23:12:45 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:07 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:13:07 : Component_Name: design_1_mig_7series_0_0
MIG: 23:13:07 : Moving design_1_mig_7series_0_0 ...
MIG: 23:13:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:13:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:08 : Running vlog_synth_rpr.xit
MIG: 23:13:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:13:08 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:13:08 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:13:08 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:08 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:13:08 : vivado_mode: xpg_bd
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 1
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:08 : isPortInterface: 0
MIG: 23:13:09 : isPortInterface: 0
MIG: 23:13:09 : isPortInterface: 0
MIG: 23:13:09 :  locked false  
MIG: 23:13:09 : HDL Language: Verilog
MIG: 23:13:09 : compInfo: false
MIG: 23:13:09 : Vivado Options xc7a100t csg324 -1
MIG: 23:13:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:13:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:13:09 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:13:09 : I am in catch area
MIG: 23:13:09 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:19 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:13:19 : Component_Name: design_1_mig_7series_0_0
MIG: 23:13:19 : Moving design_1_mig_7series_0_0 ...
MIG: 23:13:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:13:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:19 : Running simulation.xit
MIG: 23:13:19 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:13:19 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:13:19 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:13:19 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:19 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:13:19 : vivado_mode: xpg_bd
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:19 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 1
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 : isPortInterface: 0
MIG: 23:13:20 :  locked false  
MIG: 23:13:20 : HDL Language: Verilog
MIG: 23:13:20 : compInfo: false
MIG: 23:13:20 : Vivado Options xc7a100t csg324 -1
MIG: 23:13:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:13:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:13:20 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:13:20 : I am in catch area
MIG: 23:13:20 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:30 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:13:30 : Component_Name: design_1_mig_7series_0_0
MIG: 23:13:30 : Moving design_1_mig_7series_0_0 ...
MIG: 23:13:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:13:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:13:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:13:31 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:13:31 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:13:31 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:31 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:13:31 : vivado_mode: xpg_bd
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 1
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 : isPortInterface: 0
MIG: 23:13:31 :  locked false  
MIG: 23:13:31 : HDL Language: Verilog
MIG: 23:13:31 : compInfo: false
MIG: 23:13:31 : Vivado Options xc7a100t csg324 -1
MIG: 23:13:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:13:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:13:31 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:13:31 : I am in catch area
MIG: 23:13:31 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:42 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:13:42 : Component_Name: design_1_mig_7series_0_0
MIG: 23:13:42 : Moving design_1_mig_7series_0_0 ...
MIG: 23:13:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:13:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:43 : Running implementation.xit
MIG: 23:13:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:13:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:13:43 : ################# RUNNING MIG BATCH ###################
MIG: 23:13:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:13:43 : synp_flow:  -- synthesis_mode: Other
MIG: 23:13:43 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:13:43 : vivado_mode: xpg_bd
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:43 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 1
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 : isPortInterface: 0
MIG: 23:13:44 :  locked false  
MIG: 23:13:44 : HDL Language: Verilog
MIG: 23:13:44 : compInfo: false
MIG: 23:13:44 : Vivado Options xc7a100t csg324 -1
MIG: 23:13:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:13:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:13:44 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:13:44 : I am in catch area
MIG: 23:13:44 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:13:54 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:13:54 : Component_Name: design_1_mig_7series_0_0
MIG: 23:13:54 : Moving design_1_mig_7series_0_0 ...
MIG: 23:13:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:13:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:08:46 : xml_input_file: board.prj
MIG: 17:08:46 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:08:46 : xml_input_file: board.prj
MIG: 17:08:46 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:09:07 : Running synthesis.xit
MIG: 17:09:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:09:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:09:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:09:07 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:09:07 : vivado_mode: xpg_bd
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 1
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 : isPortInterface: 0
MIG: 17:09:07 :  locked false  
MIG: 17:09:07 : HDL Language: Verilog
MIG: 17:09:07 : compInfo: false
MIG: 17:09:07 : Vivado Options xc7a100t csg324 -1
MIG: 17:09:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:09:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:09:07 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:09:07 : I am in catch area
MIG: 17:09:07 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:09:33 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:09:33 : Component_Name: design_1_mig_7series_0_0
MIG: 17:09:33 : Moving design_1_mig_7series_0_0 ...
MIG: 17:09:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:09:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:09:34 : Running vlog_synth_rpr.xit
MIG: 17:09:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:09:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:09:34 : ################# RUNNING MIG BATCH ###################
MIG: 17:09:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:09:34 : synp_flow:  -- synthesis_mode: Other
MIG: 17:09:34 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:09:34 : vivado_mode: xpg_bd
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 1
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 : isPortInterface: 0
MIG: 17:09:34 :  locked false  
MIG: 17:09:34 : HDL Language: Verilog
MIG: 17:09:34 : compInfo: false
MIG: 17:09:34 : Vivado Options xc7a100t csg324 -1
MIG: 17:09:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:09:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:09:34 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:09:34 : I am in catch area
MIG: 17:09:34 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:09:45 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:09:45 : Component_Name: design_1_mig_7series_0_0
MIG: 17:09:45 : Moving design_1_mig_7series_0_0 ...
MIG: 17:09:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:09:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:09:45 : Running simulation.xit
MIG: 17:09:45 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:09:45 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:09:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:09:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:09:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:09:45 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:09:45 : vivado_mode: xpg_bd
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:45 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 1
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 : isPortInterface: 0
MIG: 17:09:46 :  locked false  
MIG: 17:09:46 : HDL Language: Verilog
MIG: 17:09:46 : compInfo: false
MIG: 17:09:46 : Vivado Options xc7a100t csg324 -1
MIG: 17:09:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:09:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:09:46 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:09:46 : I am in catch area
MIG: 17:09:46 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:09:56 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:09:56 : Component_Name: design_1_mig_7series_0_0
MIG: 17:09:56 : Moving design_1_mig_7series_0_0 ...
MIG: 17:09:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:09:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:09:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:09:57 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:09:57 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:09:57 : ################# RUNNING MIG BATCH ###################
MIG: 17:09:57 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:09:57 : synp_flow:  -- synthesis_mode: Other
MIG: 17:09:57 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:09:57 : vivado_mode: xpg_bd
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 1
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 : isPortInterface: 0
MIG: 17:09:57 :  locked false  
MIG: 17:09:57 : HDL Language: Verilog
MIG: 17:09:57 : compInfo: false
MIG: 17:09:57 : Vivado Options xc7a100t csg324 -1
MIG: 17:09:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:09:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:09:57 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:09:57 : I am in catch area
MIG: 17:09:57 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:10:08 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:08 : Component_Name: design_1_mig_7series_0_0
MIG: 17:10:08 : Moving design_1_mig_7series_0_0 ...
MIG: 17:10:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:10:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:10:09 : Running implementation.xit
MIG: 17:10:09 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:10:09 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:10:09 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:10:09 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:09 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:10:09 : vivado_mode: xpg_bd
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 1
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 : isPortInterface: 0
MIG: 17:10:09 :  locked false  
MIG: 17:10:09 : HDL Language: Verilog
MIG: 17:10:09 : compInfo: false
MIG: 17:10:09 : Vivado Options xc7a100t csg324 -1
MIG: 17:10:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:10:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:10:09 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:10:09 : I am in catch area
MIG: 17:10:09 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:10:20 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:20 : Component_Name: design_1_mig_7series_0_0
MIG: 17:10:20 : Moving design_1_mig_7series_0_0 ...
MIG: 17:10:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:10:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:00 : Running synthesis.xit
MIG: 17:37:01 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:37:01 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:01 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:37:01 : vivado_mode: xpg_bd
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 1
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 : isPortInterface: 0
MIG: 17:37:01 :  locked false  
MIG: 17:37:01 : HDL Language: Verilog
MIG: 17:37:01 : compInfo: false
MIG: 17:37:01 : Vivado Options xc7a100t csg324 -1
MIG: 17:37:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:37:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:37:01 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:37:01 : I am in catch area
MIG: 17:37:01 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:16 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:37:16 : Component_Name: design_1_mig_7series_0_0
MIG: 17:37:16 : Moving design_1_mig_7series_0_0 ...
MIG: 17:37:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:37:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:16 : Running vlog_synth_rpr.xit
MIG: 17:37:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:37:16 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:37:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:37:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:16 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:37:16 : vivado_mode: xpg_bd
MIG: 17:37:16 : isPortInterface: 0
MIG: 17:37:16 : isPortInterface: 0
MIG: 17:37:16 : isPortInterface: 0
MIG: 17:37:16 : isPortInterface: 0
MIG: 17:37:16 : isPortInterface: 0
MIG: 17:37:16 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 1
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 : isPortInterface: 0
MIG: 17:37:17 :  locked false  
MIG: 17:37:17 : HDL Language: Verilog
MIG: 17:37:17 : compInfo: false
MIG: 17:37:17 : Vivado Options xc7a100t csg324 -1
MIG: 17:37:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:37:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:37:17 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:37:17 : I am in catch area
MIG: 17:37:17 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:28 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:37:28 : Component_Name: design_1_mig_7series_0_0
MIG: 17:37:28 : Moving design_1_mig_7series_0_0 ...
MIG: 17:37:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:37:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:28 : Running simulation.xit
MIG: 17:37:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:37:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:37:28 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:37:28 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:28 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:37:28 : vivado_mode: xpg_bd
MIG: 17:37:28 : isPortInterface: 0
MIG: 17:37:28 : isPortInterface: 0
MIG: 17:37:28 : isPortInterface: 0
MIG: 17:37:28 : isPortInterface: 0
MIG: 17:37:28 : isPortInterface: 0
MIG: 17:37:28 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 1
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 : isPortInterface: 0
MIG: 17:37:29 :  locked false  
MIG: 17:37:29 : HDL Language: Verilog
MIG: 17:37:29 : compInfo: false
MIG: 17:37:29 : Vivado Options xc7a100t csg324 -1
MIG: 17:37:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:37:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:37:29 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:37:29 : I am in catch area
MIG: 17:37:29 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:40 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:37:40 : Component_Name: design_1_mig_7series_0_0
MIG: 17:37:40 : Moving design_1_mig_7series_0_0 ...
MIG: 17:37:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:37:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:37:41 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:37:41 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:37:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:37:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:41 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:37:41 : vivado_mode: xpg_bd
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 1
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 : isPortInterface: 0
MIG: 17:37:41 :  locked false  
MIG: 17:37:41 : HDL Language: Verilog
MIG: 17:37:41 : compInfo: false
MIG: 17:37:41 : Vivado Options xc7a100t csg324 -1
MIG: 17:37:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:37:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:37:41 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:37:41 : I am in catch area
MIG: 17:37:41 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:37:52 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:37:52 : Component_Name: design_1_mig_7series_0_0
MIG: 17:37:52 : Moving design_1_mig_7series_0_0 ...
MIG: 17:37:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:37:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:37:52 : Running implementation.xit
MIG: 17:37:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:37:52 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:37:52 : ################# RUNNING MIG BATCH ###################
MIG: 17:37:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:37:52 : synp_flow:  -- synthesis_mode: Other
MIG: 17:37:53 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:37:53 : vivado_mode: xpg_bd
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 1
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 : isPortInterface: 0
MIG: 17:37:53 :  locked false  
MIG: 17:37:53 : HDL Language: Verilog
MIG: 17:37:53 : compInfo: false
MIG: 17:37:53 : Vivado Options xc7a100t csg324 -1
MIG: 17:37:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:37:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:37:53 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 17:37:53 : I am in catch area
MIG: 17:37:53 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:38:04 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:38:04 : Component_Name: design_1_mig_7series_0_0
MIG: 17:38:04 : Moving design_1_mig_7series_0_0 ...
MIG: 17:38:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:38:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:13:41 : xml_input_file: board.prj
MIG: 23:13:41 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:13:41 : xml_input_file: board.prj
MIG: 23:13:41 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:19:19 : Running synthesis.xit
MIG: 23:19:19 : ################# RUNNING MIG BATCH ###################
MIG: 23:19:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:19:19 : synp_flow:  -- synthesis_mode: Other
MIG: 23:19:19 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:19:19 : vivado_mode: xpg_bd
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 1
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 : isPortInterface: 0
MIG: 23:19:19 :  locked false  
MIG: 23:19:19 : HDL Language: Verilog
MIG: 23:19:19 : compInfo: false
MIG: 23:19:19 : Vivado Options xc7a100t csg324 -1
MIG: 23:19:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:19:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:19:19 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:19:19 : I am in catch area
MIG: 23:19:20 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:19:46 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:19:46 : Component_Name: design_1_mig_7series_0_0
MIG: 23:19:46 : Moving design_1_mig_7series_0_0 ...
MIG: 23:19:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:19:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:19:46 : Running vlog_synth_rpr.xit
MIG: 23:19:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:19:46 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:19:47 : ################# RUNNING MIG BATCH ###################
MIG: 23:19:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:19:47 : synp_flow:  -- synthesis_mode: Other
MIG: 23:19:47 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:19:47 : vivado_mode: xpg_bd
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 1
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 : isPortInterface: 0
MIG: 23:19:47 :  locked false  
MIG: 23:19:47 : HDL Language: Verilog
MIG: 23:19:47 : compInfo: false
MIG: 23:19:47 : Vivado Options xc7a100t csg324 -1
MIG: 23:19:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:19:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:19:47 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:19:47 : I am in catch area
MIG: 23:19:47 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:19:59 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:19:59 : Component_Name: design_1_mig_7series_0_0
MIG: 23:19:59 : Moving design_1_mig_7series_0_0 ...
MIG: 23:19:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:19:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:19:59 : Running simulation.xit
MIG: 23:19:59 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:19:59 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:19:59 : ################# RUNNING MIG BATCH ###################
MIG: 23:19:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:19:59 : synp_flow:  -- synthesis_mode: Other
MIG: 23:19:59 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:19:59 : vivado_mode: xpg_bd
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:19:59 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 1
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 : isPortInterface: 0
MIG: 23:20:00 :  locked false  
MIG: 23:20:00 : HDL Language: Verilog
MIG: 23:20:00 : compInfo: false
MIG: 23:20:00 : Vivado Options xc7a100t csg324 -1
MIG: 23:20:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:20:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:20:00 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:20:00 : I am in catch area
MIG: 23:20:00 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:20:11 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:20:11 : Component_Name: design_1_mig_7series_0_0
MIG: 23:20:11 : Moving design_1_mig_7series_0_0 ...
MIG: 23:20:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:20:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:20:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:20:11 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:20:11 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:20:11 : ################# RUNNING MIG BATCH ###################
MIG: 23:20:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:20:11 : synp_flow:  -- synthesis_mode: Other
MIG: 23:20:11 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:20:11 : vivado_mode: xpg_bd
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:11 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 1
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 : isPortInterface: 0
MIG: 23:20:12 :  locked false  
MIG: 23:20:12 : HDL Language: Verilog
MIG: 23:20:12 : compInfo: false
MIG: 23:20:12 : Vivado Options xc7a100t csg324 -1
MIG: 23:20:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:20:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:20:12 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:20:12 : I am in catch area
MIG: 23:20:12 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:20:23 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:20:23 : Component_Name: design_1_mig_7series_0_0
MIG: 23:20:23 : Moving design_1_mig_7series_0_0 ...
MIG: 23:20:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:20:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:20:23 : Running implementation.xit
MIG: 23:20:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:20:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:20:23 : ################# RUNNING MIG BATCH ###################
MIG: 23:20:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:20:23 : synp_flow:  -- synthesis_mode: Other
MIG: 23:20:23 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:20:23 : vivado_mode: xpg_bd
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:23 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 1
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 : isPortInterface: 0
MIG: 23:20:24 :  locked false  
MIG: 23:20:24 : HDL Language: Verilog
MIG: 23:20:24 : compInfo: false
MIG: 23:20:24 : Vivado Options xc7a100t csg324 -1
MIG: 23:20:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:20:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:20:24 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:20:24 : I am in catch area
MIG: 23:20:24 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:20:35 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:20:35 : Component_Name: design_1_mig_7series_0_0
MIG: 23:20:35 : Moving design_1_mig_7series_0_0 ...
MIG: 23:20:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:20:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:34:21 : Running synthesis.xit
MIG: 23:34:21 : ################# RUNNING MIG BATCH ###################
MIG: 23:34:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:34:21 : synp_flow:  -- synthesis_mode: Other
MIG: 23:34:21 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:34:21 : vivado_mode: xpg_bd
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:21 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 1
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 : isPortInterface: 0
MIG: 23:34:22 :  locked false  
MIG: 23:34:22 : HDL Language: Verilog
MIG: 23:34:22 : compInfo: false
MIG: 23:34:22 : Vivado Options xc7a100t csg324 -1
MIG: 23:34:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:34:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:34:22 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:34:22 : I am in catch area
MIG: 23:34:22 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:34:33 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:34:33 : Component_Name: design_1_mig_7series_0_0
MIG: 23:34:33 : Moving design_1_mig_7series_0_0 ...
MIG: 23:34:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:34:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:34:34 : Running vlog_synth_rpr.xit
MIG: 23:34:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:34:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:34:34 : ################# RUNNING MIG BATCH ###################
MIG: 23:34:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:34:34 : synp_flow:  -- synthesis_mode: Other
MIG: 23:34:34 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:34:34 : vivado_mode: xpg_bd
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 1
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 : isPortInterface: 0
MIG: 23:34:34 :  locked false  
MIG: 23:34:34 : HDL Language: Verilog
MIG: 23:34:34 : compInfo: false
MIG: 23:34:34 : Vivado Options xc7a100t csg324 -1
MIG: 23:34:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:34:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:34:34 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:34:34 : I am in catch area
MIG: 23:34:34 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:34:45 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:34:45 : Component_Name: design_1_mig_7series_0_0
MIG: 23:34:45 : Moving design_1_mig_7series_0_0 ...
MIG: 23:34:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:34:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:34:46 : Running simulation.xit
MIG: 23:34:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:34:46 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:34:46 : ################# RUNNING MIG BATCH ###################
MIG: 23:34:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:34:46 : synp_flow:  -- synthesis_mode: Other
MIG: 23:34:46 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:34:46 : vivado_mode: xpg_bd
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 1
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 : isPortInterface: 0
MIG: 23:34:46 :  locked false  
MIG: 23:34:46 : HDL Language: Verilog
MIG: 23:34:46 : compInfo: false
MIG: 23:34:46 : Vivado Options xc7a100t csg324 -1
MIG: 23:34:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:34:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:34:46 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:34:46 : I am in catch area
MIG: 23:34:46 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:34:57 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:34:57 : Component_Name: design_1_mig_7series_0_0
MIG: 23:34:57 : Moving design_1_mig_7series_0_0 ...
MIG: 23:34:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:34:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:34:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:34:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:34:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:34:58 : ################# RUNNING MIG BATCH ###################
MIG: 23:34:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:34:58 : synp_flow:  -- synthesis_mode: Other
MIG: 23:34:58 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:34:58 : vivado_mode: xpg_bd
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 1
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 : isPortInterface: 0
MIG: 23:34:58 :  locked false  
MIG: 23:34:58 : HDL Language: Verilog
MIG: 23:34:58 : compInfo: false
MIG: 23:34:58 : Vivado Options xc7a100t csg324 -1
MIG: 23:34:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:34:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:34:58 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:34:58 : I am in catch area
MIG: 23:34:58 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:35:09 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:35:09 : Component_Name: design_1_mig_7series_0_0
MIG: 23:35:09 : Moving design_1_mig_7series_0_0 ...
MIG: 23:35:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:35:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 23:35:09 : Running implementation.xit
MIG: 23:35:09 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 23:35:09 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 23:35:09 : ################# RUNNING MIG BATCH ###################
MIG: 23:35:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 23:35:09 : synp_flow:  -- synthesis_mode: Other
MIG: 23:35:09 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 23:35:09 : vivado_mode: xpg_bd
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:09 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 1
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 :  locked false  
MIG: 23:35:10 : HDL Language: Verilog
MIG: 23:35:10 : compInfo: false
MIG: 23:35:10 : Vivado Options xc7a100t csg324 -1
MIG: 23:35:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:35:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:35:10 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 23:35:10 : I am in catch area
MIG: 23:35:10 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 23:35:21 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 23:35:21 : Component_Name: design_1_mig_7series_0_0
MIG: 23:35:21 : Moving design_1_mig_7series_0_0 ...
MIG: 23:35:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 23:35:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:35 : xml_input_file: board.prj
MIG: 17:44:35 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:44:35 : xml_input_file: board.prj
MIG: 17:44:35 : Absolute path of xml_input_file: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:20:18 : Running synthesis.xit
MIG: 20:20:18 : ################# RUNNING MIG BATCH ###################
MIG: 20:20:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:20:18 : synp_flow:  -- synthesis_mode: Other
MIG: 20:20:18 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:20:18 : vivado_mode: xpg_bd
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 1
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:18 : isPortInterface: 0
MIG: 20:20:19 : isPortInterface: 0
MIG: 20:20:19 : isPortInterface: 0
MIG: 20:20:19 : isPortInterface: 0
MIG: 20:20:19 : isPortInterface: 0
MIG: 20:20:19 :  locked false  
MIG: 20:20:19 : HDL Language: Verilog
MIG: 20:20:19 : compInfo: false
MIG: 20:20:19 : Vivado Options xc7a100t csg324 -1
MIG: 20:20:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:20:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:20:19 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:20:19 : I am in catch area
MIG: 20:20:19 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:20:41 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:20:41 : Component_Name: design_1_mig_7series_0_0
MIG: 20:20:41 : Moving design_1_mig_7series_0_0 ...
MIG: 20:20:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:20:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:20:41 : Running vlog_synth_rpr.xit
MIG: 20:20:41 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:20:41 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:20:41 : ################# RUNNING MIG BATCH ###################
MIG: 20:20:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:20:41 : synp_flow:  -- synthesis_mode: Other
MIG: 20:20:41 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:20:41 : vivado_mode: xpg_bd
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:41 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 1
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 : isPortInterface: 0
MIG: 20:20:42 :  locked false  
MIG: 20:20:42 : HDL Language: Verilog
MIG: 20:20:42 : compInfo: false
MIG: 20:20:42 : Vivado Options xc7a100t csg324 -1
MIG: 20:20:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:20:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:20:42 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:20:42 : I am in catch area
MIG: 20:20:42 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:20:52 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:20:52 : Component_Name: design_1_mig_7series_0_0
MIG: 20:20:52 : Moving design_1_mig_7series_0_0 ...
MIG: 20:20:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:20:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:20:52 : Running simulation.xit
MIG: 20:20:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:20:52 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:20:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:20:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:20:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:20:52 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:20:52 : vivado_mode: xpg_bd
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:52 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 1
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 : isPortInterface: 0
MIG: 20:20:53 :  locked false  
MIG: 20:20:53 : HDL Language: Verilog
MIG: 20:20:53 : compInfo: false
MIG: 20:20:53 : Vivado Options xc7a100t csg324 -1
MIG: 20:20:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:20:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:20:53 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:20:53 : I am in catch area
MIG: 20:20:53 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:21:03 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:21:03 : Component_Name: design_1_mig_7series_0_0
MIG: 20:21:03 : Moving design_1_mig_7series_0_0 ...
MIG: 20:21:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:21:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:21:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:21:04 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:21:04 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:21:04 : ################# RUNNING MIG BATCH ###################
MIG: 20:21:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:21:04 : synp_flow:  -- synthesis_mode: Other
MIG: 20:21:04 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:21:04 : vivado_mode: xpg_bd
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 1
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 : isPortInterface: 0
MIG: 20:21:04 :  locked false  
MIG: 20:21:04 : HDL Language: Verilog
MIG: 20:21:04 : compInfo: false
MIG: 20:21:04 : Vivado Options xc7a100t csg324 -1
MIG: 20:21:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:21:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:21:04 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:21:04 : I am in catch area
MIG: 20:21:04 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:21:15 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:21:15 : Component_Name: design_1_mig_7series_0_0
MIG: 20:21:15 : Moving design_1_mig_7series_0_0 ...
MIG: 20:21:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:21:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:21:15 : Running implementation.xit
MIG: 20:21:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:21:15 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:21:15 : ################# RUNNING MIG BATCH ###################
MIG: 20:21:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:21:15 : synp_flow:  -- synthesis_mode: Other
MIG: 20:21:15 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:21:15 : vivado_mode: xpg_bd
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:15 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 1
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 : isPortInterface: 0
MIG: 20:21:16 :  locked false  
MIG: 20:21:16 : HDL Language: Verilog
MIG: 20:21:16 : compInfo: false
MIG: 20:21:16 : Vivado Options xc7a100t csg324 -1
MIG: 20:21:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:21:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:21:16 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:21:16 : I am in catch area
MIG: 20:21:16 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:21:26 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:21:26 : Component_Name: design_1_mig_7series_0_0
MIG: 20:21:26 : Moving design_1_mig_7series_0_0 ...
MIG: 20:21:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:21:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:58 : Running synthesis.xit
MIG: 20:30:58 : ################# RUNNING MIG BATCH ###################
MIG: 20:30:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:30:58 : synp_flow:  -- synthesis_mode: Other
MIG: 20:30:58 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:30:58 : vivado_mode: xpg_bd
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:58 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 1
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 : isPortInterface: 0
MIG: 20:30:59 :  locked false  
MIG: 20:30:59 : HDL Language: Verilog
MIG: 20:30:59 : compInfo: false
MIG: 20:30:59 : Vivado Options xc7a100t csg324 -1
MIG: 20:30:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:30:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:30:59 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:30:59 : I am in catch area
MIG: 20:30:59 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:09 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:09 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:09 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:10 : Running vlog_synth_rpr.xit
MIG: 20:31:10 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:31:10 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:10 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:10 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:10 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:10 : vivado_mode: xpg_bd
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 1
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 :  locked false  
MIG: 20:31:10 : HDL Language: Verilog
MIG: 20:31:10 : compInfo: false
MIG: 20:31:10 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:10 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:10 : I am in catch area
MIG: 20:31:10 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:21 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:21 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:21 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:21 : Running simulation.xit
MIG: 20:31:21 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:31:21 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:21 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:21 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:21 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:21 : vivado_mode: xpg_bd
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:21 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 1
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 : isPortInterface: 0
MIG: 20:31:22 :  locked false  
MIG: 20:31:22 : HDL Language: Verilog
MIG: 20:31:22 : compInfo: false
MIG: 20:31:22 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:22 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:22 : I am in catch area
MIG: 20:31:22 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:32 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:32 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:32 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:31:33 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:31:33 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:33 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:33 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:33 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:33 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:33 : vivado_mode: xpg_bd
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:33 : isPortInterface: 1
MIG: 20:31:33 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 :  locked false  
MIG: 20:31:34 : HDL Language: Verilog
MIG: 20:31:34 : compInfo: false
MIG: 20:31:34 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:34 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:34 : I am in catch area
MIG: 20:31:34 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:44 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:44 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:44 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:44 : Running implementation.xit
MIG: 20:31:44 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:31:44 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:44 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:44 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:44 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:44 : vivado_mode: xpg_bd
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:44 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 1
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 : isPortInterface: 0
MIG: 20:31:45 :  locked false  
MIG: 20:31:45 : HDL Language: Verilog
MIG: 20:31:45 : compInfo: false
MIG: 20:31:45 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:45 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:45 : I am in catch area
MIG: 20:31:45 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:56 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:56 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:56 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:00 : Running synthesis.xit
MIG: 20:38:00 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:00 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:00 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:00 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:00 : vivado_mode: xpg_bd
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 1
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 : isPortInterface: 0
MIG: 20:38:00 :  locked false  
MIG: 20:38:00 : HDL Language: Verilog
MIG: 20:38:00 : compInfo: false
MIG: 20:38:00 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:00 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:00 : I am in catch area
MIG: 20:38:00 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:11 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:11 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:11 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:12 : Running vlog_synth_rpr.xit
MIG: 20:38:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:38:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:38:12 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:12 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:12 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:12 : vivado_mode: xpg_bd
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 1
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 : isPortInterface: 0
MIG: 20:38:12 :  locked false  
MIG: 20:38:12 : HDL Language: Verilog
MIG: 20:38:12 : compInfo: false
MIG: 20:38:12 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:12 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:12 : I am in catch area
MIG: 20:38:12 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:23 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:23 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:23 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:23 : Running simulation.xit
MIG: 20:38:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:38:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:38:23 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:23 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:23 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:23 : vivado_mode: xpg_bd
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:23 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 1
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 : isPortInterface: 0
MIG: 20:38:24 :  locked false  
MIG: 20:38:24 : HDL Language: Verilog
MIG: 20:38:24 : compInfo: false
MIG: 20:38:24 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:24 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:24 : I am in catch area
MIG: 20:38:24 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:34 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:34 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:34 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:38:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:38:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:38:35 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:35 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:35 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:35 : vivado_mode: xpg_bd
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 1
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 : isPortInterface: 0
MIG: 20:38:35 :  locked false  
MIG: 20:38:35 : HDL Language: Verilog
MIG: 20:38:35 : compInfo: false
MIG: 20:38:35 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:35 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:35 : I am in catch area
MIG: 20:38:35 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:46 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:46 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:46 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:46 : Running implementation.xit
MIG: 20:38:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:38:46 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:38:46 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:46 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:46 : outputDirectory: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:46 : vivado_mode: xpg_bd
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:46 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 1
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 : isPortInterface: 0
MIG: 20:38:47 :  locked false  
MIG: 20:38:47 : HDL Language: Verilog
MIG: 20:38:47 : compInfo: false
MIG: 20:38:47 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:47 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:47 : I am in catch area
MIG: 20:38:47 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:57 : XML_INPUT_FILE: f:/image_filter_test_bench/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:57 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:57 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:41:03 : xml_input_file: board.prj
MIG: 22:41:03 : Absolute path of xml_input_file: f:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:41:03 : xml_input_file: board.prj
MIG: 22:41:03 : Absolute path of xml_input_file: f:/image_filter_no_cam/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:08:23 : xml_input_file: board.prj
MIG: 16:08:24 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:08:24 : xml_input_file: board.prj
MIG: 16:08:24 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:44:38 : Running synthesis.xit
MIG: 16:44:39 : ################# RUNNING MIG BATCH ###################
MIG: 16:44:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:44:39 : synp_flow:  -- synthesis_mode: Other
MIG: 16:44:39 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:44:39 : vivado_mode: xpg_bd
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 1
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 : isPortInterface: 0
MIG: 16:44:39 :  locked false  
MIG: 16:44:39 : HDL Language: Verilog
MIG: 16:44:39 : compInfo: false
MIG: 16:44:39 : Vivado Options xc7a100t csg324 -1
MIG: 16:44:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:44:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:44:39 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:44:39 : I am in catch area
MIG: 16:44:39 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:22 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:45:22 : Component_Name: design_1_mig_7series_0_0
MIG: 16:45:22 : Moving design_1_mig_7series_0_0 ...
MIG: 16:45:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:45:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:24 : Running vlog_synth_rpr.xit
MIG: 16:45:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:45:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:45:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:45:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:45:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:45:24 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:45:24 : vivado_mode: xpg_bd
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 1
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 : isPortInterface: 0
MIG: 16:45:24 :  locked false  
MIG: 16:45:24 : HDL Language: Verilog
MIG: 16:45:24 : compInfo: false
MIG: 16:45:24 : Vivado Options xc7a100t csg324 -1
MIG: 16:45:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:45:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:45:24 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:45:24 : I am in catch area
MIG: 16:45:24 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:36 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:45:36 : Component_Name: design_1_mig_7series_0_0
MIG: 16:45:36 : Moving design_1_mig_7series_0_0 ...
MIG: 16:45:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:45:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:37 : Running simulation.xit
MIG: 16:45:37 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:45:37 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:45:37 : ################# RUNNING MIG BATCH ###################
MIG: 16:45:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:45:37 : synp_flow:  -- synthesis_mode: Other
MIG: 16:45:37 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:45:37 : vivado_mode: xpg_bd
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 1
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 : isPortInterface: 0
MIG: 16:45:37 :  locked false  
MIG: 16:45:37 : HDL Language: Verilog
MIG: 16:45:37 : compInfo: false
MIG: 16:45:37 : Vivado Options xc7a100t csg324 -1
MIG: 16:45:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:45:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:45:37 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:45:37 : I am in catch area
MIG: 16:45:37 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:45:49 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:45:49 : Component_Name: design_1_mig_7series_0_0
MIG: 16:45:49 : Moving design_1_mig_7series_0_0 ...
MIG: 16:45:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:45:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:45:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:45:51 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:45:51 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:45:51 : ################# RUNNING MIG BATCH ###################
MIG: 16:45:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:45:51 : synp_flow:  -- synthesis_mode: Other
MIG: 16:45:51 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:45:51 : vivado_mode: xpg_bd
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 1
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 : isPortInterface: 0
MIG: 16:45:51 :  locked false  
MIG: 16:45:51 : HDL Language: Verilog
MIG: 16:45:51 : compInfo: false
MIG: 16:45:51 : Vivado Options xc7a100t csg324 -1
MIG: 16:45:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:45:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:45:51 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:45:51 : I am in catch area
MIG: 16:45:51 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:46:02 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:02 : Component_Name: design_1_mig_7series_0_0
MIG: 16:46:02 : Moving design_1_mig_7series_0_0 ...
MIG: 16:46:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:46:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:46:02 : Running implementation.xit
MIG: 16:46:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:46:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:46:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:46:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:46:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:46:02 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:46:02 : vivado_mode: xpg_bd
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:02 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 1
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 : isPortInterface: 0
MIG: 16:46:03 :  locked false  
MIG: 16:46:03 : HDL Language: Verilog
MIG: 16:46:03 : compInfo: false
MIG: 16:46:03 : Vivado Options xc7a100t csg324 -1
MIG: 16:46:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:46:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:46:03 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 16:46:03 : I am in catch area
MIG: 16:46:03 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:46:14 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:46:14 : Component_Name: design_1_mig_7series_0_0
MIG: 16:46:14 : Moving design_1_mig_7series_0_0 ...
MIG: 16:46:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:46:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:47 : xml_input_file: board.prj
MIG: 14:02:47 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:47 : xml_input_file: board.prj
MIG: 14:02:47 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:00:59 : Running synthesis.xit
MIG: 15:00:59 : ################# RUNNING MIG BATCH ###################
MIG: 15:00:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:00:59 : synp_flow:  -- synthesis_mode: Other
MIG: 15:00:59 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:00:59 : vivado_mode: xpg_bd
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:00:59 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 1
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 : isPortInterface: 0
MIG: 15:01:00 :  locked false  
MIG: 15:01:00 : HDL Language: Verilog
MIG: 15:01:00 : compInfo: false
MIG: 15:01:00 : Vivado Options xc7a100t csg324 -1
MIG: 15:01:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:01:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:01:00 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:01:00 : I am in catch area
MIG: 15:01:00 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:25 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:01:25 : Component_Name: design_1_mig_7series_0_0
MIG: 15:01:25 : Moving design_1_mig_7series_0_0 ...
MIG: 15:01:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:01:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:26 : Running vlog_synth_rpr.xit
MIG: 15:01:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:01:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:01:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:01:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:26 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:01:26 : vivado_mode: xpg_bd
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 1
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 : isPortInterface: 0
MIG: 15:01:26 :  locked false  
MIG: 15:01:26 : HDL Language: Verilog
MIG: 15:01:26 : compInfo: false
MIG: 15:01:26 : Vivado Options xc7a100t csg324 -1
MIG: 15:01:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:01:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:01:26 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:01:26 : I am in catch area
MIG: 15:01:26 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:39 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:01:39 : Component_Name: design_1_mig_7series_0_0
MIG: 15:01:39 : Moving design_1_mig_7series_0_0 ...
MIG: 15:01:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:01:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:40 : Running simulation.xit
MIG: 15:01:40 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:01:40 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:40 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:01:40 : vivado_mode: xpg_bd
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 1
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 : isPortInterface: 0
MIG: 15:01:40 :  locked false  
MIG: 15:01:40 : HDL Language: Verilog
MIG: 15:01:40 : compInfo: false
MIG: 15:01:40 : Vivado Options xc7a100t csg324 -1
MIG: 15:01:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:01:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:01:40 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:01:40 : I am in catch area
MIG: 15:01:40 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:52 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:01:52 : Component_Name: design_1_mig_7series_0_0
MIG: 15:01:52 : Moving design_1_mig_7series_0_0 ...
MIG: 15:01:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:01:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:01:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:01:53 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:01:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:01:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:53 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:01:53 : vivado_mode: xpg_bd
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 1
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:53 : isPortInterface: 0
MIG: 15:01:54 : isPortInterface: 0
MIG: 15:01:54 : isPortInterface: 0
MIG: 15:01:54 :  locked false  
MIG: 15:01:54 : HDL Language: Verilog
MIG: 15:01:54 : compInfo: false
MIG: 15:01:54 : Vivado Options xc7a100t csg324 -1
MIG: 15:01:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:01:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:01:54 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:01:54 : I am in catch area
MIG: 15:01:54 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:04 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:02:04 : Component_Name: design_1_mig_7series_0_0
MIG: 15:02:04 : Moving design_1_mig_7series_0_0 ...
MIG: 15:02:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:02:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:04 : Running implementation.xit
MIG: 15:02:04 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:02:04 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:02:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:02:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:02:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:04 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:02:04 : vivado_mode: xpg_bd
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 1
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 : isPortInterface: 0
MIG: 15:02:05 :  locked false  
MIG: 15:02:05 : HDL Language: Verilog
MIG: 15:02:05 : compInfo: false
MIG: 15:02:05 : Vivado Options xc7a100t csg324 -1
MIG: 15:02:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:02:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:02:05 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:02:05 : I am in catch area
MIG: 15:02:05 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:15 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:02:15 : Component_Name: design_1_mig_7series_0_0
MIG: 15:02:15 : Moving design_1_mig_7series_0_0 ...
MIG: 15:02:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:02:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:21:04 : Running synthesis.xit
MIG: 15:21:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:21:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:21:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:21:05 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:21:05 : vivado_mode: xpg_bd
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 1
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 : isPortInterface: 0
MIG: 15:21:05 :  locked false  
MIG: 15:21:05 : HDL Language: Verilog
MIG: 15:21:05 : compInfo: false
MIG: 15:21:05 : Vivado Options xc7a100t csg324 -1
MIG: 15:21:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:21:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:21:05 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:21:05 : I am in catch area
MIG: 15:21:05 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:21:17 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:21:17 : Component_Name: design_1_mig_7series_0_0
MIG: 15:21:17 : Moving design_1_mig_7series_0_0 ...
MIG: 15:21:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:21:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:21:17 : Running vlog_synth_rpr.xit
MIG: 15:21:17 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:21:17 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:21:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:21:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:21:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:21:17 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:21:17 : vivado_mode: xpg_bd
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:17 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 1
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 : isPortInterface: 0
MIG: 15:21:18 :  locked false  
MIG: 15:21:18 : HDL Language: Verilog
MIG: 15:21:18 : compInfo: false
MIG: 15:21:18 : Vivado Options xc7a100t csg324 -1
MIG: 15:21:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:21:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:21:18 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:21:18 : I am in catch area
MIG: 15:21:18 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:21:28 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:21:28 : Component_Name: design_1_mig_7series_0_0
MIG: 15:21:28 : Moving design_1_mig_7series_0_0 ...
MIG: 15:21:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:21:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:21:28 : Running simulation.xit
MIG: 15:21:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:21:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:21:28 : ################# RUNNING MIG BATCH ###################
MIG: 15:21:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:21:28 : synp_flow:  -- synthesis_mode: Other
MIG: 15:21:28 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:21:28 : vivado_mode: xpg_bd
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:28 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 1
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 : isPortInterface: 0
MIG: 15:21:29 :  locked false  
MIG: 15:21:29 : HDL Language: Verilog
MIG: 15:21:29 : compInfo: false
MIG: 15:21:29 : Vivado Options xc7a100t csg324 -1
MIG: 15:21:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:21:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:21:29 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:21:29 : I am in catch area
MIG: 15:21:29 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:21:39 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:21:39 : Component_Name: design_1_mig_7series_0_0
MIG: 15:21:39 : Moving design_1_mig_7series_0_0 ...
MIG: 15:21:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:21:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:21:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:21:40 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:21:40 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:21:40 : ################# RUNNING MIG BATCH ###################
MIG: 15:21:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:21:40 : synp_flow:  -- synthesis_mode: Other
MIG: 15:21:40 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:21:40 : vivado_mode: xpg_bd
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 1
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 : isPortInterface: 0
MIG: 15:21:40 :  locked false  
MIG: 15:21:40 : HDL Language: Verilog
MIG: 15:21:40 : compInfo: false
MIG: 15:21:40 : Vivado Options xc7a100t csg324 -1
MIG: 15:21:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:21:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:21:40 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:21:40 : I am in catch area
MIG: 15:21:40 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:21:51 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:21:51 : Component_Name: design_1_mig_7series_0_0
MIG: 15:21:51 : Moving design_1_mig_7series_0_0 ...
MIG: 15:21:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:21:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:21:51 : Running implementation.xit
MIG: 15:21:51 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:21:51 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:21:51 : ################# RUNNING MIG BATCH ###################
MIG: 15:21:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:21:51 : synp_flow:  -- synthesis_mode: Other
MIG: 15:21:51 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:21:51 : vivado_mode: xpg_bd
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:51 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 1
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 : isPortInterface: 0
MIG: 15:21:52 :  locked false  
MIG: 15:21:52 : HDL Language: Verilog
MIG: 15:21:52 : compInfo: false
MIG: 15:21:52 : Vivado Options xc7a100t csg324 -1
MIG: 15:21:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:21:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:21:52 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:21:52 : I am in catch area
MIG: 15:21:52 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:22:02 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:22:02 : Component_Name: design_1_mig_7series_0_0
MIG: 15:22:02 : Moving design_1_mig_7series_0_0 ...
MIG: 15:22:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:22:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:10:16 : xml_input_file: board.prj
MIG: 22:10:16 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:10:16 : xml_input_file: board.prj
MIG: 22:10:16 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:28:44 : xml_input_file: board.prj
MIG: 20:28:44 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:28:44 : xml_input_file: board.prj
MIG: 20:28:44 : Absolute path of xml_input_file: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:33:48 : Running synthesis.xit
MIG: 20:33:48 : ################# RUNNING MIG BATCH ###################
MIG: 20:33:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:33:48 : synp_flow:  -- synthesis_mode: Other
MIG: 20:33:48 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:33:48 : vivado_mode: xpg_bd
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:48 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 1
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 : isPortInterface: 0
MIG: 20:33:49 :  locked false  
MIG: 20:33:49 : HDL Language: Verilog
MIG: 20:33:49 : compInfo: false
MIG: 20:33:49 : Vivado Options xc7a100t csg324 -1
MIG: 20:33:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:33:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:33:49 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:33:49 : I am in catch area
MIG: 20:33:49 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:12 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:34:12 : Component_Name: design_1_mig_7series_0_0
MIG: 20:34:12 : Moving design_1_mig_7series_0_0 ...
MIG: 20:34:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:34:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:13 : Running vlog_synth_rpr.xit
MIG: 20:34:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:34:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:34:13 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:34:13 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:13 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:34:13 : vivado_mode: xpg_bd
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 1
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 : isPortInterface: 0
MIG: 20:34:13 :  locked false  
MIG: 20:34:13 : HDL Language: Verilog
MIG: 20:34:13 : compInfo: false
MIG: 20:34:13 : Vivado Options xc7a100t csg324 -1
MIG: 20:34:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:34:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:13 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:34:13 : I am in catch area
MIG: 20:34:13 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:24 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:34:24 : Component_Name: design_1_mig_7series_0_0
MIG: 20:34:24 : Moving design_1_mig_7series_0_0 ...
MIG: 20:34:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:34:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:24 : Running simulation.xit
MIG: 20:34:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:34:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:34:24 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:34:24 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:24 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:34:24 : vivado_mode: xpg_bd
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 1
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 : isPortInterface: 0
MIG: 20:34:24 :  locked false  
MIG: 20:34:24 : HDL Language: Verilog
MIG: 20:34:24 : compInfo: false
MIG: 20:34:24 : Vivado Options xc7a100t csg324 -1
MIG: 20:34:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:34:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:24 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:34:24 : I am in catch area
MIG: 20:34:24 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:35 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:34:35 : Component_Name: design_1_mig_7series_0_0
MIG: 20:34:35 : Moving design_1_mig_7series_0_0 ...
MIG: 20:34:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:34:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:34:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:34:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:34:35 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:34:35 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:35 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:34:35 : vivado_mode: xpg_bd
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:35 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 1
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 : isPortInterface: 0
MIG: 20:34:36 :  locked false  
MIG: 20:34:36 : HDL Language: Verilog
MIG: 20:34:36 : compInfo: false
MIG: 20:34:36 : Vivado Options xc7a100t csg324 -1
MIG: 20:34:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:34:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:36 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:34:36 : I am in catch area
MIG: 20:34:36 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:46 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:34:46 : Component_Name: design_1_mig_7series_0_0
MIG: 20:34:46 : Moving design_1_mig_7series_0_0 ...
MIG: 20:34:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:34:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:34:46 : Running implementation.xit
MIG: 20:34:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:34:46 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:34:46 : ################# RUNNING MIG BATCH ###################
MIG: 20:34:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:34:46 : synp_flow:  -- synthesis_mode: Other
MIG: 20:34:46 : outputDirectory: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:34:46 : vivado_mode: xpg_bd
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:46 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 1
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 : isPortInterface: 0
MIG: 20:34:47 :  locked false  
MIG: 20:34:47 : HDL Language: Verilog
MIG: 20:34:47 : compInfo: false
MIG: 20:34:47 : Vivado Options xc7a100t csg324 -1
MIG: 20:34:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:34:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:34:47 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 20:34:47 : I am in catch area
MIG: 20:34:47 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:34:57 : XML_INPUT_FILE: f:/image_filter_no_cam_debug/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:34:57 : Component_Name: design_1_mig_7series_0_0
MIG: 20:34:57 : Moving design_1_mig_7series_0_0 ...
MIG: 20:34:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:34:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 03:13:41 : xml_input_file: board.prj
MIG: 03:13:41 : Absolute path of xml_input_file: f:/image_filter_current/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:13:41 : xml_input_file: board.prj
MIG: 03:13:41 : Absolute path of xml_input_file: f:/image_filter_current/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:59:48 : xml_input_file: board.prj
MIG: 13:59:48 : Absolute path of xml_input_file: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:59:48 : xml_input_file: board.prj
MIG: 13:59:48 : Absolute path of xml_input_file: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:01:59 : Running synthesis.xit
MIG: 14:01:59 : ################# RUNNING MIG BATCH ###################
MIG: 14:01:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:01:59 : synp_flow:  -- synthesis_mode: Other
MIG: 14:01:59 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:01:59 : vivado_mode: xpg_bd
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:01:59 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 1
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 : isPortInterface: 0
MIG: 14:02:00 :  locked false  
MIG: 14:02:00 : HDL Language: Verilog
MIG: 14:02:00 : compInfo: false
MIG: 14:02:00 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:00 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:00 : I am in catch area
MIG: 14:02:00 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:26 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:26 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:26 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:26 : Running vlog_synth_rpr.xit
MIG: 14:02:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:02:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:02:26 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:26 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:26 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:26 : vivado_mode: xpg_bd
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:26 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 1
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 :  locked false  
MIG: 14:02:27 : HDL Language: Verilog
MIG: 14:02:27 : compInfo: false
MIG: 14:02:27 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:27 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:27 : I am in catch area
MIG: 14:02:27 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:37 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:37 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:37 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:38 : Running simulation.xit
MIG: 14:02:38 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:38 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:38 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:38 : vivado_mode: xpg_bd
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 1
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 : isPortInterface: 0
MIG: 14:02:38 :  locked false  
MIG: 14:02:38 : HDL Language: Verilog
MIG: 14:02:38 : compInfo: false
MIG: 14:02:38 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:38 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:38 : I am in catch area
MIG: 14:02:38 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:49 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:49 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:49 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:02:49 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:02:49 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:02:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:49 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:49 : vivado_mode: xpg_bd
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 1
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 : isPortInterface: 0
MIG: 14:02:49 :  locked false  
MIG: 14:02:49 : HDL Language: Verilog
MIG: 14:02:49 : compInfo: false
MIG: 14:02:49 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:49 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:49 : I am in catch area
MIG: 14:02:49 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:03:00 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:03:00 : Component_Name: design_1_mig_7series_0_0
MIG: 14:03:00 : Moving design_1_mig_7series_0_0 ...
MIG: 14:03:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:03:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:03:00 : Running implementation.xit
MIG: 14:03:00 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:03:00 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:03:00 : ################# RUNNING MIG BATCH ###################
MIG: 14:03:00 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:03:00 : synp_flow:  -- synthesis_mode: Other
MIG: 14:03:00 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:03:00 : vivado_mode: xpg_bd
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:00 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 1
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 : isPortInterface: 0
MIG: 14:03:01 :  locked false  
MIG: 14:03:01 : HDL Language: Verilog
MIG: 14:03:01 : compInfo: false
MIG: 14:03:01 : Vivado Options xc7a100t csg324 -1
MIG: 14:03:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:03:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:03:01 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 14:03:01 : I am in catch area
MIG: 14:03:01 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:03:11 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:03:11 : Component_Name: design_1_mig_7series_0_0
MIG: 14:03:11 : Moving design_1_mig_7series_0_0 ...
MIG: 14:03:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:03:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:59:49 : Running synthesis.xit
MIG: 14:59:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:59:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:59:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:59:49 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:59:49 : vivado_mode: xpg_bd
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 1
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 : isPortInterface: 0
MIG: 14:59:49 :  locked false  
MIG: 14:59:49 : HDL Language: Verilog
MIG: 14:59:49 : compInfo: false
MIG: 14:59:49 : Vivado Options xc7a100t csg324 -1
MIG: 14:59:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:59:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:59:49 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 14:59:49 : I am in catch area
MIG: 14:59:49 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:00:00 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:00:00 : Component_Name: design_1_mig_7series_0_0
MIG: 15:00:00 : Moving design_1_mig_7series_0_0 ...
MIG: 15:00:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:00:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:00:01 : Running vlog_synth_rpr.xit
MIG: 15:00:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:00:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:00:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:00:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:00:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:00:01 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:00:01 : vivado_mode: xpg_bd
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 1
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 : isPortInterface: 0
MIG: 15:00:01 :  locked false  
MIG: 15:00:01 : HDL Language: Verilog
MIG: 15:00:01 : compInfo: false
MIG: 15:00:01 : Vivado Options xc7a100t csg324 -1
MIG: 15:00:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:00:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:00:01 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:00:01 : I am in catch area
MIG: 15:00:01 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:00:12 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:00:12 : Component_Name: design_1_mig_7series_0_0
MIG: 15:00:12 : Moving design_1_mig_7series_0_0 ...
MIG: 15:00:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:00:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:00:12 : Running simulation.xit
MIG: 15:00:12 : ################# RUNNING MIG BATCH ###################
MIG: 15:00:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:00:12 : synp_flow:  -- synthesis_mode: Other
MIG: 15:00:12 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:00:12 : vivado_mode: xpg_bd
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 1
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 : isPortInterface: 0
MIG: 15:00:12 :  locked false  
MIG: 15:00:12 : HDL Language: Verilog
MIG: 15:00:12 : compInfo: false
MIG: 15:00:12 : Vivado Options xc7a100t csg324 -1
MIG: 15:00:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:00:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:00:12 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:00:12 : I am in catch area
MIG: 15:00:12 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:00:23 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:00:23 : Component_Name: design_1_mig_7series_0_0
MIG: 15:00:23 : Moving design_1_mig_7series_0_0 ...
MIG: 15:00:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:00:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:00:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:00:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:00:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:00:23 : ################# RUNNING MIG BATCH ###################
MIG: 15:00:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:00:23 : synp_flow:  -- synthesis_mode: Other
MIG: 15:00:23 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:00:23 : vivado_mode: xpg_bd
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 1
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:23 : isPortInterface: 0
MIG: 15:00:24 : isPortInterface: 0
MIG: 15:00:24 : isPortInterface: 0
MIG: 15:00:24 : isPortInterface: 0
MIG: 15:00:24 :  locked false  
MIG: 15:00:24 : HDL Language: Verilog
MIG: 15:00:24 : compInfo: false
MIG: 15:00:24 : Vivado Options xc7a100t csg324 -1
MIG: 15:00:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:00:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:00:24 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:00:24 : I am in catch area
MIG: 15:00:24 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:00:34 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:00:34 : Component_Name: design_1_mig_7series_0_0
MIG: 15:00:34 : Moving design_1_mig_7series_0_0 ...
MIG: 15:00:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:00:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:00:34 : Running implementation.xit
MIG: 15:00:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:00:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:00:34 : ################# RUNNING MIG BATCH ###################
MIG: 15:00:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:00:34 : synp_flow:  -- synthesis_mode: Other
MIG: 15:00:34 : outputDirectory: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:00:34 : vivado_mode: xpg_bd
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:34 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 1
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 : isPortInterface: 0
MIG: 15:00:35 :  locked false  
MIG: 15:00:35 : HDL Language: Verilog
MIG: 15:00:35 : compInfo: false
MIG: 15:00:35 : Vivado Options xc7a100t csg324 -1
MIG: 15:00:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:00:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:00:35 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 15:00:35 : I am in catch area
MIG: 15:00:35 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:00:45 : XML_INPUT_FILE: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:00:45 : Component_Name: design_1_mig_7series_0_0
MIG: 15:00:45 : Moving design_1_mig_7series_0_0 ...
MIG: 15:00:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:00:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:25 : xml_input_file: board.prj
MIG: 18:08:26 : Absolute path of xml_input_file: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:08:26 : xml_input_file: board.prj
MIG: 18:08:26 : Absolute path of xml_input_file: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:59:59 : xml_input_file: board.prj
MIG: 21:59:59 : Absolute path of xml_input_file: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:59:59 : In updateAllModelParams
MIG: 21:59:59 : XGUI hdlLanguage: Verilog
MIG: 21:59:59 : xgui vivado_mode: xpg_bd
MIG: 21:59:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:59:59 : Reading F:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:00:00 : 
MIG: 22:00:00 : Inside fn mem: DDR2
MIG: 22:00:00 : QDRII+ Inside fn ui: 81000000
MIG: 22:00:00 : cntrl:  memtype: DDR2
MIG: 22:00:00 : 
MIG: 22:00:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:00:00 : 
MIG: 22:00:00 : 
MIG: 22:00:00 : 
MIG: 22:00:00 : 
MIG: 22:00:00 :  polarity_value: 1
MIG: 22:00:01 : 
MIG: 22:00:01 : 
MIG: 22:00:01 : cntrl:  memtype: DDR2
MIG: 22:00:01 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:00:01 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:00:01 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:00:01 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:00:01 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: ECC ==> OFF
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:00:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:00:01 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:00:01 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:00:01 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:00:01 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:00:01 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:00:01 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:00:01 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:00:01 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:00:01 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:00:01 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:00:01 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:00:01 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:00:01 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:00:01 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:00:01 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:00:01 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:00:01 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:00:01 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:00:01 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:00:01 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:00:01 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:00:01 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:00:01 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:00:01 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:00:01 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:00:01 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:00:01 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:00:01 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:00:01 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:00:01 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:00:01 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:00:01 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:00:01 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:00:01 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:00:01 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:00:01 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:00:01 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:00:01 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:00:01 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:00:01 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:00:01 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:00:01 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:00:01 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:00:01 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:00:01 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:00:01 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:00:01 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:00:01 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:00:01 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:00:01 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:00:01 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:00:01 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:00:01 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:00:01 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:00:01 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:00:01 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:00:01 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:00:01 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:00:01 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:00:01 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:00:01 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:00:01 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:00:01 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:00:01 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:00:01 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:00:01 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:00:01 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:00:01 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:00:01 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:00:01 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:00:01 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:00:01 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:00:01 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:00:01 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:00:01 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:00:01 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:00:01 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:00:01 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:00:01 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:00:01 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:00:01 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:00:01 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:00:01 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:00:01 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:00:01 : 3
MIG: 22:00:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:00:01 : 
MIG: 22:00:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:00:01 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:00:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:00:02 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:00:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:00:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:00:02 : 
MIG: 22:00:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:00:02 : 
MIG: 22:00:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:00:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:00:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:00:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:00:02 : 
MIG: 22:00:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:00:02 : 
MIG: 22:00:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:00:02 : 
MIG: 22:00:02 : 
MIG: 22:00:02 : 
MIG: 22:00:02 : Same Interface
MIG: 22:00:02 : xml_input_file: board.prj
MIG: 22:00:02 : Absolute path of xml_input_file: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:00:26 : Running synthesis.xit
MIG: 22:00:26 : ################# RUNNING MIG BATCH ###################
MIG: 22:00:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:00:26 : synp_flow:  -- synthesis_mode: Other
MIG: 22:00:26 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:00:26 : vivado_mode: xpg_bd
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 1
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 : isPortInterface: 0
MIG: 22:00:26 :  locked false  
MIG: 22:00:26 : HDL Language: Verilog
MIG: 22:00:26 : compInfo: false
MIG: 22:00:26 : Vivado Options xc7a100t csg324 -1
MIG: 22:00:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:00:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:00:26 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:00:26 : I am in catch area
MIG: 22:00:26 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:00:51 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:00:51 : Component_Name: design_1_mig_7series_0_0
MIG: 22:00:51 : Moving design_1_mig_7series_0_0 ...
MIG: 22:00:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:00:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:00:51 : Running vlog_synth_rpr.xit
MIG: 22:00:51 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:00:51 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:00:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:00:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:00:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:00:51 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:00:51 : vivado_mode: xpg_bd
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:51 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 1
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 : isPortInterface: 0
MIG: 22:00:52 :  locked false  
MIG: 22:00:52 : HDL Language: Verilog
MIG: 22:00:52 : compInfo: false
MIG: 22:00:52 : Vivado Options xc7a100t csg324 -1
MIG: 22:00:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:00:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:00:52 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:00:52 : I am in catch area
MIG: 22:00:52 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:01:02 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:01:02 : Component_Name: design_1_mig_7series_0_0
MIG: 22:01:02 : Moving design_1_mig_7series_0_0 ...
MIG: 22:01:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:01:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:01:03 : Running simulation.xit
MIG: 22:01:03 : ################# RUNNING MIG BATCH ###################
MIG: 22:01:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:01:03 : synp_flow:  -- synthesis_mode: Other
MIG: 22:01:03 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:01:03 : vivado_mode: xpg_bd
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 1
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 : isPortInterface: 0
MIG: 22:01:03 :  locked false  
MIG: 22:01:03 : HDL Language: Verilog
MIG: 22:01:03 : compInfo: false
MIG: 22:01:03 : Vivado Options xc7a100t csg324 -1
MIG: 22:01:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:01:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:01:03 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:01:03 : I am in catch area
MIG: 22:01:03 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:01:14 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:01:14 : Component_Name: design_1_mig_7series_0_0
MIG: 22:01:14 : Moving design_1_mig_7series_0_0 ...
MIG: 22:01:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:01:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:02:38 : Running synthesis.xit
MIG: 22:02:38 : ################# RUNNING MIG BATCH ###################
MIG: 22:02:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:02:38 : synp_flow:  -- synthesis_mode: Other
MIG: 22:02:38 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:02:38 : vivado_mode: xpg_bd
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:38 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 1
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 : isPortInterface: 0
MIG: 22:02:39 :  locked false  
MIG: 22:02:39 : HDL Language: Verilog
MIG: 22:02:39 : compInfo: false
MIG: 22:02:39 : Vivado Options xc7a100t csg324 -1
MIG: 22:02:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:02:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:02:39 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:02:39 : I am in catch area
MIG: 22:02:39 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:02:50 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:02:50 : Component_Name: design_1_mig_7series_0_0
MIG: 22:02:50 : Moving design_1_mig_7series_0_0 ...
MIG: 22:02:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:02:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:02:50 : Running vlog_synth_rpr.xit
MIG: 22:02:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:02:50 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:02:50 : ################# RUNNING MIG BATCH ###################
MIG: 22:02:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:02:50 : synp_flow:  -- synthesis_mode: Other
MIG: 22:02:50 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:02:50 : vivado_mode: xpg_bd
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 1
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 : isPortInterface: 0
MIG: 22:02:50 :  locked false  
MIG: 22:02:50 : HDL Language: Verilog
MIG: 22:02:50 : compInfo: false
MIG: 22:02:50 : Vivado Options xc7a100t csg324 -1
MIG: 22:02:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:02:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:02:51 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:02:51 : I am in catch area
MIG: 22:02:51 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:01 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:03:01 : Component_Name: design_1_mig_7series_0_0
MIG: 22:03:01 : Moving design_1_mig_7series_0_0 ...
MIG: 22:03:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:03:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:01 : Running simulation.xit
MIG: 22:03:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:03:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:03:01 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:03:01 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:01 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:03:01 : vivado_mode: xpg_bd
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:01 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 1
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 : isPortInterface: 0
MIG: 22:03:02 :  locked false  
MIG: 22:03:02 : HDL Language: Verilog
MIG: 22:03:02 : compInfo: false
MIG: 22:03:02 : Vivado Options xc7a100t csg324 -1
MIG: 22:03:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:03:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:02 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:03:02 : I am in catch area
MIG: 22:03:02 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:12 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:03:12 : Component_Name: design_1_mig_7series_0_0
MIG: 22:03:12 : Moving design_1_mig_7series_0_0 ...
MIG: 22:03:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:03:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:03:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:03:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:03:13 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:03:13 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:13 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:03:13 : vivado_mode: xpg_bd
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 1
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 : isPortInterface: 0
MIG: 22:03:13 :  locked false  
MIG: 22:03:13 : HDL Language: Verilog
MIG: 22:03:13 : compInfo: false
MIG: 22:03:13 : Vivado Options xc7a100t csg324 -1
MIG: 22:03:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:03:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:13 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:03:13 : I am in catch area
MIG: 22:03:13 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:24 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:03:24 : Component_Name: design_1_mig_7series_0_0
MIG: 22:03:24 : Moving design_1_mig_7series_0_0 ...
MIG: 22:03:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:03:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:24 : Running implementation.xit
MIG: 22:03:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:03:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:03:24 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: f:/ECE532/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:03:24 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:24 : outputDirectory: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:03:24 : vivado_mode: xpg_bd
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 1
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 : isPortInterface: 0
MIG: 22:03:24 :  locked false  
MIG: 22:03:24 : HDL Language: Verilog
MIG: 22:03:24 : compInfo: false
MIG: 22:03:24 : Vivado Options xc7a100t csg324 -1
MIG: 22:03:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:03:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:24 : xilinx_path: F:/ECE532/Vivado/2016.2/ids_lite/ISE
MIG: 22:03:24 : I am in catch area
MIG: 22:03:24 : Running F:/ECE532/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:35 : XML_INPUT_FILE: f:/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:03:35 : Component_Name: design_1_mig_7series_0_0
MIG: 22:03:35 : Moving design_1_mig_7series_0_0 ...
MIG: 22:03:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:03:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:09:56 : xml_input_file: board.prj
MIG: 01:09:56 : Absolute path of xml_input_file: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:09:56 : xml_input_file: board.prj
MIG: 01:09:56 : Absolute path of xml_input_file: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:10:23 : Running synthesis.xit
MIG: 01:10:24 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:10:24 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:24 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:10:24 : vivado_mode: xpg_bd
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:24 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 1
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 : isPortInterface: 0
MIG: 01:10:25 :  locked false  
MIG: 01:10:25 : HDL Language: Verilog
MIG: 01:10:25 : compInfo: false
MIG: 01:10:25 : Vivado Options xc7a100t csg324 -1
MIG: 01:10:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:10:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:10:25 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:10:25 : I am in catch area
MIG: 01:10:25 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:10:34 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:10:34 : Component_Name: design_1_mig_7series_0_0
MIG: 01:10:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:10:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:10:34 : Moving design_1_mig_7series_0_0 ...
MIG: 01:10:35 : Running vlog_synth_rpr.xit
MIG: 01:10:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:10:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:10:35 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:10:35 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:35 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:10:35 : vivado_mode: xpg_bd
MIG: 01:10:35 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 1
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 : isPortInterface: 0
MIG: 01:10:36 :  locked false  
MIG: 01:10:36 : HDL Language: Verilog
MIG: 01:10:36 : compInfo: false
MIG: 01:10:36 : Vivado Options xc7a100t csg324 -1
MIG: 01:10:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:10:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:10:36 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:10:36 : I am in catch area
MIG: 01:10:36 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:10:46 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:10:46 : Component_Name: design_1_mig_7series_0_0
MIG: 01:10:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:10:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:10:46 : Moving design_1_mig_7series_0_0 ...
MIG: 01:10:47 : Running simulation.xit
MIG: 01:10:47 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:10:47 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:47 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:10:47 : vivado_mode: xpg_bd
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:47 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 1
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 : isPortInterface: 0
MIG: 01:10:48 :  locked false  
MIG: 01:10:48 : HDL Language: Verilog
MIG: 01:10:48 : compInfo: false
MIG: 01:10:48 : Vivado Options xc7a100t csg324 -1
MIG: 01:10:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:10:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:10:48 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:10:48 : I am in catch area
MIG: 01:10:48 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:10:58 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:10:58 : Component_Name: design_1_mig_7series_0_0
MIG: 01:10:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:10:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:10:58 : Moving design_1_mig_7series_0_0 ...
MIG: 01:10:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:10:59 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:10:59 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:10:59 : ################# RUNNING MIG BATCH ###################
MIG: 01:10:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:10:59 : synp_flow:  -- synthesis_mode: Other
MIG: 01:10:59 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:10:59 : vivado_mode: xpg_bd
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:10:59 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 1
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 : isPortInterface: 0
MIG: 01:11:00 :  locked false  
MIG: 01:11:00 : HDL Language: Verilog
MIG: 01:11:00 : compInfo: false
MIG: 01:11:00 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:11:01 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:11:01 : I am in catch area
MIG: 01:11:01 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:09 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:11:09 : Component_Name: design_1_mig_7series_0_0
MIG: 01:11:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:11:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:09 : Moving design_1_mig_7series_0_0 ...
MIG: 01:11:10 : Running implementation.xit
MIG: 01:11:10 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:11:10 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:11:10 : ################# RUNNING MIG BATCH ###################
MIG: 01:11:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:11:10 : synp_flow:  -- synthesis_mode: Other
MIG: 01:11:10 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:11:10 : vivado_mode: xpg_bd
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:10 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 1
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 : isPortInterface: 0
MIG: 01:11:11 :  locked false  
MIG: 01:11:11 : HDL Language: Verilog
MIG: 01:11:11 : compInfo: false
MIG: 01:11:11 : Vivado Options xc7a100t csg324 -1
MIG: 01:11:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:11:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:11:11 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:11:11 : I am in catch area
MIG: 01:11:11 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:11:20 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:11:20 : Component_Name: design_1_mig_7series_0_0
MIG: 01:11:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:11:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:11:20 : Moving design_1_mig_7series_0_0 ...
MIG: 01:29:12 : Running synthesis.xit
MIG: 01:29:12 : ################# RUNNING MIG BATCH ###################
MIG: 01:29:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:29:13 : synp_flow:  -- synthesis_mode: Other
MIG: 01:29:13 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:29:13 : vivado_mode: xpg_bd
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:13 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 1
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 : isPortInterface: 0
MIG: 01:29:14 :  locked false  
MIG: 01:29:14 : HDL Language: Verilog
MIG: 01:29:14 : compInfo: false
MIG: 01:29:14 : Vivado Options xc7a100t csg324 -1
MIG: 01:29:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:29:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:29:14 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:29:14 : I am in catch area
MIG: 01:29:14 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:29:25 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:29:25 : Component_Name: design_1_mig_7series_0_0
MIG: 01:29:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:29:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:29:25 : Moving design_1_mig_7series_0_0 ...
MIG: 01:29:26 : Running vlog_synth_rpr.xit
MIG: 01:29:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:29:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:29:26 : ################# RUNNING MIG BATCH ###################
MIG: 01:29:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:29:26 : synp_flow:  -- synthesis_mode: Other
MIG: 01:29:26 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:29:26 : vivado_mode: xpg_bd
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:26 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:27 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 1
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 : isPortInterface: 0
MIG: 01:29:28 :  locked false  
MIG: 01:29:28 : HDL Language: Verilog
MIG: 01:29:28 : compInfo: false
MIG: 01:29:28 : Vivado Options xc7a100t csg324 -1
MIG: 01:29:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:29:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:29:28 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:29:28 : I am in catch area
MIG: 01:29:28 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:29:36 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:29:36 : Component_Name: design_1_mig_7series_0_0
MIG: 01:29:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:29:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:29:36 : Moving design_1_mig_7series_0_0 ...
MIG: 01:29:37 : Running simulation.xit
MIG: 01:29:37 : ################# RUNNING MIG BATCH ###################
MIG: 01:29:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:29:37 : synp_flow:  -- synthesis_mode: Other
MIG: 01:29:37 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:29:37 : vivado_mode: xpg_bd
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:37 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 0
MIG: 01:29:38 : isPortInterface: 1
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 : isPortInterface: 0
MIG: 01:29:39 :  locked false  
MIG: 01:29:39 : HDL Language: Verilog
MIG: 01:29:39 : compInfo: false
MIG: 01:29:39 : Vivado Options xc7a100t csg324 -1
MIG: 01:29:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:29:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:29:39 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:29:39 : I am in catch area
MIG: 01:29:39 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:29:48 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:29:48 : Component_Name: design_1_mig_7series_0_0
MIG: 01:29:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:29:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:29:48 : Moving design_1_mig_7series_0_0 ...
MIG: 01:29:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:29:49 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:29:49 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:29:49 : ################# RUNNING MIG BATCH ###################
MIG: 01:29:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:29:49 : synp_flow:  -- synthesis_mode: Other
MIG: 01:29:49 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:29:49 : vivado_mode: xpg_bd
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:49 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 1
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 : isPortInterface: 0
MIG: 01:29:50 :  locked false  
MIG: 01:29:50 : HDL Language: Verilog
MIG: 01:29:50 : compInfo: false
MIG: 01:29:50 : Vivado Options xc7a100t csg324 -1
MIG: 01:29:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:29:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:29:50 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:29:50 : I am in catch area
MIG: 01:29:50 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:30:00 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:30:00 : Component_Name: design_1_mig_7series_0_0
MIG: 01:30:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:30:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:30:00 : Moving design_1_mig_7series_0_0 ...
MIG: 01:30:01 : Running implementation.xit
MIG: 01:30:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:30:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:30:01 : ################# RUNNING MIG BATCH ###################
MIG: 01:30:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:30:01 : synp_flow:  -- synthesis_mode: Other
MIG: 01:30:01 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:30:01 : vivado_mode: xpg_bd
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:01 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:02 : isPortInterface: 1
MIG: 01:30:02 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 : isPortInterface: 0
MIG: 01:30:03 :  locked false  
MIG: 01:30:03 : HDL Language: Verilog
MIG: 01:30:03 : compInfo: false
MIG: 01:30:03 : Vivado Options xc7a100t csg324 -1
MIG: 01:30:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:30:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:30:03 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:30:03 : I am in catch area
MIG: 01:30:03 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:30:12 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:30:12 : Component_Name: design_1_mig_7series_0_0
MIG: 01:30:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:30:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:30:12 : Moving design_1_mig_7series_0_0 ...
MIG: 01:31:21 : Running synthesis.xit
MIG: 01:31:21 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:31:21 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:21 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:31:21 : vivado_mode: xpg_bd
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 1
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:21 : isPortInterface: 0
MIG: 01:31:22 : isPortInterface: 0
MIG: 01:31:22 : isPortInterface: 0
MIG: 01:31:22 : isPortInterface: 0
MIG: 01:31:22 : isPortInterface: 0
MIG: 01:31:22 :  locked false  
MIG: 01:31:22 : HDL Language: Verilog
MIG: 01:31:22 : compInfo: false
MIG: 01:31:22 : Vivado Options xc7a100t csg324 -1
MIG: 01:31:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:31:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:31:22 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:31:22 : I am in catch area
MIG: 01:31:22 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:31:30 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:31:30 : Component_Name: design_1_mig_7series_0_0
MIG: 01:31:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:31:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:30 : Moving design_1_mig_7series_0_0 ...
MIG: 01:31:32 : Running vlog_synth_rpr.xit
MIG: 01:31:32 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:31:32 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:31:32 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:31:32 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:32 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:31:32 : vivado_mode: xpg_bd
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:32 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 1
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 : isPortInterface: 0
MIG: 01:31:33 :  locked false  
MIG: 01:31:33 : HDL Language: Verilog
MIG: 01:31:33 : compInfo: false
MIG: 01:31:33 : Vivado Options xc7a100t csg324 -1
MIG: 01:31:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:31:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:31:33 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:31:33 : I am in catch area
MIG: 01:31:33 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:31:42 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:31:42 : Component_Name: design_1_mig_7series_0_0
MIG: 01:31:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:31:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:42 : Moving design_1_mig_7series_0_0 ...
MIG: 01:31:43 : Running simulation.xit
MIG: 01:31:43 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:31:43 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:43 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:31:43 : vivado_mode: xpg_bd
MIG: 01:31:43 : isPortInterface: 0
MIG: 01:31:43 : isPortInterface: 0
MIG: 01:31:43 : isPortInterface: 0
MIG: 01:31:43 : isPortInterface: 0
MIG: 01:31:43 : isPortInterface: 0
MIG: 01:31:43 : isPortInterface: 0
MIG: 01:31:43 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 1
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 : isPortInterface: 0
MIG: 01:31:44 :  locked false  
MIG: 01:31:44 : HDL Language: Verilog
MIG: 01:31:44 : compInfo: false
MIG: 01:31:44 : Vivado Options xc7a100t csg324 -1
MIG: 01:31:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:31:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:31:44 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:31:44 : I am in catch area
MIG: 01:31:44 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:31:53 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:31:53 : Component_Name: design_1_mig_7series_0_0
MIG: 01:31:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:31:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:53 : Moving design_1_mig_7series_0_0 ...
MIG: 01:31:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:31:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:31:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:31:54 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:31:54 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:54 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:31:54 : vivado_mode: xpg_bd
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:54 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 1
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 : isPortInterface: 0
MIG: 01:31:55 :  locked false  
MIG: 01:31:55 : HDL Language: Verilog
MIG: 01:31:55 : compInfo: false
MIG: 01:31:55 : Vivado Options xc7a100t csg324 -1
MIG: 01:31:55 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:31:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:31:55 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:31:55 : I am in catch area
MIG: 01:31:55 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:32:05 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:32:05 : Component_Name: design_1_mig_7series_0_0
MIG: 01:32:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:32:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:32:05 : Moving design_1_mig_7series_0_0 ...
MIG: 01:32:06 : Running implementation.xit
MIG: 01:32:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 01:32:06 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 01:32:06 : ################# RUNNING MIG BATCH ###################
MIG: 01:32:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 01:32:06 : synp_flow:  -- synthesis_mode: Other
MIG: 01:32:06 : outputDirectory: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 01:32:06 : vivado_mode: xpg_bd
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:06 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 1
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 : isPortInterface: 0
MIG: 01:32:07 :  locked false  
MIG: 01:32:07 : HDL Language: Verilog
MIG: 01:32:07 : compInfo: false
MIG: 01:32:07 : Vivado Options xc7a100t csg324 -1
MIG: 01:32:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:32:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 01:32:07 : xilinx_path: /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 01:32:07 : I am in catch area
MIG: 01:32:07 : Running /cad1/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 01:32:17 : XML_INPUT_FILE: /nfs/ug/homes-2/c/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 01:32:17 : Component_Name: design_1_mig_7series_0_0
MIG: 01:32:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 01:32:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 01:32:17 : Moving design_1_mig_7series_0_0 ...
MIG: 15:22:13 : xml_input_file: board.prj
MIG: 15:22:13 : Absolute path of xml_input_file: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:22:13 : xml_input_file: board.prj
MIG: 15:22:13 : Absolute path of xml_input_file: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:22:52 : Running synthesis.xit
MIG: 15:22:52 : ################# RUNNING MIG BATCH ###################
MIG: 15:22:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:22:52 : synp_flow:  -- synthesis_mode: Other
MIG: 15:22:52 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:22:52 : vivado_mode: xpg_bd
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 1
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 : isPortInterface: 0
MIG: 15:22:52 :  locked false  
MIG: 15:22:52 : HDL Language: Verilog
MIG: 15:22:52 : compInfo: false
MIG: 15:22:52 : Vivado Options xc7a100t csg324 -1
MIG: 15:22:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:22:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:22:52 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:22:52 : I am in catch area
MIG: 15:22:52 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:23:00 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:23:00 : Component_Name: design_1_mig_7series_0_0
MIG: 15:23:00 : Moving design_1_mig_7series_0_0 ...
MIG: 15:23:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:23:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:23:00 : Running vlog_synth_rpr.xit
MIG: 15:23:00 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:23:00 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:23:00 : ################# RUNNING MIG BATCH ###################
MIG: 15:23:00 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:23:00 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:00 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:23:00 : vivado_mode: xpg_bd
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 1
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 : isPortInterface: 0
MIG: 15:23:00 :  locked false  
MIG: 15:23:00 : HDL Language: Verilog
MIG: 15:23:00 : compInfo: false
MIG: 15:23:00 : Vivado Options xc7a100t csg324 -1
MIG: 15:23:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:23:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:23:00 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:23:00 : I am in catch area
MIG: 15:23:00 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:23:07 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:23:07 : Component_Name: design_1_mig_7series_0_0
MIG: 15:23:07 : Moving design_1_mig_7series_0_0 ...
MIG: 15:23:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:23:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:23:08 : Running simulation.xit
MIG: 15:23:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:23:08 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:23:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:23:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:23:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:08 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:23:08 : vivado_mode: xpg_bd
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 1
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 : isPortInterface: 0
MIG: 15:23:08 :  locked false  
MIG: 15:23:08 : HDL Language: Verilog
MIG: 15:23:08 : compInfo: false
MIG: 15:23:08 : Vivado Options xc7a100t csg324 -1
MIG: 15:23:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:23:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:23:08 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:23:08 : I am in catch area
MIG: 15:23:08 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:23:15 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:23:15 : Component_Name: design_1_mig_7series_0_0
MIG: 15:23:15 : Moving design_1_mig_7series_0_0 ...
MIG: 15:23:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:23:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:23:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:23:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:23:15 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:23:15 : ################# RUNNING MIG BATCH ###################
MIG: 15:23:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:23:15 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:15 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:23:15 : vivado_mode: xpg_bd
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 1
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 : isPortInterface: 0
MIG: 15:23:15 :  locked false  
MIG: 15:23:15 : HDL Language: Verilog
MIG: 15:23:15 : compInfo: false
MIG: 15:23:15 : Vivado Options xc7a100t csg324 -1
MIG: 15:23:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:23:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:23:15 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:23:15 : I am in catch area
MIG: 15:23:15 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:23:22 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:23:22 : Component_Name: design_1_mig_7series_0_0
MIG: 15:23:22 : Moving design_1_mig_7series_0_0 ...
MIG: 15:23:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:23:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:23:22 : Running implementation.xit
MIG: 15:23:22 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:23:22 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:23:22 : ################# RUNNING MIG BATCH ###################
MIG: 15:23:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:23:22 : synp_flow:  -- synthesis_mode: Other
MIG: 15:23:22 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:23:22 : vivado_mode: xpg_bd
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:22 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 1
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 : isPortInterface: 0
MIG: 15:23:23 :  locked false  
MIG: 15:23:23 : HDL Language: Verilog
MIG: 15:23:23 : compInfo: false
MIG: 15:23:23 : Vivado Options xc7a100t csg324 -1
MIG: 15:23:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:23:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:23:23 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:23:23 : I am in catch area
MIG: 15:23:23 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:23:29 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:23:29 : Component_Name: design_1_mig_7series_0_0
MIG: 15:23:29 : Moving design_1_mig_7series_0_0 ...
MIG: 15:23:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:23:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:58:57 : Running synthesis.xit
MIG: 16:58:57 : ################# RUNNING MIG BATCH ###################
MIG: 16:58:57 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:58:57 : synp_flow:  -- synthesis_mode: Other
MIG: 16:58:57 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:58:57 : vivado_mode: xpg_bd
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 1
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 : isPortInterface: 0
MIG: 16:58:57 :  locked false  
MIG: 16:58:57 : HDL Language: Verilog
MIG: 16:58:57 : compInfo: false
MIG: 16:58:57 : Vivado Options xc7a100t csg324 -1
MIG: 16:58:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:58:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:58:57 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:58:57 : I am in catch area
MIG: 16:58:57 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:05 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:05 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:05 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:06 : Running vlog_synth_rpr.xit
MIG: 16:59:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:06 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:06 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:06 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:06 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:06 : vivado_mode: xpg_bd
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 1
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 : isPortInterface: 0
MIG: 16:59:06 :  locked false  
MIG: 16:59:06 : HDL Language: Verilog
MIG: 16:59:06 : compInfo: false
MIG: 16:59:06 : Vivado Options xc7a100t csg324 -1
MIG: 16:59:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:59:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:59:06 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:59:06 : I am in catch area
MIG: 16:59:06 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:13 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:13 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:13 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:13 : Running simulation.xit
MIG: 16:59:13 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:13 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:13 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:13 : vivado_mode: xpg_bd
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 1
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 : isPortInterface: 0
MIG: 16:59:13 :  locked false  
MIG: 16:59:13 : HDL Language: Verilog
MIG: 16:59:13 : compInfo: false
MIG: 16:59:13 : Vivado Options xc7a100t csg324 -1
MIG: 16:59:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:59:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:59:13 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:59:13 : I am in catch area
MIG: 16:59:13 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:20 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:20 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:20 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:59:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:20 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:20 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:20 : vivado_mode: xpg_bd
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:20 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 1
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 : isPortInterface: 0
MIG: 16:59:21 :  locked false  
MIG: 16:59:21 : HDL Language: Verilog
MIG: 16:59:21 : compInfo: false
MIG: 16:59:21 : Vivado Options xc7a100t csg324 -1
MIG: 16:59:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:59:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:59:21 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:59:21 : I am in catch area
MIG: 16:59:21 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:27 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:27 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:27 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:59:28 : Running implementation.xit
MIG: 16:59:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:59:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:59:28 : ################# RUNNING MIG BATCH ###################
MIG: 16:59:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:59:28 : synp_flow:  -- synthesis_mode: Other
MIG: 16:59:28 : outputDirectory: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:59:28 : vivado_mode: xpg_bd
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 1
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 : isPortInterface: 0
MIG: 16:59:28 :  locked false  
MIG: 16:59:28 : HDL Language: Verilog
MIG: 16:59:28 : compInfo: false
MIG: 16:59:28 : Vivado Options xc7a100t csg324 -1
MIG: 16:59:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:59:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:59:28 : xilinx_path: C:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:59:28 : I am in catch area
MIG: 16:59:28 : Running C:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:59:35 : XML_INPUT_FILE: c:/Users/chenya26/fix_cam/filter_vga_rc/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:59:35 : Component_Name: design_1_mig_7series_0_0
MIG: 16:59:35 : Moving design_1_mig_7series_0_0 ...
MIG: 16:59:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:59:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
