Classic Timing Analyzer report for adder
Fri Oct 21 20:17:55 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.421 ns   ; A[1] ; S[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 13.421 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 13.279 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 13.130 ns       ; B[0] ; S[2] ;
; N/A   ; None              ; 13.087 ns       ; A[2] ; S[2] ;
; N/A   ; None              ; 13.044 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 12.921 ns       ; B[1] ; S[2] ;
; N/A   ; None              ; 12.751 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 12.741 ns       ; A[0] ; S[2] ;
; N/A   ; None              ; 12.726 ns       ; A[2] ; Co   ;
; N/A   ; None              ; 12.546 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 12.491 ns       ; A[1] ; Co   ;
; N/A   ; None              ; 12.364 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 12.257 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 12.198 ns       ; B[0] ; Co   ;
; N/A   ; None              ; 12.147 ns       ; Ci   ; S[2] ;
; N/A   ; None              ; 12.052 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 11.993 ns       ; B[1] ; Co   ;
; N/A   ; None              ; 11.811 ns       ; A[0] ; Co   ;
; N/A   ; None              ; 11.778 ns       ; B[0] ; S[1] ;
; N/A   ; None              ; 11.768 ns       ; Ci   ; S[3] ;
; N/A   ; None              ; 11.704 ns       ; B[2] ; Co   ;
; N/A   ; None              ; 11.556 ns       ; A[1] ; S[1] ;
; N/A   ; None              ; 11.448 ns       ; B[3] ; Co   ;
; N/A   ; None              ; 11.408 ns       ; B[3] ; S[3] ;
; N/A   ; None              ; 11.389 ns       ; A[0] ; S[1] ;
; N/A   ; None              ; 11.351 ns       ; B[0] ; S[0] ;
; N/A   ; None              ; 11.215 ns       ; Ci   ; Co   ;
; N/A   ; None              ; 11.051 ns       ; B[1] ; S[1] ;
; N/A   ; None              ; 10.957 ns       ; A[0] ; S[0] ;
; N/A   ; None              ; 10.882 ns       ; A[3] ; Co   ;
; N/A   ; None              ; 10.881 ns       ; Ci   ; S[0] ;
; N/A   ; None              ; 10.837 ns       ; A[3] ; S[3] ;
; N/A   ; None              ; 10.795 ns       ; Ci   ; S[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 21 20:17:55 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only
Info: Longest tpd from source pin "A[1]" to destination pin "S[2]" is 13.421 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_68; Fanout = 3; PIN Node = 'A[1]'
    Info: 2: + IC(5.833 ns) + CELL(0.575 ns) = 7.883 ns; Loc. = LC_X1_Y8_N3; Fanout = 2; COMB Node = 'Add0~3COUT1_22'
    Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 8.491 ns; Loc. = LC_X1_Y8_N4; Fanout = 1; COMB Node = 'Add0~4'
    Info: 4: + IC(2.822 ns) + CELL(2.108 ns) = 13.421 ns; Loc. = PIN_238; Fanout = 0; PIN Node = 'S[2]'
    Info: Total cell delay = 4.766 ns ( 35.51 % )
    Info: Total interconnect delay = 8.655 ns ( 64.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Fri Oct 21 20:17:55 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


