
---------- Begin Simulation Statistics ----------
host_inst_rate                                 115656                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322732                       # Number of bytes of host memory used
host_seconds                                   172.93                       # Real time elapsed on the host
host_tick_rate                              565016829                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.097706                       # Number of seconds simulated
sim_ticks                                 97706207000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4710586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 78111.495787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 75786.927195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1839630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   224254667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.609469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2870956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            290912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 195533531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580043                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 134146.811170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 137724.397973                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   78382384207                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40028                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  74959946707                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23675.077736                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 45834.462115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.287240                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            201129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4761744710                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    757964500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6277901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 87587.370934                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 86576.807389                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2822642                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    302637051707                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.550384                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3455259                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             330940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 270493477707                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999755                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000803                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.748689                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.822706                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6277901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 87587.370934                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 86576.807389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2822642                       # number of overall hits
system.cpu.dcache.overall_miss_latency   302637051707                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.550384                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3455259                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            330940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 270493477707                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124318                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599043                       # number of replacements
system.cpu.dcache.sampled_refs                2600067                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.337337                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3346910                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500953297000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13831234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69722.656250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66559.523810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13831106                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108906.346457                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13831234                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69722.656250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66559.523810                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13831106                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8924500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184804                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.619540                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13831234                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69722.656250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66559.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13831106                       # number of overall hits
system.cpu.icache.overall_miss_latency        8924500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8386500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.619540                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13831106                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 121916.670768                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    200734945003                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1646493                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     66775.728155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 107856.946355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        13329                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            447063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.334349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6695                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    4514                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       235236000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.108919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2181                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       187021.348212                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  180111.097667                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1645971                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           174715343500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.362069                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       934200                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     66439                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      156293026000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.336318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  867759                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    139678.631971                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 124447.078252                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         73226802168                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    65241629668                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   11804.133009                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.858530                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                      1233                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs           14554496                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600195                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        186165.732627                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   179929.951491                       # average overall mshr miss latency
system.l2.demand_hits                         1659300                       # number of demand (read+write) hits
system.l2.demand_miss_latency            175162407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.361856                       # miss rate for demand accesses
system.l2.demand_misses                        940895                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      70953                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       156528262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.334567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   869940                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.578777                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.213979                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9482.687941                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3505.831757                       # Average occupied blocks per context
system.l2.overall_accesses                    2600195                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       186165.732627                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  141972.071978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1659300                       # number of overall hits
system.l2.overall_miss_latency           175162407000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.361856                       # miss rate for overall accesses
system.l2.overall_misses                       940895                       # number of overall misses
system.l2.overall_mshr_hits                     70953                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      357263207003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.967786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2516433                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.934910                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1539322                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      5090836                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted         2361815                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      9922654                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1819185                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       650803                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2504897                       # number of replacements
system.l2.sampled_refs                        2515824                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12988.519699                       # Cycle average of tags in use
system.l2.total_refs                          2159910                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501442100000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           510047                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                117131395                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1428883                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1562454                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       149774                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1620775                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1686734                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25161                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       490222                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     52182825                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.195189                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.974785                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     48659681     93.25%     93.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1626454      3.12%     96.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       633313      1.21%     97.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       259319      0.50%     98.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       240998      0.46%     98.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        67452      0.13%     98.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146269      0.28%     98.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        59117      0.11%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       490222      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     52182825                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       149765                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8001242                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.828098                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.828098                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     39690086                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           69                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        40387                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27777929                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7881927                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4521285                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1365449                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        89526                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5179459                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5060989                       # DTB hits
system.switch_cpus_1.dtb.data_misses           118470                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4182462                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            4066150                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           116312                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        996997                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            994839                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2158                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1686734                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3813284                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8530249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       180168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28437761                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        787842                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021547                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3813284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1454044                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.363278                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     53548274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.531068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.847793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       48831319     91.19%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          78007      0.15%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         665786      1.24%     92.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          95500      0.18%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         745798      1.39%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         128962      0.24%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         317134      0.59%     94.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         275268      0.51%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2410500      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     53548274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              24732744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1206591                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255546                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.178878                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6747487                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           996997                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8055998                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12242541                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.810968                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6533155                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.156392                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12362144                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       149851                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      31384849                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6521389                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2594672                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1768197                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18233017                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5750490                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1089434                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14002787                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        42727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       160460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1365449                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       515457                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1605282                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        64414                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4659                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3514841                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       974389                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4659                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       128583                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127745                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127745                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4972316     32.95%     32.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     32.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     32.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1455663      9.65%     42.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       178554      1.18%     43.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37596      0.25%     44.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1361594      9.02%     53.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5942765     39.38%     92.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1143711      7.58%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15092222                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       464697                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.030790                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1741      0.37%      0.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         2052      0.44%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       136771     29.43%     30.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     30.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       247493     53.26%     83.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        76623     16.49%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     53548274                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.281843                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.761020                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     44134481     82.42%     82.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      6312202     11.79%     94.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1787537      3.34%     97.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       475205      0.89%     98.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       535858      1.00%     99.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       202722      0.38%     99.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        82991      0.15%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        13881      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         3397      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     53548274                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.192795                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17977471                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15092222                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7945425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       345836                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7455278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3813294                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3813284                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              10                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       806678                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       297759                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6521389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1768197                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78281018                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     37080356                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       126674                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8494596                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2406855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        64443                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     38427021                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25488378                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17439554                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4041749                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1365449                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2566123                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10099550                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4827248                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                400758                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
