Report.sources['./../../../OsvvmLibraries/Common/src/AddressBusVersionCompatibilityPkg.vhd'] = '--\n--&nbsp;&nbsp;File&nbsp;Name:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AddressBusVersionCompatibilityPkg.vhd\n--&nbsp;&nbsp;Design&nbsp;Unit&nbsp;Name:&nbsp;&nbsp;AddressBusVersionCompatibilityPkg\n--&nbsp;&nbsp;Revision:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;OSVVM&nbsp;MODELS&nbsp;STANDARD&nbsp;VERSION\n--\n--&nbsp;&nbsp;Maintainer:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Jim&nbsp;Lewis&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;email:&nbsp;&nbsp;jim@synthworks.com\n--&nbsp;&nbsp;Contributoriss):\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Jim&nbsp;Lewis&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;jim@synthworks.com\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Rob&nbsp;Gaddi&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Highland&nbsp;Technology.&nbsp;&nbsp;&nbsp;&nbsp;Wrote&nbsp;a&nbsp;similar&nbsp;package&nbsp;which&nbsp;inspired&nbsp;this&nbsp;one.\n--\n--\n--&nbsp;&nbsp;Description:\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Defines&nbsp;types,&nbsp;constants,&nbsp;and&nbsp;subprograms&nbsp;used&nbsp;by\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;OSVVM&nbsp;Address&nbsp;Bus&nbsp;Master&nbsp;Transaction&nbsp;Based&nbsp;Models&nbsp;isaka:&nbsp;TBM,&nbsp;TLM,&nbsp;VVC)\n--\n--\n--&nbsp;&nbsp;Developed&nbsp;by:\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SynthWorks&nbsp;Design&nbsp;Inc.\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;VHDL&nbsp;Training&nbsp;Classes\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;http://www.SynthWorks.com\n--\n--&nbsp;&nbsp;Revision&nbsp;History:\n--&nbsp;&nbsp;&nbsp;&nbsp;Date&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Version&nbsp;&nbsp;&nbsp;&nbsp;Description\n--&nbsp;&nbsp;&nbsp;&nbsp;09/2017&nbsp;&nbsp;&nbsp;2017&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Initial&nbsp;revision\n--&nbsp;&nbsp;&nbsp;&nbsp;01/2020&nbsp;&nbsp;&nbsp;2020.01&nbsp;&nbsp;&nbsp;&nbsp;Updated&nbsp;license&nbsp;notice\n--&nbsp;&nbsp;&nbsp;&nbsp;02/2020&nbsp;&nbsp;&nbsp;2020.02&nbsp;&nbsp;&nbsp;&nbsp;Refactored&nbsp;from&nbsp;Axi4LiteMasterTransactionPkg\n--&nbsp;&nbsp;&nbsp;&nbsp;07/2020&nbsp;&nbsp;&nbsp;2020.07&nbsp;&nbsp;&nbsp;&nbsp;Unified&nbsp;M/S&nbsp;packages&nbsp;-&nbsp;dropping&nbsp;M/S&nbsp;terminology\n--\n--\n--&nbsp;&nbsp;This&nbsp;file&nbsp;is&nbsp;part&nbsp;of&nbsp;OSVVM.\n--&nbsp;&nbsp;\n--&nbsp;&nbsp;Copyright&nbsp;isc)&nbsp;2017&nbsp;-&nbsp;2020&nbsp;by&nbsp;SynthWorks&nbsp;Design&nbsp;Inc.&nbsp;&nbsp;\n--&nbsp;&nbsp;\n--&nbsp;&nbsp;Licensed&nbsp;under&nbsp;the&nbsp;Apache&nbsp;License,&nbsp;Version&nbsp;2.0&nbsp;isthe&nbsp;&quot;License&quot;);\n--&nbsp;&nbsp;you&nbsp;may&nbsp;not&nbsp;use&nbsp;this&nbsp;file&nbsp;except&nbsp;in&nbsp;compliance&nbsp;with&nbsp;the&nbsp;License.\n--&nbsp;&nbsp;You&nbsp;may&nbsp;obtain&nbsp;a&nbsp;copy&nbsp;of&nbsp;the&nbsp;License&nbsp;at\n--&nbsp;&nbsp;\n--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;https://www.apache.org/licenses/LICENSE-2.0\n--&nbsp;&nbsp;\n--&nbsp;&nbsp;Unless&nbsp;required&nbsp;by&nbsp;applicable&nbsp;law&nbsp;or&nbsp;agreed&nbsp;to&nbsp;in&nbsp;writing,&nbsp;software\n--&nbsp;&nbsp;distributed&nbsp;under&nbsp;the&nbsp;License&nbsp;is&nbsp;distributed&nbsp;on&nbsp;an&nbsp;&quot;AS&nbsp;IS&quot;&nbsp;BASIS,\n--&nbsp;&nbsp;WITHOUT&nbsp;WARRANTIES&nbsp;OR&nbsp;CONDITIONS&nbsp;OF&nbsp;ANY&nbsp;KIND,&nbsp;either&nbsp;express&nbsp;or&nbsp;implied.\n--&nbsp;&nbsp;See&nbsp;the&nbsp;License&nbsp;for&nbsp;the&nbsp;specific&nbsp;language&nbsp;governing&nbsp;permissions&nbsp;and\n--&nbsp;&nbsp;limitations&nbsp;under&nbsp;the&nbsp;License.\n--&nbsp;&nbsp;\nlibrary&nbsp;ieee&nbsp;;\n&nbsp;&nbsp;use&nbsp;ieee.std_logic_1164.all&nbsp;;\n&nbsp;&nbsp;use&nbsp;ieee.numeric_std.all&nbsp;;\n&nbsp;&nbsp;use&nbsp;ieee.numeric_std_unsigned.all&nbsp;;\n&nbsp;&nbsp;use&nbsp;ieee.math_real.all&nbsp;;\n&nbsp;\nlibrary&nbsp;osvvm&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;context&nbsp;osvvm.OsvvmContext&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;\nuse&nbsp;work.AddressBusTransactionPkg.all&nbsp;;&nbsp;\nuse&nbsp;work.AddressBusResponderTransactionPkg.all&nbsp;;&nbsp;\n&nbsp;&nbsp;&nbsp;&nbsp;\npackage&nbsp;AddressBusVersionCompatibilityPkg&nbsp;is\n&nbsp;\n--&nbsp;&nbsp;constant&nbsp;WAIT_CLOCK&nbsp;:&nbsp;UnresolvedAddressBusOperationType&nbsp;:=&nbsp;WAIT_FOR_CLOCK&nbsp;;&nbsp;\n&nbsp;\n&nbsp;&nbsp;alias&nbsp;AddressBusTransactionRecType&nbsp;is&nbsp;AddressBusRecType&nbsp;;&nbsp;\n&nbsp;&nbsp;alias&nbsp;AddressBusMasterTransactionRecType&nbsp;is&nbsp;AddressBusRecType&nbsp;;&nbsp;\n&nbsp;&nbsp;alias&nbsp;AddressBusMasterOperationType&nbsp;is&nbsp;AddressBusOperationType&nbsp;;&nbsp;\n&nbsp;&nbsp;alias&nbsp;AddressBusSlaveTransactionRecType&nbsp;is&nbsp;AddressBusRecType&nbsp;;&nbsp;\n&nbsp;&nbsp;alias&nbsp;AddressBusSlaveOperationType&nbsp;is&nbsp;AddressBusOperationType&nbsp;;&nbsp;\n&nbsp;&nbsp;\n&nbsp;\n&nbsp;\n--&nbsp;&nbsp;alias&nbsp;MasterWrite&nbsp;is&nbsp;Write&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;procedure&nbsp;MasterWrite&nbsp;(\n&nbsp;&nbsp;--&nbsp;do&nbsp;CPU&nbsp;Write&nbsp;Cycle\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;&nbsp;&nbsp;signal&nbsp;&nbsp;&nbsp;TransactionRec&nbsp;:&nbsp;InOut&nbsp;AddressBusRecType&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iAddr&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iData&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;StatusMsgOn&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;boolean&nbsp;:=&nbsp;false\n&nbsp;&nbsp;)&nbsp;;\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterWriteAsync&nbsp;is&nbsp;WriteAsync\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterWriteAddressAsync&nbsp;is&nbsp;WriteAddressAsync\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterWriteDataAsync&nbsp;is&nbsp;WriteDataAsync\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterWriteDataAsync&nbsp;is&nbsp;WriteDataAsync\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterWriteBurst&nbsp;is&nbsp;WriteBurst\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;integer,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterWriteBurstAsync&nbsp;is&nbsp;WriteBurstAsync\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;integer,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n--&nbsp;&nbsp;alias&nbsp;MasterRead&nbsp;is&nbsp;Read&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;procedure&nbsp;MasterRead&nbsp;(\n&nbsp;&nbsp;--&nbsp;do&nbsp;CPU&nbsp;Read&nbsp;Cycle&nbsp;and&nbsp;return&nbsp;data\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;&nbsp;&nbsp;signal&nbsp;&nbsp;&nbsp;TransactionRec&nbsp;:&nbsp;InOut&nbsp;AddressBusRecType&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iAddr&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;variable&nbsp;oData&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;Out&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;StatusMsgOn&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;boolean&nbsp;:=&nbsp;false\n&nbsp;&nbsp;)&nbsp;;\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterReadCheck&nbsp;is&nbsp;ReadCheck\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterReadAddressAsync&nbsp;is&nbsp;ReadAddressAsync\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterReadData&nbsp;is&nbsp;ReadData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterReadCheckData&nbsp;is&nbsp;ReadCheckData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterTryReadData&nbsp;is&nbsp;TryReadData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterTryReadCheckData&nbsp;is&nbsp;TryReadCheckData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterReadPoll&nbsp;is&nbsp;ReadPoll\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Integer,&nbsp;std_logic,&nbsp;boolean,&nbsp;natural];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterReadPoll&nbsp;is&nbsp;ReadPoll\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;&nbsp;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Integer,&nbsp;std_logic,&nbsp;boolean,&nbsp;natural];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;MasterReadBurst&nbsp;is&nbsp;ReadBurst\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;integer,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveGetWrite&nbsp;is&nbsp;GetWrite\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveTryGetWrite&nbsp;is&nbsp;TryGetWrite\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveGetWriteAddress&nbsp;is&nbsp;GetWriteAddress\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveTryGetWriteAddress&nbsp;is&nbsp;TryGetWriteAddress\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveGetWriteData&nbsp;is&nbsp;GetWriteData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveTryGetWriteData&nbsp;is&nbsp;TryGetWriteData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveGetWriteData&nbsp;is&nbsp;GetWriteData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveTryGetWriteData&nbsp;is&nbsp;TryGetWriteData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveRead&nbsp;is&nbsp;SendRead\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveTryRead&nbsp;is&nbsp;TrySendRead\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveReadAddress&nbsp;is&nbsp;GetReadAddress\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveTryReadAddress&nbsp;is&nbsp;TryGetReadAddress\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveReadData&nbsp;is&nbsp;SendReadData\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;alias&nbsp;SlaveAsyncReadData&nbsp;is&nbsp;SendReadDataAsync&nbsp;\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;&nbsp;&nbsp;\n&nbsp;&nbsp;alias&nbsp;AsyncSendReadData&nbsp;&nbsp;is&nbsp;SendReadDataAsync&nbsp;\n&nbsp;&nbsp;&nbsp;&nbsp;[AddressBusRecType,&nbsp;std_logic_vector,&nbsp;boolean];\n&nbsp;&nbsp;\nend&nbsp;package&nbsp;AddressBusVersionCompatibilityPkg&nbsp;;\npackage&nbsp;body&nbsp;AddressBusVersionCompatibilityPkg&nbsp;is&nbsp;\n&nbsp;\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;procedure&nbsp;MasterWrite&nbsp;(\n&nbsp;&nbsp;--&nbsp;do&nbsp;CPU&nbsp;Write&nbsp;Cycle\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;&nbsp;&nbsp;signal&nbsp;&nbsp;&nbsp;TransactionRec&nbsp;:&nbsp;InOut&nbsp;AddressBusRecType&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iAddr&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iData&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;StatusMsgOn&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;boolean&nbsp;:=&nbsp;false\n&nbsp;&nbsp;)&nbsp;is\n&nbsp;&nbsp;begin\n&nbsp;&nbsp;&nbsp;&nbsp;Write(TransactionRec,&nbsp;iAddr,&nbsp;iData,&nbsp;StatusMsgOn)&nbsp;;&nbsp;\n&nbsp;&nbsp;end&nbsp;procedure&nbsp;MasterWrite&nbsp;;\n&nbsp;\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;procedure&nbsp;MasterRead&nbsp;(\n&nbsp;&nbsp;--&nbsp;do&nbsp;CPU&nbsp;Read&nbsp;Cycle&nbsp;and&nbsp;return&nbsp;data\n&nbsp;&nbsp;------------------------------------------------------------\n&nbsp;&nbsp;&nbsp;&nbsp;signal&nbsp;&nbsp;&nbsp;TransactionRec&nbsp;:&nbsp;InOut&nbsp;AddressBusRecType&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;iAddr&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;variable&nbsp;oData&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;Out&nbsp;&nbsp;&nbsp;std_logic_vector&nbsp;;\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;StatusMsgOn&nbsp;&nbsp;&nbsp;&nbsp;:&nbsp;In&nbsp;&nbsp;&nbsp;&nbsp;boolean&nbsp;:=&nbsp;false\n&nbsp;&nbsp;)&nbsp;is\n&nbsp;&nbsp;begin\n&nbsp;&nbsp;&nbsp;&nbsp;Read(TransactionRec,&nbsp;iAddr,&nbsp;oData,&nbsp;StatusMsgOn)&nbsp;;&nbsp;\n&nbsp;&nbsp;end&nbsp;procedure&nbsp;MasterRead&nbsp;;\n&nbsp;\n&nbsp;\nend&nbsp;package&nbsp;body&nbsp;AddressBusVersionCompatibilityPkg&nbsp;;&nbsp;\n&nbsp;\n';
Report.brushes['./../../../OsvvmLibraries/Common/src/AddressBusVersionCompatibilityPkg.vhd'] = 'vhdl'
