var group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#a61177dc9e1aef50bdad1c90a5b95c106", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#aed3ca8eaf39b62a407f22d5dcf8ee201", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga3968da310d6f4f170708b0921bc7b61f", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gaac60bf99ef160f2645cb487d5ad71401", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gacf07f532cb385886ec550b91d7562570", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gab5ab4ec8b0632ace7aa57256b6ad2808", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga93d2c92e81c565f4a0c0520065769c5c", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga2631074c005e425ea9397b7b09ecdbd3", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga48674b26e7ed900be337e49318008ad7", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga5e83266c19fd58e7f91beedfb8aa6fae", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gabe969e275e15d9833c66858b7279ca36", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga4bce30751496258b379f9d8711222ac4", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga974aedfffed2109ff2f876046bb6b961", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gab1d123cad28f813c1463aea20aec3ab2", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gab91fb472b5327e76ce8f62bc1bc97621", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga3ef620ac92e4969a756dd103ed01f6e5", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gacafcd8909ec864a0a94886e0b6c5b943", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#gae571c485f3c7f9714f1095b5ceace2d9", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga31573528c4e6f8f0c73a70b2beb6c49d", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga671f82ff11233c5beae36b8fa7a6f33f", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC2_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html#ga4efbb78e1ee1b5bd2ea92dc0918c1b18", null ]
];