EFFECTIVE_DATA_RATE="5000 Mbps"
ENABLE_LC_TX_PLL=false
EQUALIZER_CTRL_A_SETTING=0
EQUALIZER_CTRL_B_SETTING=0
EQUALIZER_CTRL_C_SETTING=0
EQUALIZER_CTRL_D_SETTING=0
EQUALIZER_CTRL_V_SETTING=0
EQUALIZER_DCGAIN_SETTING=1
GEN_RECONFIG_PLL=false
GXB_ANALOG_POWER=AUTO
GX_CHANNEL_TYPE=AUTO
INPUT_CLOCK_FREQUENCY="125.0 MHz"
INTENDED_DEVICE_FAMILY="Stratix IV"
INTENDED_DEVICE_SPEED_GRADE=ANY
INTENDED_DEVICE_VARIANT=GX
LOOPBACK_MODE=slb
LPM_TYPE=alt4gxb
NUMBER_OF_CHANNELS=4
OPERATION_MODE=duplex
PLL_CONTROL_WIDTH=1
PLL_PFD_FB_MODE=internal
PREEMPHASIS_CTRL_1STPOSTTAP_SETTING=0
PREEMPHASIS_CTRL_2NDPOSTTAP_INV_SETTING=false
PREEMPHASIS_CTRL_2NDPOSTTAP_SETTING=0
PREEMPHASIS_CTRL_PRETAP_INV_SETTING=false
PREEMPHASIS_CTRL_PRETAP_SETTING=0
PROTOCOL=basic
RECEIVER_TERMINATION=oct_100_ohms
RECONFIG_DPRIO_MODE=1
RX_8B_10B_MODE=cascaded
RX_ALIGN_PATTERN=0101111100
RX_ALIGN_PATTERN_LENGTH=10
RX_ALLOW_ALIGN_POLARITY_INVERSION=true
RX_ALLOW_PIPE_POLARITY_INVERSION=false
RX_BITSLIP_ENABLE=false
RX_BYTE_ORDERING_MODE=NONE
RX_CHANNEL_WIDTH=32
RX_COMMON_MODE=0.9v
RX_CRU_BANDWIDTH_TYPE=Low
RX_CRU_INCLOCK0_PERIOD=8000
RX_DATAPATH_LOW_LATENCY_MODE=false
RX_DATAPATH_PROTOCOL=basic
RX_DATA_RATE=5000
RX_DATA_RATE_REMAINDER=0
RX_DIGITALRESET_PORT_WIDTH=4
RX_ENABLE_BIT_REVERSAL=false
RX_ENABLE_DEEP_ALIGN_BYTE_SWAP=false
RX_ENABLE_LOCK_TO_DATA_SIG=false
RX_ENABLE_LOCK_TO_REFCLK_SIG=false
RX_ENABLE_SELF_TEST_MODE=false
RX_FLIP_RX_OUT=false
RX_FORCE_SIGNAL_DETECT=true
RX_PHFIFOREGMODE=false
RX_PPMSELECT=32
RX_RATE_MATCH_FIFO_MODE=none
RX_RUN_LENGTH=10
RX_RUN_LENGTH_ENABLE=true
RX_SIGNAL_DETECT_THRESHOLD=2
RX_USE_ALIGN_STATE_MACHINE=true
RX_USE_CLKOUT=true
RX_USE_CORECLK=true
RX_USE_CRUCLK=true
RX_USE_DESERIALIZER_DOUBLE_DATA_MODE=true
RX_USE_DESKEW_FIFO=false
RX_USE_DOUBLE_DATA_MODE=true
RX_USE_RISING_EDGE_TRIGGERED_PATTERN_ALIGN=true
TRANSMITTER_TERMINATION=oct_100_ohms
TX_8B_10B_MODE=cascaded
TX_ALLOW_POLARITY_INVERSION=false
TX_ANALOG_POWER=AUTO
TX_CHANNEL_WIDTH=32
TX_CLKOUT_WIDTH=4
TX_COMMON_MODE=0.6v
TX_DATAPATH_LOW_LATENCY_MODE=false
TX_DATA_RATE=5000
TX_DATA_RATE_REMAINDER=0
TX_DIGITALRESET_PORT_WIDTH=4
TX_ENABLE_BIT_REVERSAL=false
TX_ENABLE_SELF_TEST_MODE=false
TX_FLIP_TX_IN=false
TX_FORCE_DISPARITY_MODE=false
TX_PLL_BANDWIDTH_TYPE=Low
TX_PLL_INCLK0_PERIOD=8000
TX_PLL_TYPE=CMU
TX_SLEW_RATE=off
TX_TRANSMIT_PROTOCOL=basic
TX_USE_CORECLK=true
TX_USE_DOUBLE_DATA_MODE=true
TX_USE_SERIALIZER_DOUBLE_DATA_MODE=true
USE_CALIBRATION_BLOCK=true
VOD_CTRL_SETTING=7
gxb_powerdown_width=1
number_of_quads=1
reconfig_calibration=true
reconfig_fromgxb_port_width=17
reconfig_togxb_port_width=4
rx_0ppm_core_clock=true
rx_cru_m_divider=20
rx_cru_n_divider=1
rx_cru_vco_post_scale_divider=1
rx_dwidth_factor=4
rx_signal_detect_loss_threshold=9
rx_signal_detect_valid_threshold=14
rx_use_external_termination=false
rx_word_aligner_num_byte=2
tx_0ppm_core_clock=true
tx_dwidth_factor=4
tx_pll_clock_post_divider=1
tx_pll_m_divider=20
tx_pll_n_divider=1
tx_pll_vco_post_scale_divider=1
tx_use_external_termination=false
DEVICE_FAMILY="Stratix IV"
CBX_AUTO_BLACKBOX=ALL
cal_blk_clk
gxb_powerdown
pll_inclk
reconfig_clk
reconfig_togxb
rx_analogreset
rx_coreclk
rx_cruclk
rx_datain
rx_digitalreset
rx_enapatternalign
rx_invpolarity
rx_seriallpbken
tx_coreclk
tx_ctrlenable
tx_datain
tx_digitalreset
pll_locked
reconfig_fromgxb
rx_clkout
rx_ctrldetect
rx_dataout
rx_disperr
rx_errdetect
rx_freqlocked
rx_patterndetect
rx_phase_comp_fifo_error
rx_pll_locked
rx_rlv
rx_syncstatus
tx_clkout
tx_dataout
tx_phase_comp_fifo_error
