{
  "module_name": "amlogic,a1-peripherals-clkc.h",
  "hash_id": "5b01948053d68756ab391b782b11b8a59a55fbbfb62b043c8e3329e4b7085c17",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/amlogic,a1-peripherals-clkc.h",
  "human_readable_source": " \n \n\n#ifndef __A1_PERIPHERALS_CLKC_H\n#define __A1_PERIPHERALS_CLKC_H\n\n#define CLKID_XTAL_IN\t\t0\n#define CLKID_FIXPLL_IN\t\t1\n#define CLKID_USB_PHY_IN\t2\n#define CLKID_USB_CTRL_IN\t3\n#define CLKID_HIFIPLL_IN\t4\n#define CLKID_SYSPLL_IN\t\t5\n#define CLKID_DDS_IN\t\t6\n#define CLKID_SYS\t\t7\n#define CLKID_CLKTREE\t\t8\n#define CLKID_RESET_CTRL\t9\n#define CLKID_ANALOG_CTRL\t10\n#define CLKID_PWR_CTRL\t\t11\n#define CLKID_PAD_CTRL\t\t12\n#define CLKID_SYS_CTRL\t\t13\n#define CLKID_TEMP_SENSOR\t14\n#define CLKID_AM2AXI_DIV\t15\n#define CLKID_SPICC_B\t\t16\n#define CLKID_SPICC_A\t\t17\n#define CLKID_MSR\t\t18\n#define CLKID_AUDIO\t\t19\n#define CLKID_JTAG_CTRL\t\t20\n#define CLKID_SARADC_EN\t\t21\n#define CLKID_PWM_EF\t\t22\n#define CLKID_PWM_CD\t\t23\n#define CLKID_PWM_AB\t\t24\n#define CLKID_CEC\t\t25\n#define CLKID_I2C_S\t\t26\n#define CLKID_IR_CTRL\t\t27\n#define CLKID_I2C_M_D\t\t28\n#define CLKID_I2C_M_C\t\t29\n#define CLKID_I2C_M_B\t\t30\n#define CLKID_I2C_M_A\t\t31\n#define CLKID_ACODEC\t\t32\n#define CLKID_OTP\t\t33\n#define CLKID_SD_EMMC_A\t\t34\n#define CLKID_USB_PHY\t\t35\n#define CLKID_USB_CTRL\t\t36\n#define CLKID_SYS_DSPB\t\t37\n#define CLKID_SYS_DSPA\t\t38\n#define CLKID_DMA\t\t39\n#define CLKID_IRQ_CTRL\t\t40\n#define CLKID_NIC\t\t41\n#define CLKID_GIC\t\t42\n#define CLKID_UART_C\t\t43\n#define CLKID_UART_B\t\t44\n#define CLKID_UART_A\t\t45\n#define CLKID_SYS_PSRAM\t\t46\n#define CLKID_RSA\t\t47\n#define CLKID_CORESIGHT\t\t48\n#define CLKID_AM2AXI_VAD\t49\n#define CLKID_AUDIO_VAD\t\t50\n#define CLKID_AXI_DMC\t\t51\n#define CLKID_AXI_PSRAM\t\t52\n#define CLKID_RAMB\t\t53\n#define CLKID_RAMA\t\t54\n#define CLKID_AXI_SPIFC\t\t55\n#define CLKID_AXI_NIC\t\t56\n#define CLKID_AXI_DMA\t\t57\n#define CLKID_CPU_CTRL\t\t58\n#define CLKID_ROM\t\t59\n#define CLKID_PROC_I2C\t\t60\n#define CLKID_DSPA_SEL\t\t61\n#define CLKID_DSPB_SEL\t\t62\n#define CLKID_DSPA_EN\t\t63\n#define CLKID_DSPA_EN_NIC\t64\n#define CLKID_DSPB_EN\t\t65\n#define CLKID_DSPB_EN_NIC\t66\n#define CLKID_RTC\t\t67\n#define CLKID_CECA_32K\t\t68\n#define CLKID_CECB_32K\t\t69\n#define CLKID_24M\t\t70\n#define CLKID_12M\t\t71\n#define CLKID_FCLK_DIV2_DIVN\t72\n#define CLKID_GEN\t\t73\n#define CLKID_SARADC_SEL\t74\n#define CLKID_SARADC\t\t75\n#define CLKID_PWM_A\t\t76\n#define CLKID_PWM_B\t\t77\n#define CLKID_PWM_C\t\t78\n#define CLKID_PWM_D\t\t79\n#define CLKID_PWM_E\t\t80\n#define CLKID_PWM_F\t\t81\n#define CLKID_SPICC\t\t82\n#define CLKID_TS\t\t83\n#define CLKID_SPIFC\t\t84\n#define CLKID_USB_BUS\t\t85\n#define CLKID_SD_EMMC\t\t86\n#define CLKID_PSRAM\t\t87\n#define CLKID_DMC\t\t88\n#define CLKID_SYS_A_SEL\t\t89\n#define CLKID_SYS_A_DIV\t\t90\n#define CLKID_SYS_A\t\t91\n#define CLKID_SYS_B_SEL\t\t92\n#define CLKID_SYS_B_DIV\t\t93\n#define CLKID_SYS_B\t\t94\n#define CLKID_DSPA_A_SEL\t95\n#define CLKID_DSPA_A_DIV\t96\n#define CLKID_DSPA_A\t\t97\n#define CLKID_DSPA_B_SEL\t98\n#define CLKID_DSPA_B_DIV\t99\n#define CLKID_DSPA_B\t\t100\n#define CLKID_DSPB_A_SEL\t101\n#define CLKID_DSPB_A_DIV\t102\n#define CLKID_DSPB_A\t\t103\n#define CLKID_DSPB_B_SEL\t104\n#define CLKID_DSPB_B_DIV\t105\n#define CLKID_DSPB_B\t\t106\n#define CLKID_RTC_32K_IN\t107\n#define CLKID_RTC_32K_DIV\t108\n#define CLKID_RTC_32K_XTAL\t109\n#define CLKID_RTC_32K_SEL\t110\n#define CLKID_CECB_32K_IN\t111\n#define CLKID_CECB_32K_DIV\t112\n#define CLKID_CECB_32K_SEL_PRE\t113\n#define CLKID_CECB_32K_SEL\t114\n#define CLKID_CECA_32K_IN\t115\n#define CLKID_CECA_32K_DIV\t116\n#define CLKID_CECA_32K_SEL_PRE\t117\n#define CLKID_CECA_32K_SEL\t118\n#define CLKID_DIV2_PRE\t\t119\n#define CLKID_24M_DIV2\t\t120\n#define CLKID_GEN_SEL\t\t121\n#define CLKID_GEN_DIV\t\t122\n#define CLKID_SARADC_DIV\t123\n#define CLKID_PWM_A_SEL\t\t124\n#define CLKID_PWM_A_DIV\t\t125\n#define CLKID_PWM_B_SEL\t\t126\n#define CLKID_PWM_B_DIV\t\t127\n#define CLKID_PWM_C_SEL\t\t128\n#define CLKID_PWM_C_DIV\t\t129\n#define CLKID_PWM_D_SEL\t\t130\n#define CLKID_PWM_D_DIV\t\t131\n#define CLKID_PWM_E_SEL\t\t132\n#define CLKID_PWM_E_DIV\t\t133\n#define CLKID_PWM_F_SEL\t\t134\n#define CLKID_PWM_F_DIV\t\t135\n#define CLKID_SPICC_SEL\t\t136\n#define CLKID_SPICC_DIV\t\t137\n#define CLKID_SPICC_SEL2\t138\n#define CLKID_TS_DIV\t\t139\n#define CLKID_SPIFC_SEL\t\t140\n#define CLKID_SPIFC_DIV\t\t141\n#define CLKID_SPIFC_SEL2\t142\n#define CLKID_USB_BUS_SEL\t143\n#define CLKID_USB_BUS_DIV\t144\n#define CLKID_SD_EMMC_SEL\t145\n#define CLKID_SD_EMMC_DIV\t146\n#define CLKID_SD_EMMC_SEL2\t147\n#define CLKID_PSRAM_SEL\t\t148\n#define CLKID_PSRAM_DIV\t\t149\n#define CLKID_PSRAM_SEL2\t150\n#define CLKID_DMC_SEL\t\t151\n#define CLKID_DMC_DIV\t\t152\n#define CLKID_DMC_SEL2\t\t153\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}