

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_63_5'
================================================================
* Date:           Sun Feb 25 00:20:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.440 us|  0.440 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_5  |       20|       20|         6|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_cast1_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast1_cast"   --->   Operation 10 'read' 'p_cast1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_cast1_cast_cast = sext i62 %p_cast1_cast_read"   --->   Operation 11 'sext' 'p_cast1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 256, void @empty_10, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i5 %indvars_iv"   --->   Operation 15 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%exitcond3 = icmp_eq  i5 %indvars_iv_load, i5 16"   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.09ns)   --->   "%indvars_iv_next = add i5 %indvars_iv_load, i5 1"   --->   Operation 17 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %for.inc47.split, void %for.end49.exitStub"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i5 %indvars_iv_load"   --->   Operation 19 'zext' 'indvars_iv_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vla_u9_23fixp1_addr = getelementptr i23 %vla_u9_23fixp1, i64 0, i64 %indvars_iv_cast"   --->   Operation 20 'getelementptr' 'vla_u9_23fixp1_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.14ns)   --->   "%vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr"   --->   Operation 21 'load' 'vla_u9_23fixp1_load' <Predicate = (!exitcond3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 16> <RAM>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next, i5 %indvars_iv"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond3)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 23 [1/2] (1.14ns)   --->   "%vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr"   --->   Operation 23 'load' 'vla_u9_23fixp1_load' <Predicate = (!exitcond3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_16 = zext i23 %vla_u9_23fixp1_load"   --->   Operation 24 'zext' 'tmp_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (9.54ns)   --->   "%tmp_1 = uitofp i32 %tmp_16"   --->   Operation 25 'uitofp' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.54>
ST_3 : Operation 26 [1/2] (9.54ns)   --->   "%tmp_1 = uitofp i32 %tmp_16"   --->   Operation 26 'uitofp' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.46>
ST_4 : Operation 27 [2/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 1.19209e-07"   --->   Operation 27 'fmul' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast1_cast_cast"   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 1.19209e-07"   --->   Operation 32 'fmul' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_16 = bitcast i32 %tmp_2"   --->   Operation 34 'bitcast' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %empty_16, i4 15"   --->   Operation 35 'write' 'write_ln0' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv') [4]  (0 ns)
	'load' operation ('indvars_iv_load') on local variable 'indvars_iv' [11]  (0 ns)
	'add' operation ('indvars_iv_next') [17]  (1.1 ns)
	'store' operation ('store_ln0') of variable 'indvars_iv_next' on local variable 'indvars_iv' [29]  (0.844 ns)

 <State 2>: 10.7ns
The critical path consists of the following:
	'load' operation ('vla_u9_23fixp1_load') on array 'vla_u9_23fixp1' [23]  (1.15 ns)
	'uitofp' operation ('tmp_1') [25]  (9.55 ns)

 <State 3>: 9.55ns
The critical path consists of the following:
	'uitofp' operation ('tmp_1') [25]  (9.55 ns)

 <State 4>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_2') [26]  (8.46 ns)

 <State 5>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_2') [26]  (8.46 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [28]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
