<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Serial_7seg</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Serial_7seg_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1d5ada9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Serial_7seg_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b1d5ada9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c15d0dce</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>TX</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Serial_7seg_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TTL_serial.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TTL_user_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Serial_7seg_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2a4bfda1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Serial_7seg_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TTL_serial.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TTL_user_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Serial_7seg_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Serial_7seg_v1_0/data/Serial_7seg.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Serial_7seg_v1_0/data/Serial_7seg.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Serial_7seg_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Serial_7seg_v1_0/src/Serial_7seg.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Serial_7seg_v1_0/src/Serial_7seg.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Serial_7seg_v1_0/src/Serial_7seg_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Serial_7seg_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Serial driver for 7 segment display (16 bit input)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Serial_7seg_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Serial_7seg_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-12-11T23:21:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efaec96_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcadd69_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac4be6b_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a81593_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af09d32_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd8b1d_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5825a0f8_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ee4b24_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed4ce55_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6240f370_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214ef20b_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5379c19a_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d35593e_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3885b8d_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdf16af_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8d43c9_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc532b0_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40804e3b_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a839792_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33adce76_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71da9c5c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b581ebf_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9c500d_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532e924c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a13b4bb_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6dd2d8_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b0a035_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cb748f_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277226a5_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de715bf_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1c353f_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e694e7_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31007658_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd9495a_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d57d81_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8b289e_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e074f18_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd3c7dc_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0a7c25_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753e9cb5_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42caa689_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e262e40_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0d4e87_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64be9605_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba685b6_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659fa0f_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141eb8dd_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799c6aa1_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c35145d_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4ec31c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59411d05_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17460735_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bd5e90_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3634244c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf6335d_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e4b55a_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b3d2a7_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fadd62_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e583be5_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef6b6ab_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2ef760_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edc4d7b_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef3affd_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255ff13a_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e047e4_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a211b4_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e5ef40_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3289d795_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9c82f1_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4519cb6c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628665d7_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee7cf79_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3857ee_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ab1bd4_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30565d6d_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbf64a_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a5ff52_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf7d185_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580aac47_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e288981_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11034811_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456636b6_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2454d3_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a69405_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e45170f_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad290ec_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7b46_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce79951_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca74670_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6b3a63_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c529899_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd02ddc_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc11317_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d690b8f_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cac00c0_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12188e38_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c41e5c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d167c94_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5453fbe1_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af107d5_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1f18ed_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2622cb03_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6a6f9_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3f426c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a64f592_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c19a9c_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657be45d_ARCHIVE_LOCATION">d:/school/sem7/EE365/Exams/ip_repo/Serial_7seg_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1941fa9d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a1b3e9e4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="45245588"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
