Version{
 2.0
}
FileType{
 Design
}
Database{
 path{
  ./
 }
 sufix{
  pdb
 }
 type{
  ASIP Meister DataFile
 }

}
Preference{
 Version{
  1.0
 }

}
AbsLevelArch{
 Complete{
  ON
 }
 CPUtype{
  midTitle{
   CPU_type
  }
  label{
   CPU type
  }
  method{
   radiobutton  Pipeline
  }
  select{
   Pipeline
  }
  Pipeline{
   midTitle{
    Pipeline_architecture
   }
   StageNum{
    midTitle{
     Number_of_stages
    }
    label{
     Num. of Stages
    }
    method{
     factor stage
    }
    unit{
     
    }
    select{
     5
    }

   }
   CommonStageNum{
    midTitle{
     Number_of_common_stages
    }
    label{
     Num. of Common Stages
    }
    method{
     integer
    }
    unit{
     
    }
    select{
     0
    }

   }
   DecodeStage{
    midTitle{
     
    }
    label{
     Decode Stage
    }
    method{
     integer
    }
    unit{
     [-th]
    }
    select{
     2
    }

   }
   StageDef{
    midTitle{
     Stage_Definition
    }
    method{
     dylist stage
    }
    stage{
     midTitle{
      stage
     }
     1{
      midTitle{
       stage1
      }
      label{
       1
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       IF,1,fetch
      }

     }
     2{
      midTitle{
       stage2
      }
      label{
       2
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       ID,1,decode
      }

     }
     3{
      midTitle{
       stage3
      }
      label{
       3
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       EXE,1,exec
      }

     }
     4{
      midTitle{
       stage4
      }
      label{
       4
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       MEM,1,memory_read & memory_write
      }

     }
     5{
      midTitle{
       stage5
      }
      label{
       5
      }
      method{
       specified
      }
      unit{
       [cycle]
      }
      select{
       WB,1,register_write
      }

     }

    }

   }
   MultiscInterlock{
    midTitle{
     Multi_cycle_interlock
    }
    label{
     Multi cycle interlock
    }
    method{
     radiobutton Yes No
    }
    select{
     Yes
    }
    enable{
     false
    }

   }
   DataHazInterlock{
    midTitle{
     Data_hazard_interlock
    }
    label{
     Data hazard interlock
    }
    method{
     radiobutton Yes No
    }
    select{
     Yes
    }
    enable{
     false
    }

   }
   RegBypass{
    midTitle{
     Register_bypass
    }
    label{
     Register Bypass
    }
    method{
     radiobutton Yes No
    }
    select{
     Yes
    }
    enable{
     false
    }

   }
   DlydBranch{
    midTitle{
     Delayed_branch
    }
    label{
     Delayed branch
    }
    method{
     radiobutton Yes No
    }
    select{
     No
    }
    Yes{
     midTitle{
      Number_of_exec_delayed_slot
     }
     DelaySlot{
      midTitle{
       number
      }
      label{
       Num. of delayed slot
      }
      method{
       integer
      }
      unit{
       [instruction]
      }
      select{
       1
      }

     }

    }

   }

  }

 }
 MAXInstBitWidth{
  midTitle{
   MAX_instruction_bit_width
  }
  label{
   Max inst. bit width
  }
  method{
   integer
  }
  unit{
   [bit]
  }
  select{
   32
  }

 }
 Projectname{
  midTitle{
   
  }
  label{
   Project name
  }
  method{
   entry
  }
  select{
   ASIP Meister Project (Dummy)
  }

 }
 FhmWorkname{
  midTitle{
   Fhm_workname
  }
  label{
   Fhm workname
  }
  method{
   entry
  }
  select{
   peas
  }
  enable{
   false
  }

 }
 Revision{
  midTitle{
   
  }
  label{
   Revision No.
  }
  method{
   message
  }
  select{
   ver 1.0 : ASIP Meister Project
  }

 }
 DesignConst{
  midTitle{
   
  }
  method{
   list Design_Goal
  }
  Design_Goal{
   midTitle{
    construciton
   }
   Area{
    midTitle{
     Goal_area
    }
    label{
     Goal Area
    }
    method{
     integer
    }
    unit{
     [gates]
    }
    select{
     30000
    }

   }
   Delay{
    midTitle{
     Goal_delay
    }
    label{
     Goal Delay
    }
    method{
     integer
    }
    unit{
     [ns]
    }
    select{
     13
    }

   }
   PowerS{
    midTitle{
     Goal_power_S
    }
    label{
     Goal Power S
    }
    method{
     integer
    }
    unit{
     [uW/MHz]
    }
    select{
     45000
    }

   }

  }

 }
 Priority{
  midTitle{
   Priority
  }
  label{
   Design Priority
  }
  method{
   radiobutton Area Performance Power
  }
  select{
   Area
  }

 }
 MAXDataBitWidth{
  midTitle{
   MAX_data_width
  }
  label{
   Max data bit width
  }
  method{
   integer
  }
  unit{
   [bit]
  }
  select{
   32
  }

 }

}
EntityDecl{
 Complete{
  ON
 }
 ComponentName{
  CPU
 }
 Entity{
  1{
   valid{
    true
   }
   name{
    CLK
   }
   type{
    in
   }
   entity{
    std_logic
   }
   attribute{
    clock
   }

  }
  2{
   valid{
    true
   }
   name{
    Reset
   }
   type{
    in
   }
   entity{
    std_logic
   }
   attribute{
    reset
   }

  }
  3{
   valid{
    true
   }
   name{
    instAB
   }
   type{
    out
   }
   entity{
    std_logic_vector(31 downto 0)
   }
   attribute{
    instruction_memory_address_bus
   }

  }
  4{
   valid{
    true
   }
   name{
    instDB
   }
   type{
    in
   }
   entity{
    std_logic_vector(31 downto 0)
   }
   attribute{
    instruction_memory_data_bus
   }

  }
  5{
   valid{
    true
   }
   name{
    DataAB
   }
   type{
    out
   }
   entity{
    std_logic_vector(31 downto 0)
   }
   attribute{
    data_memory_address_bus
   }

  }
  6{
   valid{
    true
   }
   name{
    DataDB
   }
   type{
    inout
   }
   entity{
    std_logic_vector(31 downto 0)
   }
   attribute{
    data_memory_data_bus
   }

  }
  7{
   valid{
    true
   }
   name{
    DataReq
   }
   type{
    out
   }
   entity{
    std_logic
   }
   attribute{
    data_memory_request_bus
   }

  }
  8{
   valid{
    true
   }
   name{
    DataAck
   }
   type{
    in
   }
   entity{
    std_logic
   }
   attribute{
    data_memory_acknowledge_bus
   }

  }
  9{
   valid{
    true
   }
   name{
    dataWin
   }
   type{
    out
   }
   entity{
    std_logic_vector(3 downto 0)
   }
   attribute{
    data_memory_write_mode_bus
   }

  }
  10{
   valid{
    false
   }
   name{
    
   }
   type{
    out
   }
   entity{
    
   }
   attribute{
    $Unspecified
   }

  }

 }

}
ResourceDecl{
 Complete{
  ON
 }
 Instance{
  PC{
   valid{
    true
   }
   class{
    name{
     pcu
    }
    modelpath{
     /workdb/peas/
    }
    use{
     Prog. Counter
    }
    parameter{
     bit_width{
      32
     }
     increment_step{
      4
     }
     adder_algorithm{
      cla
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  IR{
   valid{
    true
   }
   class{
    name{
     register
    }
    modelpath{
     /basicfhmdb/storage/
    }
    use{
     Inst. Register
    }
    parameter{
     bit_width{
      32
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  IMAU{
   valid{
    true
   }
   class{
    name{
     imau
    }
    modelpath{
     /workdb/peas/
    }
    use{
     Inst. Memory
    }
    parameter{
     bit_width{
      32
     }
     address_space{
      32
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  DMAU{
   valid{
    true
   }
   class{
    name{
     dmau
    }
    modelpath{
     /workdb/peas/
    }
    use{
     Data Memory
    }
    parameter{
     bit_width{
      32
     }
     address_space{
      32
     }
     access_width{
      8
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  GPR{
   valid{
    true
   }
   class{
    name{
     registerfile
    }
    modelpath{
     /basicfhmdb/storage/
    }
    use{
     Register File
    }
    parameter{
     bit_width{
      32
     }
     num_register{
      32
     }
     num_read_port{
      2
     }
     num_write_port{
      1
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  ALU0{
   valid{
    true
   }
   class{
    name{
     alu
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      32
     }
     algorithm{
      cla
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  EXT0{
   valid{
    true
   }
   class{
    name{
     extender
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      16
     }
     bit_width_out{
      32
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  MUL0{
   valid{
    true
   }
   class{
    name{
     multiplier
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      32
     }
     algorithm{
      seq
     }
     adder_algorithm{
      cla
     }
     data_type{
      two_complement
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  DIV0{
   valid{
    true
   }
   class{
    name{
     divider
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      32
     }
     algorithm{
      seq
     }
     adder_algorithm{
      cla
     }
     data_type{
      two_complement
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  SFT0{
   valid{
    true
   }
   class{
    name{
     shifter
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      32
     }
     amount{
      variable
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }
  EXT1{
   valid{
    true
   }
   class{
    name{
     extender
    }
    modelpath{
     /basicfhmdb/computational/
    }
    use{
     (unspecified)
    }
    parameter{
     bit_width{
      28
     }
     bit_width_out{
      32
     }

    }

   }
   Simulation{
    Behavior
   }
   Synthesis{
    Gate
   }
   Comment{
    
   }

  }

 }

}
StorageSpec{
 Complete{
  ON
 }
 RegisterFile{
  Before{
   0{
    Name{
     GPR[asc]
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     [bin-asc]
    }

   }

  }
  After{
   0{
    Name{
     GPR0
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     0
    }
    Usage{
     zero-reg
    }
    Location{
     original
    }
    Binary{
     00000
    }

   }
   1{
    Name{
     GPR1
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     1
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00001
    }

   }
   2{
    Name{
     GPR2
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     2
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00010
    }

   }
   3{
    Name{
     GPR3
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     3
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00011
    }

   }
   4{
    Name{
     GPR4
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     4
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00100
    }

   }
   5{
    Name{
     GPR5
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     5
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00101
    }

   }
   6{
    Name{
     GPR6
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     6
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00110
    }

   }
   7{
    Name{
     GPR7
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     7
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     00111
    }

   }
   8{
    Name{
     GPR8
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     8
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01000
    }

   }
   9{
    Name{
     GPR9
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     9
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01001
    }

   }
   10{
    Name{
     GPR10
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     10
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01010
    }

   }
   11{
    Name{
     GPR11
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     11
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01011
    }

   }
   12{
    Name{
     GPR12
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     12
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01100
    }

   }
   13{
    Name{
     GPR13
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     13
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01101
    }

   }
   14{
    Name{
     GPR14
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     14
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01110
    }

   }
   15{
    Name{
     GPR15
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     15
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     01111
    }

   }
   16{
    Name{
     GPR16
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     16
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10000
    }

   }
   17{
    Name{
     GPR17
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     17
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10001
    }

   }
   18{
    Name{
     GPR18
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     18
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10010
    }

   }
   19{
    Name{
     GPR19
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     19
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10011
    }

   }
   20{
    Name{
     GPR20
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     20
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10100
    }

   }
   21{
    Name{
     GPR21
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     21
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10101
    }

   }
   22{
    Name{
     GPR22
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     22
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10110
    }

   }
   23{
    Name{
     GPR23
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     23
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     10111
    }

   }
   24{
    Name{
     GPR24
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     24
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11000
    }

   }
   25{
    Name{
     GPR25
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     25
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11001
    }

   }
   26{
    Name{
     GPR26
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     26
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11010
    }

   }
   27{
    Name{
     GPR27
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     27
    }
    Usage{
     reg
    }
    Location{
     original
    }
    Binary{
     11011
    }

   }
   28{
    Name{
     GPR28
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     28
    }
    Usage{
     link
    }
    Location{
     original
    }
    Binary{
     11100
    }

   }
   29{
    Name{
     GPR29
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     29
    }
    Usage{
     fp
    }
    Location{
     original
    }
    Binary{
     11101
    }

   }
   30{
    Name{
     GPR30
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     30
    }
    Usage{
     sp
    }
    Location{
     original
    }
    Binary{
     11110
    }

   }
   31{
    Name{
     GPR31
    }
    Class{
     GPR
    }
    Resource{
     GPR
    }
    Width{
     32
    }
    Num{
     31
    }
    Usage{
     return
    }
    Location{
     original
    }
    Binary{
     11111
    }

   }

  }

 }
 Register{
  0{
   Name{
    PC
   }
   Resource{
    PC
   }
   Width{
    32
   }
   Usage{
    pc
   }
   Location{
    original
   }

  }
  1{
   Name{
    IR
   }
   Resource{
    IR
   }
   Width{
    32
   }
   Usage{
    ireg
   }
   Location{
    original
   }

  }

 }
 Memory{
  0{
   Name{
    IMEM
   }
   Resource{
    IMAU
   }
   Width{
    32
   }
   Usage{
    i-memory
   }
   Access{
    8
   }

  }
  1{
   Name{
    DMEM
   }
   Resource{
    DMAU
   }
   Width{
    32
   }
   Usage{
    d-memory
   }
   Access{
    8
   }

  }

 }

}
InstructionDecl{
 Complete{
  ON
 }
 MaxInstId{
  116
 }
 InstructionType{
  R_R  #1{
   Valid{
    true
   }
   Name{
    R_R
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      opecode
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs0
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs1
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs1
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      11
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rd
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rd
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    5{
     MSB{
      10
     }
     LSB{
      0
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      func
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }

   }

  }
  R_I  #1{
   Valid{
    true
   }
   Name{
    R_I
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      opecode
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs0
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rd
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rd
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      Immediate_data
     }
     Operand_Name{
      const
     }
     Element{
      Immediate
     }
     Reg_class{
      
     }

    }

   }

  }
  L_S  #1{
   Valid{
    true
   }
   Name{
    L_S
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      opecode
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RIwDisp
     }
     Operand_Name{
      addr
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rd
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rd
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      RIwDisp
     }
     Operand_Name{
      addr
     }
     Element{
      Displacement
     }
     Reg_class{
      
     }

    }

   }

  }
  B  #1{
   Valid{
    true
   }
   Name{
    B
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      opecode
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs0
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      binary
     }
     Value{
      00000
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      PCrelative_address
     }
     Operand_Name{
      const
     }
     Element{
      Symbol
     }
     Reg_class{
      
     }

    }

   }

  }
  J  #1{
   Valid{
    true
   }
   Name{
    J
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      opecode
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      Absolute_address
     }
     Operand_Name{
      const
     }
     Element{
      Symbol
     }
     Reg_class{
      
     }

    }

   }

  }
  JR  #1{
   Valid{
    true
   }
   Name{
    JR
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      binary
     }
     Value{
      000000
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rs0
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rs0
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      11
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      binary
     }
     Value{
      0000000000
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    4{
     MSB{
      10
     }
     LSB{
      0
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      func
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }

   }

  }
  LHI  #1{
   Valid{
    true
   }
   Name{
    LHI
   }
   Entity{
    1{
     MSB{
      31
     }
     LSB{
      26
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      name
     }
     Value{
      opecode
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    2{
     MSB{
      25
     }
     LSB{
      21
     }
     FieldType{
      OP-code
     }
     FieldAttr{
      binary
     }
     Value{
      00000
     }
     Addr_mode{
      
     }
     Operand_Name{
      
     }
     Element{
      
     }
     Reg_class{
      
     }

    }
    3{
     MSB{
      20
     }
     LSB{
      16
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      rd
     }
     Addr_mode{
      RDirect
     }
     Operand_Name{
      rd
     }
     Element{
      Resource
     }
     Reg_class{
      GPR
     }

    }
    4{
     MSB{
      15
     }
     LSB{
      0
     }
     FieldType{
      Operand
     }
     FieldAttr{
      name
     }
     Value{
      const
     }
     Addr_mode{
      Immediate_data
     }
     Operand_Name{
      const
     }
     Element{
      Immediate
     }
     Reg_class{
      
     }

    }

   }

  }

 }
 Instruction{
  ADD  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    ADD
   }
   Id{
    56
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100000
    }

   }
   Format{
    ADD rs0 rs1 rd
   }

  }
  ADDU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    ADDU
   }
   Id{
    57
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100001
    }

   }
   Format{
    ADDU rs0 rs1 rd
   }

  }
  ADDI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    ADDI
   }
   Id{
    58
   }
   EditField{
    1{
     001000
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    ADDI rs0 const rd
   }

  }
  ADDUI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    ADDUI
   }
   Id{
    59
   }
   EditField{
    1{
     001001
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    ADDUI rs0 const rd
   }

  }
  SUB  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SUB
   }
   Id{
    60
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100010
    }

   }
   Format{
    SUB rs0 rs1 rd
   }

  }
  SUBU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SUBU
   }
   Id{
    61
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100011
    }

   }
   Format{
    SUBU rs0 rs1 rd
   }

  }
  SUBI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SUBI
   }
   Id{
    62
   }
   EditField{
    1{
     001010
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SUBI rs0 const rd
   }

  }
  SUBUI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SUBUI
   }
   Id{
    63
   }
   EditField{
    1{
     001011
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SUBUI rs0 const rd
   }

  }
  MULT  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    MULT
   }
   Id{
    64
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000011000
    }

   }
   Format{
    MULT rs0 rs1 rd
   }

  }
  MULTU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    MULTU
   }
   Id{
    65
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000011001
    }

   }
   Format{
    MULTU rs0 rs1 rd
   }

  }
  DIV  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    DIV
   }
   Id{
    66
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000011010
    }

   }
   Format{
    DIV rs0 rs1 rd
   }

  }
  DIVU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    DIVU
   }
   Id{
    67
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000011011
    }

   }
   Format{
    DIVU rs0 rs1 rd
   }

  }
  AND  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    AND
   }
   Id{
    68
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100100
    }

   }
   Format{
    AND rs0 rs1 rd
   }

  }
  ANDI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    ANDI
   }
   Id{
    69
   }
   EditField{
    1{
     001100
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    ANDI rs0 const rd
   }

  }
  OR  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    OR
   }
   Id{
    70
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100101
    }

   }
   Format{
    OR rs0 rs1 rd
   }

  }
  ORI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    ORI
   }
   Id{
    71
   }
   EditField{
    1{
     001101
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    ORI rs0 const rd
   }

  }
  XOR  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    XOR
   }
   Id{
    72
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000100110
    }

   }
   Format{
    XOR rs0 rs1 rd
   }

  }
  XORI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    XORI
   }
   Id{
    73
   }
   EditField{
    1{
     001110
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    XORI rs0 const rd
   }

  }
  SLL  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SLL
   }
   Id{
    74
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000000000
    }

   }
   Format{
    SLL rs0 rs1 rd
   }

  }
  SRL  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SRL
   }
   Id{
    75
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000000010
    }

   }
   Format{
    SRL rs0 rs1 rd
   }

  }
  SRA  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SRA
   }
   Id{
    76
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000000011
    }

   }
   Format{
    SRA rs0 rs1 rd
   }

  }
  SLLI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SLLI
   }
   Id{
    77
   }
   EditField{
    1{
     010000
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SLLI rs0 const rd
   }

  }
  SRLI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SRLI
   }
   Id{
    78
   }
   EditField{
    1{
     010001
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SRLI rs0 const rd
   }

  }
  SRAI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SRAI
   }
   Id{
    79
   }
   EditField{
    1{
     010010
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SRAI rs0 const rd
   }

  }
  SLT  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SLT
   }
   Id{
    80
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000101010
    }

   }
   Format{
    SLT rs0 rs1 rd
   }

  }
  SGT  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SGT
   }
   Id{
    81
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000101011
    }

   }
   Format{
    SGT rs0 rs1 rd
   }

  }
  SLE  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SLE
   }
   Id{
    82
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000101100
    }

   }
   Format{
    SLE rs0 rs1 rd
   }

  }
  SGE  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SGE
   }
   Id{
    83
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000101101
    }

   }
   Format{
    SGE rs0 rs1 rd
   }

  }
  SEQ  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SEQ
   }
   Id{
    84
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000101110
    }

   }
   Format{
    SEQ rs0 rs1 rd
   }

  }
  SNE  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SNE
   }
   Id{
    85
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000101111
    }

   }
   Format{
    SNE rs0 rs1 rd
   }

  }
  SLTI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SLTI
   }
   Id{
    86
   }
   EditField{
    1{
     011010
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SLTI rs0 const rd
   }

  }
  SGTI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SGTI
   }
   Id{
    87
   }
   EditField{
    1{
     011011
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SGTI rs0 const rd
   }

  }
  SLEI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SLEI
   }
   Id{
    88
   }
   EditField{
    1{
     011100
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SLEI rs0 const rd
   }

  }
  SGEI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SGEI
   }
   Id{
    89
   }
   EditField{
    1{
     011101
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SGEI rs0 const rd
   }

  }
  SEQI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SEQI
   }
   Id{
    90
   }
   EditField{
    1{
     011110
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SEQI rs0 const rd
   }

  }
  SNEI  #1{
   Type{
    R_I  #1
   }
   Valid{
    true
   }
   Name{
    SNEI
   }
   Id{
    91
   }
   EditField{
    1{
     011111
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SNEI rs0 const rd
   }

  }
  LHI  #1{
   Type{
    LHI  #1
   }
   Valid{
    true
   }
   Name{
    LHI
   }
   Id{
    109
   }
   EditField{
    1{
     001111
    }
    2{
     00000
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    LHI const rd
   }

  }
  LB  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    LB
   }
   Id{
    93
   }
   EditField{
    1{
     100000
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    LB addr rd
   }

  }
  LH  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    LH
   }
   Id{
    94
   }
   EditField{
    1{
     100001
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    LH addr rd
   }

  }
  LW  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    LW
   }
   Id{
    95
   }
   EditField{
    1{
     100011
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    LW addr rd
   }

  }
  LBU  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    LBU
   }
   Id{
    96
   }
   EditField{
    1{
     100100
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    LBU addr rd
   }

  }
  LHU  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    LHU
   }
   Id{
    97
   }
   EditField{
    1{
     100101
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    LHU addr rd
   }

  }
  SB  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    SB
   }
   Id{
    98
   }
   EditField{
    1{
     101000
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SB rd addr
   }

  }
  SH  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    SH
   }
   Id{
    99
   }
   EditField{
    1{
     101001
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SH rd addr
   }

  }
  SW  #1{
   Type{
    L_S  #1
   }
   Valid{
    true
   }
   Name{
    SW
   }
   Id{
    100
   }
   EditField{
    1{
     101011
    }
    2{
     rs0
    }
    3{
     rd
    }
    4{
     const
    }

   }
   Format{
    SW rd addr
   }

  }
  BEQZ  #1{
   Type{
    B  #1
   }
   Valid{
    true
   }
   Name{
    BEQZ
   }
   Id{
    101
   }
   EditField{
    1{
     000100
    }
    2{
     rs0
    }
    3{
     00000
    }
    4{
     const
    }

   }
   Format{
    BEQZ rs0  const
   }

  }
  BNEZ  #1{
   Type{
    B  #1
   }
   Valid{
    true
   }
   Name{
    BNEZ
   }
   Id{
    102
   }
   EditField{
    1{
     000101
    }
    2{
     rs0
    }
    3{
     00000
    }
    4{
     const
    }

   }
   Format{
    BNEZ rs0 const
   }

  }
  J  #1{
   Type{
    J  #1
   }
   Valid{
    true
   }
   Name{
    J
   }
   Id{
    103
   }
   EditField{
    1{
     000010
    }
    2{
     const
    }

   }
   Format{
    J const
   }

  }
  JAL  #1{
   Type{
    J  #1
   }
   Valid{
    true
   }
   Name{
    JAL
   }
   Id{
    104
   }
   EditField{
    1{
     000011
    }
    2{
     const
    }

   }
   Format{
    JAL const
   }

  }
  JR  #1{
   Type{
    JR  #1
   }
   Valid{
    true
   }
   Name{
    JR
   }
   Id{
    107
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     0000000000
    }
    4{
     00000001000
    }

   }
   Format{
    JR rs0
   }

  }
  JALR  #1{
   Type{
    JR  #1
   }
   Valid{
    true
   }
   Name{
    JALR
   }
   Id{
    108
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     0000000000
    }
    4{
     00000001001
    }

   }
   Format{
    JALR rs0
   }

  }
  MOD  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    MOD
   }
   Id{
    111
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000011100
    }

   }
   Format{
    MOD rs0 rs1 rd
   }

  }
  MODU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    MODU
   }
   Id{
    112
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000011110
    }

   }
   Format{
    MODU rs0 rs1 rd
   }

  }
  SLTU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SLTU
   }
   Id{
    113
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000111010
    }

   }
   Format{
    SLTU rs0 rs1 rd
   }

  }
  SGTU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SGTU
   }
   Id{
    114
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000111011
    }

   }
   Format{
    SGTU rs0 rs1 rd
   }

  }
  SLEU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SLEU
   }
   Id{
    115
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000111100
    }

   }
   Format{
    SLEU rs0 rs1 rd
   }

  }
  SGEU  #1{
   Type{
    R_R  #1
   }
   Valid{
    true
   }
   Name{
    SGEU
   }
   Id{
    116
   }
   EditField{
    1{
     000000
    }
    2{
     rs0
    }
    3{
     rs1
    }
    4{
     rd
    }
    5{
     00000111101
    }

   }
   Format{
    SGEU rs0 rs1 rd
   }

  }

 }

}
OperationDesc{
 Complete{
  ON
 }
 InstBehavior{
  ADD  #1{
   id{
    56
   }
   cycle{
    1
   }
   description{
    rd = rs0 + rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  ADDU  #1{
   id{
    57
   }
   cycle{
    1
   }
   description{
    rd = rs0 + rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  ADDI  #1{
   id{
    58
   }
   cycle{
    1
   }
   description{
    rd = rs0 + const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  ADDUI  #1{
   id{
    59
   }
   cycle{
    1
   }
   description{
    rd = rs0 + const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      UInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  SUB  #1{
   id{
    60
   }
   cycle{
    1
   }
   description{
    rd = rs0 - rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SUBU  #1{
   id{
    61
   }
   cycle{
    1
   }
   description{
    rd = rs0 - rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  SUBI  #1{
   id{
    62
   }
   cycle{
    1
   }
   description{
    rd = rs0 - const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SUBUI  #1{
   id{
    63
   }
   cycle{
    1
   }
   description{
    rd = rs0 - const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      UInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  MULT  #1{
   id{
    64
   }
   cycle{
    1
   }
   description{
    rd = rs0 * rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  MULTU  #1{
   id{
    65
   }
   cycle{
    1
   }
   description{
    rd = rs0 * rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  DIV  #1{
   id{
    66
   }
   cycle{
    1
   }
   description{
    rd = rs0 / rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  DIVU  #1{
   id{
    67
   }
   cycle{
    1
   }
   description{
    rd = rs0 / rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  AND  #1{
   id{
    68
   }
   cycle{
    1
   }
   description{
    rd = rs0 & rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  ANDI  #1{
   id{
    69
   }
   cycle{
    1
   }
   description{
    rd = rs0 & const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      Int15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  OR  #1{
   id{
    70
   }
   cycle{
    1
   }
   description{
    rd = rs0 | rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  ORI  #1{
   id{
    71
   }
   cycle{
    1
   }
   description{
    rd = rs0 | const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      Int15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  XOR  #1{
   id{
    72
   }
   cycle{
    1
   }
   description{
    rd = rs0 ^ rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  XORI  #1{
   id{
    73
   }
   cycle{
    1
   }
   description{
    rd = rs0 ^ const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      Int15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SLL  #1{
   id{
    74
   }
   cycle{
    1
   }
   description{
    rd = rs0 << rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SRL  #1{
   id{
    75
   }
   cycle{
    1
   }
   description{
    rd = rs0 >> rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SRA  #1{
   id{
    76
   }
   cycle{
    1
   }
   description{
    rd = rs0 >>> rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SLLI  #1{
   id{
    77
   }
   cycle{
    1
   }
   description{
    rd = rs0 << const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      Int15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SRLI  #1{
   id{
    78
   }
   cycle{
    1
   }
   description{
    rd = rs0 >> const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      Int15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SRAI  #1{
   id{
    79
   }
   cycle{
    1
   }
   description{
    rd = rs0 >>> const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      Int15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SLT  #1{
   id{
    80
   }
   cycle{
    1
   }
   description{
    rd = rs0 < rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SGT  #1{
   id{
    81
   }
   cycle{
    1
   }
   description{
    rd = rs0 > rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SLE  #1{
   id{
    82
   }
   cycle{
    1
   }
   description{
    rd = rs0 <= rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SGE  #1{
   id{
    83
   }
   cycle{
    1
   }
   description{
    rd = rs0 >= rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SEQ  #1{
   id{
    84
   }
   cycle{
    1
   }
   description{
    rd = rs0 == rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SNE  #1{
   id{
    85
   }
   cycle{
    1
   }
   description{
    rd = rs0 != rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SLTI  #1{
   id{
    86
   }
   cycle{
    1
   }
   description{
    rd = rs0 < const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SGTI  #1{
   id{
    87
   }
   cycle{
    1
   }
   description{
    rd = rs0 > const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SLEI  #1{
   id{
    88
   }
   cycle{
    1
   }
   description{
    rd = rs0 <= const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SGEI  #1{
   id{
    89
   }
   cycle{
    1
   }
   description{
    rd = rs0 >= const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  SEQI  #1{
   id{
    90
   }
   cycle{
    1
   }
   description{
    rd = rs0 == const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  SNEI  #1{
   id{
    91
   }
   cycle{
    1
   }
   description{
    rd = rs0 != const;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      
     }
     datatype{
      SInt15to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  LHI  #1{
   id{
    109
   }
   cycle{
    1
   }
   description{
    rd = const << 16;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      const
     }
     usage{
      Immediate
     }
     addrmode{
      Immediate
     }
     datatype{
      UInt15to0
     }

    }
    2{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  LB  #1{
   id{
    93
   }
   cycle{
    1
   }
   description{
    rd = *addr;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      SInt7to0
     }

    }
    2{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt7to0
     }

    }

   }

  }
  LH  #1{
   id{
    94
   }
   cycle{
    1
   }
   description{
    rd = *addr;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      SInt15to0
     }

    }
    2{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt15to0
     }

    }

   }

  }
  LW  #1{
   id{
    95
   }
   cycle{
    1
   }
   description{
    rd = *addr;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  LBU  #1{
   id{
    96
   }
   cycle{
    1
   }
   description{
    rd = *addr;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      UInt7to0
     }

    }
    2{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt7to0
     }

    }

   }

  }
  LHU  #1{
   id{
    97
   }
   cycle{
    1
   }
   description{
    rd = *addr;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      UInt15to0
     }

    }
    2{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt15to0
     }

    }

   }

  }
  SB  #1{
   id{
    98
   }
   cycle{
    1
   }
   description{
    *addr = rd;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int7to0
     }

    }
    2{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      Int7to0
     }

    }

   }

  }
  SH  #1{
   id{
    99
   }
   cycle{
    1
   }
   description{
    *addr = rd;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int15to0
     }

    }
    2{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      Int15to0
     }

    }

   }

  }
  SW  #1{
   id{
    100
   }
   cycle{
    1
   }
   description{
    *addr = rd;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      addr
     }
     usage{
      d-memory
     }
     addrmode{
      [GPR,disp]:DMEM
     }
     datatype{
      Int31to0
     }

    }

   }

  }
  BEQZ  #1{
   id{
    101
   }
   cycle{
    1
   }
   description{
    if ( rs0 == 0 ) \{
  PC = PC + const;
\}
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      label
     }
     addrmode{
      
     }
     datatype{
      any
     }

    }
    3{
     opname{
      PC
     }
     usage{
      pc
     }
     addrmode{
      PC
     }
     datatype{
      any
     }

    }

   }

  }
  BNEZ  #1{
   id{
    102
   }
   cycle{
    1
   }
   description{
    if ( rs0 != 0 ) \{
  PC = PC + const;
\}
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      Int31to0
     }

    }
    2{
     opname{
      const
     }
     usage{
      label
     }
     addrmode{
      
     }
     datatype{
      any
     }

    }
    3{
     opname{
      PC
     }
     usage{
      pc
     }
     addrmode{
      PC
     }
     datatype{
      any
     }

    }

   }

  }
  J  #1{
   id{
    103
   }
   cycle{
    1
   }
   description{
    if ( always ) \{
  PC = const;
\}
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      const
     }
     usage{
      label
     }
     addrmode{
      
     }
     datatype{
      label
     }

    }
    2{
     opname{
      PC
     }
     usage{
      pc
     }
     addrmode{
      PC
     }
     datatype{
      any
     }

    }

   }

  }
  JAL  #1{
   id{
    104
   }
   cycle{
    1
   }
   description{
    if ( always ) \{
  LINK = Next(PC);
  PC = const;
\}
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      const
     }
     usage{
      label
     }
     addrmode{
      
     }
     datatype{
      label
     }

    }
    2{
     opname{
      PC
     }
     usage{
      pc
     }
     addrmode{
      PC
     }
     datatype{
      any
     }

    }
    3{
     opname{
      LINK
     }
     usage{
      link
     }
     addrmode{
      GPR28
     }
     datatype{
      any
     }

    }

   }

  }
  JR  #1{
   id{
    107
   }
   cycle{
    1
   }
   description{
    if ( always ) \{
  PC = rs0;
\}
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      any
     }

    }
    2{
     opname{
      PC
     }
     usage{
      pc
     }
     addrmode{
      PC
     }
     datatype{
      any
     }

    }

   }

  }
  JALR  #1{
   id{
    108
   }
   cycle{
    1
   }
   description{
    if ( always ) \{
  LINK = Next(PC);
  PC = rs0;
\}
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      any
     }

    }
    2{
     opname{
      PC
     }
     usage{
      pc
     }
     addrmode{
      PC
     }
     datatype{
      any
     }

    }
    3{
     opname{
      LINK
     }
     usage{
      link
     }
     addrmode{
      GPR28
     }
     datatype{
      any
     }

    }

   }

  }
  MOD  #1{
   id{
    111
   }
   cycle{
    1
   }
   description{
    rd = rs0 % rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      SInt31to0
     }

    }

   }

  }
  MODU  #1{
   id{
    112
   }
   cycle{
    1
   }
   description{
    rd = rs0 % rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  SLTU  #1{
   id{
    113
   }
   cycle{
    1
   }
   description{
    rd = rs0 < rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  SGTU  #1{
   id{
    114
   }
   cycle{
    1
   }
   description{
    rd = rs0 > rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  SLEU  #1{
   id{
    115
   }
   cycle{
    1
   }
   description{
    rd = rs0 <= rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }
  SGEU  #1{
   id{
    116
   }
   cycle{
    1
   }
   description{
    rd = rs0 >= rs1;
   }
   assertion{
    
   }
   comment{
    
   }
   Operand{
    1{
     opname{
      rs0
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    2{
     opname{
      rs1
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }
    3{
     opname{
      rd
     }
     usage{
      reg
     }
     addrmode{
      GPR
     }
     datatype{
      UInt31to0
     }

    }

   }

  }

 }
 ExceptionBehavior{
  reset{
   valid{
    true
   }
   type{
    Reset
   }
   cycle{
    1
   }
   description{
    
   }
   assertion{
    
   }
   comment{
    
   }
   condition{
    condition_type{
     Unselected
    }
    Reset{
     valid{
      true
     }
     active_value{
      1
     }

    }

   }
   mask{
    maskable{
     NO
    }
    register_name{
     Unselected
    }
    position{
     
    }
    register_value{
     
    }

   }

  }

 }

}
CdefinitionDecl{
 Complete{
  ON
 }
 C_data_type{
  0{
   type{
    char
   }
   alignment{
    8
   }
   size{
    8
   }

  }
  1{
   type{
    short
   }
   alignment{
    16
   }
   size{
    16
   }

  }
  2{
   type{
    int
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  3{
   type{
    long
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  4{
   type{
    float
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  5{
   type{
    double
   }
   alignment{
    64
   }
   size{
    64
   }

  }
  6{
   type{
    pointer
   }
   alignment{
    32
   }
   size{
    32
   }

  }
  7{
   type{
    struct
   }
   alignment{
    8
   }
   size{
    none
   }

  }
  8{
   type{
    stack
   }
   alignment{
    32
   }
   size{
    none
   }

  }
  9{
   type{
    data
   }
   alignment{
    8
   }
   size{
    none
   }

  }

 }
 Data_macro{
  Int7to0,
SInt7to0,
UInt7to0,
Int15to0,
SInt15to0,
UInt15to0,
Int31to0,
SInt31to0,
UInt31to0,
Int63to0,
SInt63to0,
UInt63to0,
 }
 C_struct_dec{
  a{
   0{
    type{
     int
    }
    pointer{
     no
    }
    member_name{
     a
    }

   }

  }

 }
 C_ckf_prototype{
  0{
   ckfname{
    
   }
   return_type{
    
   }
   parameter{
    
   }

  }

 }

}
MOD{
 Complete{
  ON
 }
 Common{
  COMMON{
   
  }

 }
 Instruction{
  ADD  #1{
   id{
    56
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    ALUEXEC(add, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  ADDU  #1{
   id{
    57
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    ALUEXEC(addu, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  ADDI  #1{
   id{
    58
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    ALUEXEC(add, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  ADDUI  #1{
   id{
    59
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    ALUEXEC(addu, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SUB  #1{
   id{
    60
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    ALUEXEC(sub, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SUBU  #1{
   id{
    61
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    ALUEXEC(subu, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SUBI  #1{
   id{
    62
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    ALUEXEC(sub, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SUBUI  #1{
   id{
    63
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    ALUEXEC(subu, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  MULT  #1{
   id{
    64
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    MUL(mul, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  MULTU  #1{
   id{
    65
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    MUL(mulu, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  DIV  #1{
   id{
    66
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    DIVIDE(div, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  DIVU  #1{
   id{
    67
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    DIVIDE(divu, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  AND  #1{
   id{
    68
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    ALUEXEC(and, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  ANDI  #1{
   id{
    69
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    ALUEXEC(and, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  OR  #1{
   id{
    70
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    ALUEXEC(or, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  ORI  #1{
   id{
    71
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    ALUEXEC(or, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  XOR  #1{
   id{
    72
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    ALUEXEC(xor, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  XORI  #1{
   id{
    73
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    ALUEXEC(or, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SLL  #1{
   id{
    74
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    SHIFT(sll, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SRL  #1{
   id{
    75
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    SHIFT(srl, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SRA  #1{
   id{
    76
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    SHIFT(sra, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SLLI  #1{
   id{
    77
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    SHIFT(sll, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SRLI  #1{
   id{
    78
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    SHIFT(srl, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SRAI  #1{
   id{
    79
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    SHIFT(sra, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SLT  #1{
   id{
    80
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    LT(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SGT  #1{
   id{
    81
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    GT(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SLE  #1{
   id{
    82
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    LE(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SGE  #1{
   id{
    83
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    GE(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SEQ  #1{
   id{
    84
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    EQ()
   }
   4{
    
   }
   5{
    
   }

  }
  SNE  #1{
   id{
    85
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    NE()
   }
   4{
    
   }
   5{
    
   }

  }
  SLTI  #1{
   id{
    86
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    LT(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SGTI  #1{
   id{
    87
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    GT(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SLEI  #1{
   id{
    88
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    LE(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SGEI  #1{
   id{
    89
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    GE(cmp)
   }
   4{
    
   }
   5{
    
   }

  }
  SEQI  #1{
   id{
    90
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    EQ()
   }
   4{
    
   }
   5{
    
   }

  }
  SNEI  #1{
   id{
    91
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    NE()
   }
   4{
    
   }
   5{
    
   }

  }
  LHI  #1{
   id{
    109
   }
   variable{
    wire [31:0]  result;
   }
   1{
    FETCH()
   }
   2{
    wire [15:0] zero16;

zero16 = \"0000000000000000\";
result = <const, zero16>;
   }
   3{
    
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  LB  #1{
   id{
    93
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    LOAD(lb)
   }
   4{
    
   }
   5{
    
   }

  }
  LH  #1{
   id{
    94
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    LOAD(lh)
   }
   4{
    
   }
   5{
    
   }

  }
  LW  #1{
   id{
    95
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    LOAD(load)
   }
   4{
    
   }
   5{
    
   }

  }
  LBU  #1{
   id{
    96
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    LOAD(lbu)
   }
   4{
    
   }
   5{
    
   }

  }
  LHU  #1{
   id{
    97
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR1READ1EXT(rs0, const)
   }
   3{
    LOAD(lhu)
   }
   4{
    
   }
   5{
    
   }

  }
  SB  #1{
   id{
    98
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    STORE(sb)
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  SH  #1{
   id{
    99
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    STORE(sh)
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  SW  #1{
   id{
    100
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    STORE(store)
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  BEQZ  #1{
   id{
    101
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    BRANCH(==)
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  BNEZ  #1{
   id{
    102
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    BRANCH(!=)
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  J  #1{
   id{
    103
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    JUMPADDR()
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  JAL  #1{
   id{
    104
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    JUMPADDR()
WRITELINKREG()
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  JR  #1{
   id{
    107
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    JUMP()
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  JALR  #1{
   id{
    108
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    JUMP()
WRITELINKREG()
   }
   3{
    
   }
   4{
    
   }
   5{
    
   }

  }
  MOD  #1{
   id{
    111
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    MODULO(div, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  MODU  #1{
   id{
    112
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    MODULO(divu, source0, source1)
   }
   4{
    
   }
   5{
    WRITEBACK(rd, result)
   }

  }
  SLTU  #1{
   id{
    113
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    LT(cmpu)
   }
   4{
    
   }
   5{
    
   }

  }
  SGTU  #1{
   id{
    114
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    GT(cmpu)
   }
   4{
    
   }
   5{
    
   }

  }
  SLEU  #1{
   id{
    115
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    LE(cmpu)
   }
   4{
    
   }
   5{
    
   }

  }
  SGEU  #1{
   id{
    116
   }
   variable{
    
   }
   1{
    FETCH()
   }
   2{
    GPR2READ(rs0, rs1)
   }
   3{
    GE(cmpu)
   }
   4{
    
   }
   5{
    
   }

  }

 }
 Exception{
  reset{
   variable{
    
   }
   1{
    null = PC.reset();
null = GPR.reset();
null = IR.reset();
   }

  }

 }
 Macro{
  FETCH(){
   variable{
    
   }
   1{
    wire [31:0]  current_pc;
wire [31:0]  inst;

current_pc = PC.read();
inst = IMAU.read(current_pc);
null = IR.write(inst);
null = PC.inc();
   }

  }
  GPR2READ(arg1,arg2){
   variable{
    wire [31:0]  source0;
wire [31:0]  source1;
   }
   1{
    source0 = GPR.read0(arg1);
source1 = GPR.read1(arg2);
   }

  }
  SHIFT(ope,src1,src2){
   variable{
    wire [31:0]  result;
   }
   1{
    wire [4:0]  shamt;

shamt = src2[4:0];
result = SFT0.ope(src1, shamt);
   }

  }
  WRITEBACK(arg1,arg2){
   variable{
    
   }
   1{
    null = GPR.write0(arg1, arg2);
   }

  }
  JUMP(){
   variable{
    wire [31:0]  target;
   }
   1{
    target = GPR.read0(rs0);
   }
   2{
    null = PC.write(target);
   }

  }
  WRITELINKREG(){
   variable{
    wire [31:0]  link;
   }
   1{
    link = PC.read();
   }
   2{
    
   }
   3{
    
   }
   4{
    wire [4:0]  reg_num;

reg_num = \"11100\";
null = GPR.write0(reg_num, link);
   }

  }
  MUL(ope,arg1,arg2){
   variable{
    wire [31:0]  result;
   }
   1{
    wire [63:0]  tmp_result;

tmp_result = MUL0.ope(arg1, arg2);
result = tmp_result[31:0];
   }

  }
  DIVIDE(ope,arg1,arg2){
   variable{
    wire [31:0]  result;
wire [31:0]  mod_result;
   }
   1{
    wire div_flag;

<result, mod_result, div_flag> = DIV0.ope(arg1, arg2);
   }

  }
  ALUEXEC(ope,arg1,arg2){
   variable{
    wire [31:0]  result;
   }
   1{
    wire [3:0]  flag;

<result, flag> = ALU0.ope(arg1, arg2);
   }

  }
  COMP(){
   variable{
    wire [3:0] flag;
   }
   1{
    flag = ALU0.cmp(source0,source1);
   }
   2{
    
   }
   3{
    wire [2:0]   tmp_flag;
wire           cond1;
wire           cond2;
wire           cond3;
wire           cond4;
wire           cond;
wire [30:0] zero31;
wire [31:0] result;
wire [2:0]   tmp_flag1;
wire           tmp_flag2;
wire [1:0]   tmp_flag3;
wire [2:0]   tmp_flag4;

zero31 = \"0000000000000000000000000000000\";
   }

  }
  JUMPADDR(){
   variable{
    wire [31:0]  temp_pc;
wire [31:0]  offset;
   }
   1{
    wire [1:0]  zero2;
wire [27:0]  ext_const;

temp_pc = PC.read();
zero2 = \"00\";
ext_const = <const, zero2>;
offset = EXT1.sign(ext_const);
   }
   2{
    wire [31:0]  target;
wire [3:0]  flag;

<target, flag> = ALU0.add(temp_pc, offset);
null = PC.write(target);
   }

  }
  BRANCH(ope){
   variable{
    wire [31:0] temp_pc;
wire [31:0] offset;
wire [31:0] source0;
   }
   1{
    wire [31:0] ext_Const;
wire [1:0]   zero2;
wire [29:0] temp_offset;

source0           = GPR.read0(rs0);
ext_Const          = EXT0.sign(const);
zero2               = \"00\";
temp_offset     = ext_Const[29:0];
offset               = <temp_offset, zero2>;
temp_pc          =  PC.read();
   }
   2{
    wire           cond;
wire [31:0] target;
wire [3:0]   flag;

cond    = source0 ope \"00000000000000000000000000000000\";
<target,flag>   = ALU0.add(temp_pc, offset);
null      = [cond] PC.write(target);
   }

  }
  GPR1READ1EXT(arg1,arg2){
   variable{
    wire [31:0] source0;
wire [31:0] source1;
   }
   1{
    source0 = GPR.read0(arg1);
source1 = EXT0.sign(arg2);
   }

  }
  LOAD(ope){
   variable{
    wire [31:0] addr;
wire [31:0] result;
   }
   1{
    wire [3:0] flag;
<addr,flag> = ALU0.add(source0,source1);
   }
   2{
    wire addr_err;
<result, addr_err> = DMAU.ope(addr);
  /* result is 32bit data. already extended*/
   }
   3{
    null = GPR.write0(rd, result);
   }

  }
  STORE(ope){
   variable{
    wire [31:0] data;
wire [31:0] base;
wire [31:0] offset;
wire [31:0] addr;
   }
   1{
    data   = GPR.read0(rd);
base   = GPR.read1(rs0);
offset = EXT0.sign(const);
   }
   2{
    wire [3:0] flag;

<addr, flag> = ALU0.add(base,offset);
   }
   3{
    wire addr_err;
addr_err = DMAU.ope(addr,data);
   }

  }
  EQ(){
   variable{
    wire [3:0] flag;
   }
   1{
    flag = ALU0.cmp(source0,source1);
   }
   2{
    
   }
   3{
    wire           cond;
wire [30:0] zero31;
wire [31:0] result;

zero31 = \"0000000000000000000000000000000\";

cond  = flag  == \"1100\";
result = <zero31, cond>;
null    = GPR.write0(rd,result);
   }

  }
  NE(){
   variable{
    wire [3:0] flag;
   }
   1{
    flag = ALU0.cmp(source0,source1);
   }
   2{
    
   }
   3{
    wire           cond;
wire [30:0] zero31;
wire [31:0] result;


zero31 = \"0000000000000000000000000000000\";

cond  = flag  != \"1100\";
result = <zero31, cond>;
null    = GPR.write0(rd,result);
   }

  }
  MODULO(ope,arg1,arg2){
   variable{
    wire [31:0]  result;
wire [31:0]  div_result;
   }
   1{
    wire div_flag;

<div_result, result, div_flag> = DIV0.ope(arg1, arg2);
   }

  }
  LT(ope){
   variable{
    wire [3:0] flag;
   }
   1{
    flag = ALU0.ope(source0,source1);
   }
   2{
    
   }
   3{
    wire [2:0]   tmp_flag;
wire           cond1;
wire           cond2;
wire           cond;
wire [30:0] zero31;
wire [31:0] result;

zero31 = \"0000000000000000000000000000000\";

tmp_flag = flag[2:0];
cond1 = tmp_flag == \"010\";
cond2 = flag         == \"1001\";
cond   = cond1 | cond2;
result = <zero31, cond>;
null  = GPR.write0(rd, result);
   }

  }
  GT(ope){
   variable{
    wire [3:0] flag;
   }
   1{
    flag = ALU0.ope(source0,source1);
   }
   2{
    
   }
   3{
    wire [2:0]   tmp_flag;
wire           cond1;
wire           cond2;
wire           cond;
wire [30:0] zero31;
wire [31:0] result;

zero31 = \"0000000000000000000000000000000\";

tmp_flag = flag[2:0];
cond1 = tmp_flag == \"000\";
cond2 = flag         == \"0011\";
cond   = cond1 | cond2;
result = <zero31, cond>;
null  = GPR.write0(rd, result);
   }

  }
  LE(ope){
   variable{
    wire [3:0] flag;
   }
   1{
    flag = ALU0.ope(source0,source1);
   }
   2{
    
   }
   3{
    wire [2:0]   tmp_flag;
wire           cond1;
wire           cond2;
wire           cond3;
wire           cond4;
wire           cond;
wire [30:0] zero31;
wire [31:0] result;

zero31 = \"0000000000000000000000000000000\";

tmp_flag = flag[2:0];
cond1 = tmp_flag == \"010\";
cond2 = flag         == \"1001\";
cond3 = flag         == \"1100\";
cond4 = cond1 | cond2;
cond   = cond3 | cond4;
result = <zero31, cond>;
null    = GPR.write0(rd,result);
   }

  }
  GE(ope){
   variable{
    wire [3:0] flag;
   }
   1{
    flag = ALU0.ope(source0,source1);
   }
   2{
    
   }
   3{
    wire           cond1;
wire           cond2;
wire           cond3;
wire           cond4;
wire           cond;
wire [30:0] zero31;
wire [31:0] result;
wire [2:0]   tmp_flag1;
wire           tmp_flag2;
wire [1:0]   tmp_flag3;
wire [2:0]   tmp_flag4;

zero31 = \"0000000000000000000000000000000\";

tmp_flag1 = flag[2:0];
tmp_flag2 = flag[3];
tmp_flag3 = flag[1:0];
tmp_flag4 = <tmp_flag2,tmp_flag3>;
cond1 = tmp_flag1 == \"000\";
cond2 = tmp_flag4 == \"100\";
cond3 = flag           == \"0011\";
cond4 = cond1 | cond2;
cond   = cond3 | cond4;
result = <zero31, cond>;
null    = GPR.write0(rd,result);
   }

  }

 }

}
Estimation{
 ArchLevel{
  Complete{
   ON
  }

 }
 BehaviorLevel{
  Complete{
   OFF
  }

 }
 RTLevel{
  Complete{
   OFF
  }

 }

}
Generation{
 ISSmodel{
  Complete{
   OFF
  }

 }
 Model{
  Complete{
   ON
  }

 }

}
SW_Generation{
 SWmodel{
  Complete{
   ON
  }

 }

}
