##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for AudioClkGen_Clock_I2S
		4.2::Critical Path Report for AudioClkGen_Ref
		4.3::Critical Path Report for Clock_CIC
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (AudioClkGen_Ref:R vs. AudioClkGen_Ref:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_CIC:R)
		5.4::Critical Path Report for (Clock_CIC:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Clock_CIC:R vs. Clock_CIC:R)
		5.6::Critical Path Report for (AudioClkGen_Clock_I2S:R vs. AudioClkGen_Clock_I2S:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: AudioClkGen_Clock_I2S          | Frequency: 53.72 MHz  | Target: 5.62 MHz   | 
Clock: AudioClkGen_Clock_SCK          | N/A                   | Target: 11.25 MHz  | 
Clock: AudioClkGen_Clock_SCK(routed)  | N/A                   | Target: 11.25 MHz  | 
Clock: AudioClkGen_Ref                | Frequency: 38.24 MHz  | Target: 24.00 MHz  | 
Clock: Clock_CIC                      | Frequency: 29.44 MHz  | Target: 22.50 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 51.02 MHz  | Target: 45.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 45.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 45.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 45.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
AudioClkGen_Clock_I2S  AudioClkGen_Clock_I2S  177778           159161      N/A              N/A         N/A              N/A         N/A              N/A         
AudioClkGen_Ref        AudioClkGen_Ref        41666.7          15515       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_CIC              Clock_CIC              44444.4          10480       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_CIC              CyBUS_CLK              22222.2          13409       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_CIC              22222.2          2624        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              22222.2          2647        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase                 
----------------------  ------------  -------------------------------  
PSOC_I2S_LRCLK(0)_PAD   26716         AudioClkGen_Clock_I2S:R          
PSOC_I2S_MCLK(0)_PAD    25495         AudioClkGen_Clock_SCK(routed):R  
PSOC_I2S_MCLK(0)_PAD    25495         AudioClkGen_Clock_SCK(routed):F  
PSOC_I2S_SCLK(0)_PAD    31227         AudioClkGen_Clock_I2S:R          
PSOC_I2S_SDTO(0)_PAD    23761         AudioClkGen_Clock_I2S:R          
PSOC_PDM_ClkOut(0)_PAD  24698         Clock_CIC:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for AudioClkGen_Clock_I2S
***************************************************
Clock: AudioClkGen_Clock_I2S
Frequency: 53.72 MHz | Target: 5.62 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 159161p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7646
-------------------------------------   ---- 
End-of-path arrival time (ps)           7646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q          macrocell33     1250   1250  159161  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_0  datapathcell8   6396   7646  159161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for AudioClkGen_Ref
*********************************************
Clock: AudioClkGen_Ref
Frequency: 38.24 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 15515p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14621
-------------------------------------   ----- 
End-of-path arrival time (ps)           14621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q              macrocell14     1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/main_1  macrocell16     6374   7624  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/q       macrocell16     3350  10974  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0  datapathcell4   3648  14621  15515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_CIC
***************************************
Clock: Clock_CIC
Frequency: 29.44 MHz | Target: 22.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 10480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27994
-------------------------------------   ----- 
End-of-path arrival time (ps)           27994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10414  11664  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24684  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24684  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  27994  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  27994  10480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.02 MHz | Target: 45.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:Net_2664\/main_1
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 2624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16088
-------------------------------------   ----- 
End-of-path arrival time (ps)           16088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout  drqcell11     9000   9000   2624  RISE       1
\PDM_CIC:Net_2664\/main_1       macrocell76   7088  16088   2624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (AudioClkGen_Ref:R vs. AudioClkGen_Ref:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 15515p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14621
-------------------------------------   ----- 
End-of-path arrival time (ps)           14621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q              macrocell14     1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/main_1  macrocell16     6374   7624  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/q       macrocell16     3350  10974  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0  datapathcell4   3648  14621  15515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16065
-------------------------------------   ----- 
End-of-path arrival time (ps)           16065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                       drqcell11     9000   9000   2647  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1  macrocell86   7065  16065   2647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_CIC:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:Net_2664\/main_1
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 2624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16088
-------------------------------------   ----- 
End-of-path arrival time (ps)           16088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout  drqcell11     9000   9000   2624  RISE       1
\PDM_CIC:Net_2664\/main_1       macrocell76   7088  16088   2624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1


5.4::Critical Path Report for (Clock_CIC:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                   macrocell40   1250   1250  13409  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4  macrocell88   4053   5303  13409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1


5.5::Critical Path Report for (Clock_CIC:R vs. Clock_CIC:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 10480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27994
-------------------------------------   ----- 
End-of-path arrival time (ps)           27994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10414  11664  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24684  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24684  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  27994  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  27994  10480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1


5.6::Critical Path Report for (AudioClkGen_Clock_I2S:R vs. AudioClkGen_Clock_I2S:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 159161p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7646
-------------------------------------   ---- 
End-of-path arrival time (ps)           7646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q          macrocell33     1250   1250  159161  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_0  datapathcell8   6396   7646  159161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:Net_2664\/main_1
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 2624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16088
-------------------------------------   ----- 
End-of-path arrival time (ps)           16088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout  drqcell11     9000   9000   2624  RISE       1
\PDM_CIC:Net_2664\/main_1       macrocell76   7088  16088   2624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 2624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16088
-------------------------------------   ----- 
End-of-path arrival time (ps)           16088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                        drqcell11     9000   9000   2624  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_2  macrocell87   7088  16088   2624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 2647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16065
-------------------------------------   ----- 
End-of-path arrival time (ps)           16065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                       drqcell11     9000   9000   2647  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1  macrocell86   7065  16065   2647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 2725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15987
-------------------------------------   ----- 
End-of-path arrival time (ps)           15987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout                drqcell8      9000   9000   2725  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_0  macrocell80   6987  15987   2725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:Net_2654\/main_0
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 2732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15980
-------------------------------------   ----- 
End-of-path arrival time (ps)           15980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout  drqcell8      9000   9000   2732  RISE       1
\PDM_CIC:Net_2654\/main_0             macrocell75   6980  15980   2732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 2732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15980
-------------------------------------   ----- 
End-of-path arrival time (ps)           15980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout                 drqcell8      9000   9000   2732  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_0  macrocell81   6980  15980   2732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:Net_2548\/main_1
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 3066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15646
-------------------------------------   ----- 
End-of-path arrival time (ps)           15646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout  drqcell10     9000   9000   3066  RISE       1
\PDM_CIC:Net_2548\/main_1       macrocell74   6646  15646   3066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 3066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15646
-------------------------------------   ----- 
End-of-path arrival time (ps)           15646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                        drqcell10     9000   9000   3066  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_2  macrocell85   6646  15646   3066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 3100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15613
-------------------------------------   ----- 
End-of-path arrival time (ps)           15613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout                drqcell9      9000   9000   3100  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_0  macrocell82   6613  15613   3100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 3104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15608
-------------------------------------   ----- 
End-of-path arrival time (ps)           15608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                       drqcell10     9000   9000   3104  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1  macrocell84   6608  15608   3104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:Net_2665\/main_0
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 3105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15607
-------------------------------------   ----- 
End-of-path arrival time (ps)           15607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout  drqcell9      9000   9000   3105  RISE       1
\PDM_CIC:Net_2665\/main_0             macrocell77   6607  15607   3105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 3105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15607
-------------------------------------   ----- 
End-of-path arrival time (ps)           15607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout                 drqcell9      9000   9000   3105  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_1  macrocell83   6607  15607   3105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_bus_stat_comb
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_1
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 4801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13911
-------------------------------------   ----- 
End-of-path arrival time (ps)           13911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/busclk               datapathcell24      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_bus_stat_comb  datapathcell24   7210   7210   4801  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_1            macrocell89      6701  13911   4801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_1
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 5968p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q                 macrocell24     1250   1250   5968  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_1  datapathcell7   4034   5284   5968  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_0
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 6073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q                 macrocell23     1250   1250   6073  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_0  datapathcell7   3929   5179   6073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_2
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 6259p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q                 macrocell25     1250   1250   6259  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_2  datapathcell7   3743   4993   6259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_1\/main_7
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 7044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7044  RISE       1
\ByteSwap_Tx:State_1\/main_7                   macrocell24     4328  11668   7044  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_load
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 7848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     20372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q               macrocell23     1250   1250   6073  RISE       1
\ByteSwap_Tx:f1_load\/main_4          macrocell30     5002   6252   7848  RISE       1
\ByteSwap_Tx:f1_load\/q               macrocell30     3350   9602   7848  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_load  datapathcell7   2922  12524   7848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_2\/main_7
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 7969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7044  RISE       1
\ByteSwap_Tx:State_2\/main_7                   macrocell25     3403  10743   7969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_3\/main_7
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 7975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7044  RISE       1
\ByteSwap_Tx:State_3\/main_7                   macrocell26     3398  10738   7975  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_4\/main_7
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 7984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10728
-------------------------------------   ----- 
End-of-path arrival time (ps)           10728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7044  RISE       1
\ByteSwap_Tx:State_4\/main_7                   macrocell27     3388  10728   7984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_0\/main_6
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 8101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   8101  RISE       1
\ByteSwap_Tx:State_0\/main_6                   macrocell23     3271  10611   8101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_2\/main_6
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 8106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   8101  RISE       1
\ByteSwap_Tx:State_2\/main_6                   macrocell25     3266  10606   8106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_3\/main_6
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 8108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   8101  RISE       1
\ByteSwap_Tx:State_3\/main_6                   macrocell26     3264  10604   8108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_4\/main_6
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 8118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10595
-------------------------------------   ----- 
End-of-path arrival time (ps)           10595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   8101  RISE       1
\ByteSwap_Tx:State_4\/main_6                   macrocell27     3255  10595   8118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_0\/main_7
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 8236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10477
-------------------------------------   ----- 
End-of-path arrival time (ps)           10477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   7044  RISE       1
\ByteSwap_Tx:State_0\/main_7                   macrocell23     3137  10477   8236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_bus_stat_comb
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_0
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 8581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/busclk               datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_bus_stat_comb  datapathcell20   7210   7210   8581  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_0            macrocell88      2921  10131   8581  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Integrator:out_fifo_full_l\/main_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_l\/clock_0
Path slack     : 9056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9656
-------------------------------------   ---- 
End-of-path arrival time (ps)           9656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/busclk               datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_blk_stat_comb  datapathcell20   7340   7340   9056  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/main_0              macrocell70      2316   9656   9056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell70         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Comb_L:out_fifo_full\/main_0
Capture Clock  : \PDM_CIC:Comb_L:out_fifo_full\/clock_0
Path slack     : 9069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/busclk                     datapathcell12      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_blk_stat_comb  datapathcell12   7340   7340   9069  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/main_0              macrocell48      2303   9643   9069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Integrator:out_fifo_full_r\/main_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_r\/clock_0
Path slack     : 9073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/busclk               datapathcell24      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_blk_stat_comb  datapathcell24   7340   7340   9073  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/main_0              macrocell71      2299   9639   9073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Comb_R:out_fifo_full\/main_0
Capture Clock  : \PDM_CIC:Comb_R:out_fifo_full\/clock_0
Path slack     : 9131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/busclk                     datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_blk_stat_comb  datapathcell16   7340   7340   9131  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/main_0              macrocell60      2241   9581   9131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/d0_load
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 9508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1900
------------------------------------------------   ----- 
End-of-path required time (ps)                     20322

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q               macrocell23     1250   1250   6073  RISE       1
\ByteSwap_Tx:d0_load\/main_4          macrocell28     3915   5165   9508  RISE       1
\ByteSwap_Tx:d0_load\/q               macrocell28     3350   8515   9508  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/d0_load  datapathcell7   2299  10814   9508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 10480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27994
-------------------------------------   ----- 
End-of-path arrival time (ps)           27994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10414  11664  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24684  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24684  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  27994  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  27994  10480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 11274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27200
-------------------------------------   ----- 
End-of-path arrival time (ps)           27200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   9620  10870  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  20580  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  20580  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/co_msb     datapathcell18   3310  23890  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci         datapathcell19      0  23890  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/co_msb     datapathcell19   3310  27200  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/ci         datapathcell20      0  27200  11274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_1\/main_6
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 12450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   6073  RISE       1
\ByteSwap_Tx:State_1\/main_6  macrocell24   5013   6263  12450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_1\/main_4
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 12645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6259  RISE       1
\ByteSwap_Tx:State_1\/main_4  macrocell24   4818   6068  12645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_1\/main_3
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 12970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   8522  RISE       1
\ByteSwap_Tx:State_1\/main_3  macrocell24   4492   5742  12970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_1\/main_2
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 12995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8396  RISE       1
\ByteSwap_Tx:State_1\/main_2  macrocell24   4467   5717  12995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:ControlReg\/control_0
Path End       : \ByteSwap_Tx:enable\/main_0
Capture Clock  : \ByteSwap_Tx:enable\/clock_0
Path slack     : 13234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:ControlReg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:ControlReg\/control_0  controlcell1   2580   2580  13234  RISE       1
\ByteSwap_Tx:enable\/main_0         macrocell29    2898   5478  13234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:ControlReg\/control_1
Path End       : \ByteSwap_Tx:resolution_ctrl\/main_0
Capture Clock  : \ByteSwap_Tx:resolution_ctrl\/clock_0
Path slack     : 13239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:ControlReg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:ControlReg\/control_1    controlcell1   2580   2580  13239  RISE       1
\ByteSwap_Tx:resolution_ctrl\/main_0  macrocell31    2894   5474  13239  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:resolution_ctrl\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                   macrocell40   1250   1250  13409  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4  macrocell88   4053   5303  13409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_4
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 13429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                   macrocell52   1250   1250  13429  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_4  macrocell89   4033   5283  13429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_3\/main_4
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 13435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   5968  RISE       1
\ByteSwap_Tx:State_3\/main_4  macrocell26   4028   5278  13435  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_3\/main_5
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 13446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   6073  RISE       1
\ByteSwap_Tx:State_3\/main_5  macrocell26   4016   5266  13446  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_2\/main_5
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   6073  RISE       1
\ByteSwap_Tx:State_2\/main_5  macrocell25   4015   5265  13447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_2\/main_4
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   5968  RISE       1
\ByteSwap_Tx:State_2\/main_4  macrocell25   4007   5257  13455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:d0_reg_updated\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_6
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 13505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:d0_reg_updated\/q              macrocell55   1250   1250  13505  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_6  macrocell89   3957   5207  13505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_0\/main_5
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   6073  RISE       1
\ByteSwap_Tx:State_0\/main_5  macrocell23   3937   5187  13525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_4\/main_5
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell23   1250   1250   6073  RISE       1
\ByteSwap_Tx:State_4\/main_5  macrocell27   3915   5165  13548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_4\/main_4
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   5968  RISE       1
\ByteSwap_Tx:State_4\/main_4  macrocell27   3840   5090  13622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_0\/main_4
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   5968  RISE       1
\ByteSwap_Tx:State_0\/main_4  macrocell23   3826   5076  13636  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_1
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/q       macrocell88   1250   1250  13673  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_1  macrocell88   3790   5040  13673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 13682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                     macrocell56   1250   1250  13682  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5  macrocell89   3780   5030  13682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_5
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                     macrocell44   1250   1250  13701  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_5  macrocell88   3761   5011  13701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_0\/main_3
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6259  RISE       1
\ByteSwap_Tx:State_0\/main_3  macrocell23   3730   4980  13732  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_4\/main_3
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6259  RISE       1
\ByteSwap_Tx:State_4\/main_3  macrocell27   3728   4978  13734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_2\/main_3
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6259  RISE       1
\ByteSwap_Tx:State_2\/main_3  macrocell25   3719   4969  13743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_2\/main_0
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  13785  RISE       1
\ByteSwap_Tx:State_2\/main_0  macrocell25   3677   4927  13785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_0\/main_0
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  13785  RISE       1
\ByteSwap_Tx:State_0\/main_0  macrocell23   3674   4924  13788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 13790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24684
-------------------------------------   ----- 
End-of-path arrival time (ps)           24684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10414  11664  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24684  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24684  13790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_3\/main_3
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 13892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell25   1250   1250   6259  RISE       1
\ByteSwap_Tx:State_3\/main_3  macrocell26   3570   4820  13892  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_2\/main_2
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 13897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   8522  RISE       1
\ByteSwap_Tx:State_2\/main_2  macrocell25   3565   4815  13897  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_3\/main_0
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 13898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  13785  RISE       1
\ByteSwap_Tx:State_3\/main_0  macrocell26   3564   4814  13898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_0\/main_2
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   8522  RISE       1
\ByteSwap_Tx:State_0\/main_2  macrocell23   3564   4814  13898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_4\/main_0
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  13785  RISE       1
\ByteSwap_Tx:State_4\/main_0  macrocell27   3562   4812  13900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                   macrocell42   1250   1250  13928  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2  macrocell88   3535   4785  13928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_3
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                   macrocell41   1250   1250  13951  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_3  macrocell88   3511   4761  13951  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_0
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 13973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/q       macrocell89   1250   1250  13973  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_0  macrocell89   3490   4740  13973  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_3\/main_2
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 14016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   8522  RISE       1
\ByteSwap_Tx:State_3\/main_2  macrocell26   3446   4696  14016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_4\/main_2
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 14043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell26   1250   1250   8522  RISE       1
\ByteSwap_Tx:State_4\/main_2  macrocell27   3419   4669  14043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_0\/main_1
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 14093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8396  RISE       1
\ByteSwap_Tx:State_0\/main_1  macrocell23   3369   4619  14093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_2\/main_1
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 14096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8396  RISE       1
\ByteSwap_Tx:State_2\/main_1  macrocell25   3366   4616  14096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_3\/main_1
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 14099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8396  RISE       1
\ByteSwap_Tx:State_3\/main_1  macrocell26   3363   4613  14099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_3
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14169p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                   macrocell53   1250   1250  14169  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_3  macrocell89   3293   4543  14169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_2
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                   macrocell54   1250   1250  14187  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_2  macrocell89   3275   4525  14187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell89         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:d0_reg_updated\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_6
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 14242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:d0_reg_updated\/q              macrocell43   1250   1250  14242  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_6  macrocell88   3220   4470  14242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell88         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_4\/main_1
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 14366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell27   1250   1250   8396  RISE       1
\ByteSwap_Tx:State_4\/main_1  macrocell27   3097   4347  14366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 14584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23890
-------------------------------------   ----- 
End-of-path arrival time (ps)           23890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   9620  10870  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  20580  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  20580  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/co_msb     datapathcell18   3310  23890  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci         datapathcell19      0  23890  14584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 14658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q       macrocell84   1250   1250  14658  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_0  macrocell84   2805   4055  14658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 14663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q      macrocell85   1250   1250  14663  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_2  macrocell84   2799   4049  14663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 14667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q       macrocell82   1250   1250  14667  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_1  macrocell82   2795   4045  14667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:Net_2548\/main_0
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 14675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q  macrocell84   1250   1250  14675  RISE       1
\PDM_CIC:Net_2548\/main_0                       macrocell74   2788   4038  14675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 14675p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q        macrocell84   1250   1250  14675  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_1  macrocell85   2788   4038  14675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_1\/main_5
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 14681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell24   1250   1250   5968  RISE       1
\ByteSwap_Tx:State_1\/main_5  macrocell24   2781   4031  14681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:Net_2665\/main_1
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 14682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q  macrocell82   1250   1250  14682  RISE       1
\PDM_CIC:Net_2665\/main_1                      macrocell77   2780   4030  14682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 14682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q        macrocell82   1250   1250  14682  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_2  macrocell83   2780   4030  14682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:Net_2664\/main_0
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 14684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q  macrocell86   1250   1250  14684  RISE       1
\PDM_CIC:Net_2664\/main_0                       macrocell76   2778   4028  14684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 14684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q        macrocell86   1250   1250  14684  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_1  macrocell87   2778   4028  14684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 14695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q       macrocell86   1250   1250  14695  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_0  macrocell86   2768   4018  14695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 14697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q      macrocell81   1250   1250  14697  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_2  macrocell80   2765   4015  14697  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_1\/main_0
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 14848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell29   1250   1250  13785  RISE       1
\ByteSwap_Tx:State_1\/main_0  macrocell24   2614   3864  14848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 14860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q      macrocell83   1250   1250  14860  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_2  macrocell82   2602   3852  14860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell82         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 14860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q      macrocell87   1250   1250  14860  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_2  macrocell86   2602   3852  14860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell86         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 14863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23612
-------------------------------------   ----- 
End-of-path arrival time (ps)           23612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1  datapathcell9    6032   7282  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  16992  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  16992  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/co_msb     datapathcell10   3310  20302  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/ci         datapathcell11      0  20302  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/co_msb     datapathcell11   3310  23612  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/ci         datapathcell12      0  23612  14863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:Net_2654\/main_1
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 14885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q  macrocell80   1250   1250  14885  RISE       1
\PDM_CIC:Net_2654\/main_1                      macrocell75   2577   3827  14885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 14885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q        macrocell80   1250   1250  14885  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_2  macrocell81   2577   3827  14885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 14886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q       macrocell80   1250   1250  14886  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_1  macrocell80   2576   3826  14886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell80         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_PDM_DataIn(0)_SYNC/out
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_4
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 14914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_PDM_DataIn(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_PDM_DataIn(0)_SYNC/out                 synccell      1480   1480  14914  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_4  macrocell72   2318   3798  14914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_PDM_DataIn(0)_SYNC/out
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_4
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 14914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_PDM_DataIn(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_PDM_DataIn(0)_SYNC/out                 synccell      1480   1480  14914  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_4  macrocell73   2318   3798  14914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:resolution_ctrl\/q
Path End       : \ByteSwap_Tx:State_1\/main_1
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 15144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:resolution_ctrl\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:resolution_ctrl\/q  macrocell31   1250   1250  15144  RISE       1
\ByteSwap_Tx:State_1\/main_1     macrocell24   2318   3568  15144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 15515p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14621
-------------------------------------   ----- 
End-of-path arrival time (ps)           14621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q              macrocell14     1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/main_1  macrocell16     6374   7624  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/q       macrocell16     3350  10974  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0  datapathcell4   3648  14621  15515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 15613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22861
-------------------------------------   ----- 
End-of-path arrival time (ps)           22861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0  datapathcell13   5281   6531  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  16241  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  16241  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/co_msb     datapathcell14   3310  19551  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/ci         datapathcell15      0  19551  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/co_msb     datapathcell15   3310  22861  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/ci         datapathcell16      0  22861  15613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 17100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21374
-------------------------------------   ----- 
End-of-path arrival time (ps)           21374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10414  11664  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21374  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21374  17100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:wire_comb_ov_l\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_2
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:wire_comb_ov_l\/q                      macrocell90    1250   1250  17146  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_2  statusicell2   2256   3506  17146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_3010\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_1
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Net_3010\/q                            macrocell79    1250   1250  17149  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_1  statusicell2   2253   3503  17149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_3007\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_0
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Net_3007\/q                            macrocell78    1250   1250  17150  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_0  statusicell2   2252   3502  17150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:wire_comb_ov_r\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_3
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:wire_comb_ov_r\/q                      macrocell91    1250   1250  17155  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_3  statusicell2   2247   3497  17155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 17894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20580
-------------------------------------   ----- 
End-of-path arrival time (ps)           20580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   9620  10870  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  20580  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  20580  17894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 18097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q              macrocell13     1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/main_2  macrocell18     5127   6377  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/q       macrocell18     3350   9727  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2  datapathcell4   2313  12040  18097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 18115p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12022
-------------------------------------   ----- 
End-of-path arrival time (ps)           12022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q              macrocell13     1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_1\/main_2  macrocell17     5117   6367  18115  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_1\/q       macrocell17     3350   9717  18115  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_1  datapathcell4   2305  12022  18115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 18173p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20302
-------------------------------------   ----- 
End-of-path arrival time (ps)           20302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1  datapathcell9    6032   7282  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  16992  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  16992  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/co_msb     datapathcell10   3310  20302  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/ci         datapathcell11      0  20302  18173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 18923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19551
-------------------------------------   ----- 
End-of-path arrival time (ps)           19551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0  datapathcell13   5281   6531  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  16241  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  16241  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/co_msb     datapathcell14   3310  19551  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/ci         datapathcell15      0  19551  18923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 18988p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_0  datapathcell20  11806  13056  18988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 19397p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12647
-------------------------------------   ----- 
End-of-path arrival time (ps)           12647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_0  datapathcell19  11397  12647  19397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 19921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12123
-------------------------------------   ----- 
End-of-path arrival time (ps)           12123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_1  datapathcell19  10873  12123  19921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/ci
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 20309p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -5100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16257
-------------------------------------   ----- 
End-of-path arrival time (ps)           16257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell14     1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1  datapathcell5   5297   6547  20309  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/co_msb     datapathcell5   9710  16257  20309  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/ci         datapathcell6      0  16257  20309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 20326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11719
-------------------------------------   ----- 
End-of-path arrival time (ps)           11719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_1  datapathcell20  10469  11719  20326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 20380p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11664
-------------------------------------   ----- 
End-of-path arrival time (ps)           11664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10414  11664  20380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 20384p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11660
-------------------------------------   ----- 
End-of-path arrival time (ps)           11660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_2  datapathcell22  10410  11660  20384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/ci
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 20897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -5100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15670
-------------------------------------   ----- 
End-of-path arrival time (ps)           15670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell10     1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0  datapathcell2   4710   5960  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/co_msb     datapathcell2   9710  15670  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/ci         datapathcell3      0  15670  20897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 21174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10870
-------------------------------------   ----- 
End-of-path arrival time (ps)           10870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_0  datapathcell18   9620  10870  21174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 21174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10870
-------------------------------------   ----- 
End-of-path arrival time (ps)           10870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   9620  10870  21174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 21483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16992
-------------------------------------   ----- 
End-of-path arrival time (ps)           16992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1  datapathcell9    6032   7282  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  16992  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  16992  21483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 21631p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10413
-------------------------------------   ----- 
End-of-path arrival time (ps)           10413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_2  datapathcell24   9163  10413  21631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 21635p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_2  datapathcell23   9159  10409  21635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 21647p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10398
-------------------------------------   ----- 
End-of-path arrival time (ps)           10398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_0  datapathcell22   9148  10398  21647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 22098p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_1  datapathcell17   8697   9947  22098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 22102p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9943
-------------------------------------   ---- 
End-of-path arrival time (ps)           9943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_1  datapathcell18   8693   9943  22102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 22233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16241
-------------------------------------   ----- 
End-of-path arrival time (ps)           16241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0  datapathcell13   5281   6531  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  16241  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  16241  22233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 22344p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_0  datapathcell21   8450   9700  22344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 22747p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9297
-------------------------------------   ---- 
End-of-path arrival time (ps)           9297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_1  datapathcell11   8047   9297  22747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 22785p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_1  datapathcell22   8009   9259  22785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 23049p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_0  datapathcell11   7746   8996  23049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:Div:u0\/clock
Path slack     : 23082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11520
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q         macrocell8      1250   1250  23082  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_0  datapathcell1   5815   7065  23082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:Div:u0\/clock
Path slack     : 23095p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11520
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7052
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q         macrocell9      1250   1250  23095  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_1  datapathcell1   5802   7052  23095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 23155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_1  datapathcell12   7640   8890  23155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 23254p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_1  datapathcell21   7541   8791  23254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 23308p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42      1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_2  datapathcell11   7486   8736  23308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 23311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42      1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_2  datapathcell12   7483   8733  23311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 23312p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_2  datapathcell20   7482   8732  23312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 23316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_2  datapathcell19   7479   8729  23316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 23342p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_2  datapathcell16   7452   8702  23342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 23545p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_0  datapathcell23   7249   8499  23545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 23586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell14     1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_1  datapathcell6   5301   6551  23586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 23589p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell14     1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1  datapathcell5   5297   6547  23589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 23646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_0  datapathcell15   7148   8398  23646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 23649p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_0  datapathcell16   7145   8395  23649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 23704p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8341
-------------------------------------   ---- 
End-of-path arrival time (ps)           8341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_1  datapathcell23   7091   8341  23704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 23858p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_2  datapathcell15   6937   8187  23858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 24095p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell63      1250   1250  11274  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_0  datapathcell24   6700   7950  24095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 24177p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell10     1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0  datapathcell2   4710   5960  24177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 24312p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_0  datapathcell12   6483   7733  24312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 24335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7709
-------------------------------------   ---- 
End-of-path arrival time (ps)           7709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell64      1250   1250  12198  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_1  datapathcell24   6459   7709  24335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 24355p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7689
-------------------------------------   ---- 
End-of-path arrival time (ps)           7689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41      1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_1  datapathcell10   6439   7689  24355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 24568p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_2  datapathcell18   6226   7476  24568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 24716p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell10     1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_0  datapathcell3   4170   5420  24716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 24719p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q         macrocell11     1250   1250  21439  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_1  datapathcell3   4168   5418  24719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 24719p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q         macrocell11     1250   1250  21439  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_1  datapathcell2   4168   5418  24719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 24763p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell41     1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1  datapathcell9   6032   7282  24763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 24836p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q                 macrocell13     1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_0  datapathcell5   4051   5301  24836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 24836p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q                 macrocell13     1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_0  datapathcell6   4050   5300  24836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 24899p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_1  datapathcell16   5895   7145  24899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 24906p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40      1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_0  datapathcell10   5889   7139  24906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 25085p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42      1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_2  datapathcell10   5710   6960  25085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 25088p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell42     1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_2  datapathcell9   5707   6957  25088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 25134p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell65      1250   1250  10480  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2  datapathcell17   5660   6910  25134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 25231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell40     1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9   5564   6814  25231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 25431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q         macrocell12     1250   1250  22155  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_2  datapathcell3   3456   4706  25431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 25435p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q         macrocell12     1250   1250  22155  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_2  datapathcell2   3452   4702  25435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 25510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_0  datapathcell14   5284   6534  25510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 25513p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell52      1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0  datapathcell13   5281   6531  25513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 25561p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_1  datapathcell15   5234   6484  25561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/so_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/route_si
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 25705p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6780
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9182
-------------------------------------   ---- 
End-of-path arrival time (ps)           9182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/so_comb  datapathcell6   4690   4690  25705  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/route_si      datapathcell2   4492   9182  25705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 26071p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q                 macrocell15     1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_2  datapathcell5   2816   4066  26071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 26098p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q                 macrocell15     1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_2  datapathcell6   2789   4039  26098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 26300p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  26300  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_0  macrocell7      6827  11857  26300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 26300p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  26300  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_0   macrocell8      6827  11857  26300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 26424p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   4370   5620  26424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 26443p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_2  datapathcell13   4352   5602  26443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 26577p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell54      1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_2  datapathcell14   4217   5467  26577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 26612p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell53      1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_1  datapathcell14   4182   5432  26612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 26863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  26300  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_0   macrocell9      6264  11294  26863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 27262p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10895
-------------------------------------   ----- 
End-of-path arrival time (ps)           10895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb    datapathcell1   5030   5030  26300  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_3  macrocell10     5865  10895  27262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_2
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 27315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13619
-------------------------------------   ----- 
End-of-path arrival time (ps)           13619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q            macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_2  macrocell72  12369  13619  27315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_2
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 27315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13619
-------------------------------------   ----- 
End-of-path arrival time (ps)           13619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q            macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_2  macrocell73  12369  13619  27315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_r\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/route_ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 27813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -7260
------------------------------------------------   ----- 
End-of-path required time (ps)                     37184

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_r\/q            macrocell73      1250   1250  17883  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/route_ci  datapathcell21   8122   9372  27813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce0_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 27922p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10235
-------------------------------------   ----- 
End-of-path arrival time (ps)           10235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce0_comb  datapathcell1   5060   5060  27922  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_4   macrocell8      5175  10235  27922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0
Path End       : \AudioClkGen:UDB_ACG:delta\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 28154p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0       datapathcell2   4140   4140  28154  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0i      datapathcell3      0   4140  28154  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0_comb  datapathcell3   3040   7180  28154  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_3            macrocell6      2822  10002  28154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 28154p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0       datapathcell2   4140   4140  28154  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0i      datapathcell3      0   4140  28154  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0_comb  datapathcell3   3040   7180  28154  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_4   macrocell10     2822  10002  28154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_2
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 28220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q     macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:f0_load\/main_2  macrocell66  11464  12714  28220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_1
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 28220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q     macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:f1_load\/main_1  macrocell67  11464  12714  28220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_3
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 28340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12595
-------------------------------------   ----- 
End-of-path arrival time (ps)           12595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q     macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:f0_load\/main_3  macrocell66  11345  12595  28340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_2
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 28340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12595
-------------------------------------   ----- 
End-of-path arrival time (ps)           12595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q     macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:f1_load\/main_2  macrocell67  11345  12595  28340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_1
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 29264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q            macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_1  macrocell72  10420  11670  29264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_1
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 29264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q            macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_1  macrocell73  10420  11670  29264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_0
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 29306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q        macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_0  macrocell62  10379  11629  29306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 29560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12954
-------------------------------------   ----- 
End-of-path arrival time (ps)           12954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44      1250   1250  29560  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/f0_load  datapathcell11  11704  12954  29560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 29648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q   macrocell68   1250   1250  29648  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_4  macrocell63  10036  11286  29648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/route_si
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 29706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -6080
------------------------------------------------   ----- 
End-of-path required time (ps)                     38364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:right_shift_msb\/q         macrocell49      1250   1250  29706  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/route_si  datapathcell12   7409   8659  29706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 29779p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8378
-------------------------------------   ---- 
End-of-path arrival time (ps)           8378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q          macrocell15   1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_0  macrocell12   7128   8378  29779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_2
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 29780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11155
-------------------------------------   ----- 
End-of-path arrival time (ps)           11155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q             macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_2  macrocell61   9905  11155  29780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/ce1_comb
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_4
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 29889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/ce1_comb  datapathcell16   5030   5030  29889  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_4    macrocell61      6016  11046  29889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 30119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10816
-------------------------------------   ----- 
End-of-path arrival time (ps)           10816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q   macrocell69   1250   1250  30119  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_3  macrocell63   9566  10816  30119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/route_si
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 30303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -6080
------------------------------------------------   ----- 
End-of-path required time (ps)                     38364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:right_shift_msb\/q         macrocell61      1250   1250  30303  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/route_si  datapathcell16   6811   8061  30303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 30466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7691
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell20   1250   1250  16003  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_5  macrocell13   6441   7691  30466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 30511p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7646
-------------------------------------   ---- 
End-of-path arrival time (ps)           7646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  30511  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_6       macrocell13     3796   7646  30511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_2
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 30521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q        macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_2  macrocell62   9164  10414  30521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 30545p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7612
-------------------------------------   ---- 
End-of-path arrival time (ps)           7612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell14   1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_2  macrocell13   6362   7612  30545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_0
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 30556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10379
-------------------------------------   ----- 
End-of-path arrival time (ps)           10379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q             macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_0  macrocell61   9129  10379  30556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 30716p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q          macrocell13   1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_2  macrocell12   6191   7441  30716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 30725p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell13   1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_3  macrocell14   6181   7431  30725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 30725p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q        macrocell13   1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_2  macrocell20   6181   7431  30725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_1
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 31003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q             macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_1  macrocell61   8681   9931  31003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 31066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44      1250   1250  29560  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_load  datapathcell12  10198  11448  31066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_1
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 31067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q     macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_1  macrocell45   8617   9867  31067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 31165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11349
-------------------------------------   ----- 
End-of-path arrival time (ps)           11349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/f0_load  datapathcell21  10099  11349  31165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_0
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 31238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9697
-------------------------------------   ---- 
End-of-path arrival time (ps)           9697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q     macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_0  macrocell45   8447   9697  31238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31274p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell15   1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_1  macrocell14   5632   6882  31274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 31274p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q        macrocell15   1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_0  macrocell20   5632   6882  31274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 31277p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  31277  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_4    macrocell12     3059   6879  31277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31289p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  31277  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_6       macrocell14     3048   6868  31289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 31381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q     macrocell21   1250   1250  31381  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_0  macrocell22   5526   6776  31381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_2
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 31381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q     macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_2  macrocell45   8304   9554  31381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_4
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 31415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9519
-------------------------------------   ---- 
End-of-path arrival time (ps)           9519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q    macrocell68   1250   1250  29648  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_4  macrocell62   8269   9519  31415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31420p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  30511  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_7       macrocell15     2887   6737  31420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  30511  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_7       macrocell14     2879   6729  31427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  31277  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_6       macrocell15     2885   6705  31451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:out_fifo_full_r\/q
Path End       : \PDM_CIC:Net_3010\/main_1
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 31569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9366
-------------------------------------   ---- 
End-of-path arrival time (ps)           9366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:out_fifo_full_r\/q  macrocell71   1250   1250  31569  RISE       1
\PDM_CIC:Net_3010\/main_1               macrocell79   8116   9366  31569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 31617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q      macrocell14   1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_1  macrocell21   5289   6539  31617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31639p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell14   1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_2  macrocell15   5267   6517  31639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 31644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q       macrocell47   1250   1250  31644  RISE       1
\PDM_CIC:Comb_L:first_count_0\/main_0  macrocell46   8040   9290  31644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 31668p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell10   1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_8  macrocell12   5239   6489  31668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : Net_3458/main_3
Capture Clock  : Net_3458/clock_0
Path slack     : 31737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q  macrocell63   1250   1250  11274  RISE       1
Net_3458/main_3                   macrocell5    7948   9198  31737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 31737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_2  macrocell65   7948   9198  31737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 31803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10712
-------------------------------------   ----- 
End-of-path arrival time (ps)           10712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44      1250   1250  29560  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/f0_load  datapathcell10   9462  10712  31803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 31919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q           macrocell21   1250   1250  31381  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_5  macrocell12   4988   6238  31919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 31933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q     macrocell20   1250   1250  16003  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_3  macrocell21   4974   6224  31933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_l\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/route_ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 31951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -7260
------------------------------------------------   ----- 
End-of-path required time (ps)                     37184

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_l\/q            macrocell72      1250   1250  22021  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/route_ci  datapathcell17   3983   5233  31951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31952p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell20   1250   1250  16003  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_5  macrocell15   4954   6204  31952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 32055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_load  datapathcell24   9209  10459  32055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:Counter7\/tc
Path End       : \PDM_CIC:Integrator:f0_load\/main_0
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 32084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8851
-------------------------------------   ---- 
End-of-path arrival time (ps)           8851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:Counter7\/tc     count7cell    2580   2580  32084  RISE       1
\PDM_CIC:Integrator:f0_load\/main_0  macrocell66   6271   8851  32084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 32136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/f0_load  datapathcell22   9128  10378  32136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_2
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 32136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8798
-------------------------------------   ---- 
End-of-path arrival time (ps)           8798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q            macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_2  macrocell55   7548   8798  32136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_1
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 32166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8768
-------------------------------------   ---- 
End-of-path arrival time (ps)           8768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q        macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_1  macrocell62   7518   8768  32166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:out_fifo_full\/q
Path End       : \PDM_CIC:wire_comb_ov_l\/main_1
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 32210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:out_fifo_full\/q  macrocell48   1250   1250  32210  RISE       1
\PDM_CIC:wire_comb_ov_l\/main_1   macrocell90   7475   8725  32210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 32218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/f1_load  datapathcell21   9127  10377  32218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 32218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10376
-------------------------------------   ----- 
End-of-path arrival time (ps)           10376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/f1_load  datapathcell22   9126  10376  32218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 32230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q            macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_0  macrocell72   7455   8705  32230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 32230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q            macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_0  macrocell73   7455   8705  32230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Net_3007\/main_0
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 32387p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q  macrocell66   1250   1250  31165  RISE       1
\PDM_CIC:Net_3007\/main_0       macrocell78   7298   8548  32387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Net_3010\/main_0
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 32387p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q  macrocell66   1250   1250  31165  RISE       1
\PDM_CIC:Net_3010\/main_0       macrocell79   7298   8548  32387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_2
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 32534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q               macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_2  macrocell51   7150   8400  32534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_2
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 32534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q     macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_2  macrocell57   7150   8400  32534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 32552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q   macrocell46   1250   1250  32552  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_4  macrocell40   7133   8383  32552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 32552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q       macrocell46   1250   1250  32552  RISE       1
\PDM_CIC:Comb_L:first_count_1\/main_1  macrocell47   7133   8383  32552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q  macrocell12   1250   1250  22155  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_0      macrocell6    4354   5604  32553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell12   1250   1250  22155  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_0  macrocell10   4354   5604  32553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 32666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell19   1250   1250  32666  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_4  macrocell14   4240   5490  32666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_1
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 32695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           8240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q             macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_1  macrocell49   6990   8240  32695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 32715p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell11   1250   1250  21439  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_7  macrocell12   4191   5441  32715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 32724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q  macrocell11   1250   1250  21439  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_2   macrocell22   4182   5432  32724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 32731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q       macrocell68   1250   1250  29648  RISE       1
\PDM_CIC:Integrator:first_count_1\/main_1  macrocell69   6954   8204  32731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 32732p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q  macrocell10   1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_3   macrocell22   4174   5424  32732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:delta\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 32747p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:delta\/q       macrocell6    1250   1250  32747  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_4  macrocell6    4160   5410  32747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:wire_comb_ov_r\/main_0
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 32765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q       macrocell56   1250   1250  32765  RISE       1
\PDM_CIC:wire_comb_ov_r\/main_0  macrocell91   6920   8170  32765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : Net_3458/main_2
Capture Clock  : Net_3458/clock_0
Path slack     : 32788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q  macrocell64   1250   1250  12198  RISE       1
Net_3458/main_2                   macrocell5    6896   8146  32788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 32788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_1  macrocell65   6896   8146  32788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 32872p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell12   1250   1250  22155  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_0  macrocell11   4034   5284  32872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 32879p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell13   1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_3  macrocell15   4028   5278  32879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 32901p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q      macrocell13   1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_2  macrocell21   4006   5256  32901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/ce1_comb
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_4
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 32991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/ce1_comb  datapathcell12   5030   5030  32991  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_4    macrocell49      2914   7944  32991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 33009p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q          macrocell22   1250   1250  33009  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_8  macrocell15   3897   5147  33009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 33015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/f0_load  datapathcell23   8249   9499  33015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cnt_enable\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 33032p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:cnt_enable\/ar_0            macrocell62    8832  11412  33032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 33060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_0  macrocell63   6625   7875  33060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 33060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_0  macrocell64   6625   7875  33060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 33099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9495
-------------------------------------   ---- 
End-of-path arrival time (ps)           9495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f1_load  datapathcell24   8245   9495  33099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 33105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/f1_load  datapathcell23   8240   9490  33105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 33135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q               macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_0  macrocell51   6550   7800  33135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_0
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 33135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q     macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_0  macrocell57   6550   7800  33135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 33186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9328
-------------------------------------   ---- 
End-of-path arrival time (ps)           9328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell44     1250   1250  29560  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/f0_load  datapathcell9   8078   9328  33186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 33223p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell15   1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_1  macrocell13   3684   4934  33223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_3
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 33250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q    macrocell69   1250   1250  30119  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_3  macrocell62   6434   7684  33250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_5
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 33253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q               macrocell74   1250   1250  33253  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_5  macrocell41   6431   7681  33253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/ar_0           macrocell61    8606  11186  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/ar_0             macrocell63    8606  11186  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/ar_0             macrocell64    8606  11186  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:delta\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33294p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:delta\/q              macrocell6    1250   1250  32747  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_1  macrocell7    3612   4862  33294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 33446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9069
-------------------------------------   ---- 
End-of-path arrival time (ps)           9069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  32765  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_load  datapathcell16   7819   9069  33446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 33457p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q  macrocell12   1250   1250  22155  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_1   macrocell22   3450   4700  33457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33464p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell12   1250   1250  22155  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_6  macrocell12   3443   4693  33464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/sol_msb
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/sir
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 33477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6540
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35127

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/sol_msb  datapathcell2   1650   1650  33477  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/sir      datapathcell3      0   1650  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/sol_msb
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/sir
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 33477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6540
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35127

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/sol_msb  datapathcell5   1650   1650  33477  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/sir      datapathcell6      0   1650  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 33516p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell19   1250   1250  32666  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_4  macrocell13   3390   4640  33516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_1
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 33531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q     macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:f0_load\/main_1  macrocell66   6154   7404  33531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_0
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 33531p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q     macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:f1_load\/main_0  macrocell67   6154   7404  33531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 33599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q       macrocell68   1250   1250  29648  RISE       1
\PDM_CIC:Integrator:first_count_0\/main_1  macrocell68   6085   7335  33599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 33779p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q  macrocell10   1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_2      macrocell6    3128   4378  33779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 33779p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell10   1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_2  macrocell10   3128   4378  33779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 33783p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell10   1250   1250  20897  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_2  macrocell11   3124   4374  33783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell13   1250   1250  18097  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_3  macrocell13   3101   4351  33806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_2
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q             macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_2  macrocell49   5878   7128  33806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_7
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 33839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q               macrocell74   1250   1250  33253  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_7  macrocell40   5846   7096  33839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 33904p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell14   1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_2  macrocell14   3003   4253  33904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 33904p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q        macrocell14   1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_1  macrocell20   3003   4253  33904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 33939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_2  macrocell63   5745   6995  33939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 33939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell63   1250   1250  11274  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_2  macrocell64   5745   6995  33939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33940p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q          macrocell14   1250   1250  15515  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_1  macrocell12   2967   4217  33940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:Counter7\/reset
Capture Clock  : \PDM_CIC:Integrator:Counter7\/clock
Path slack     : 33960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:Counter7\/reset             count7cell     7905  10485  33960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:out_fifo_full_r\/ar_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_r\/clock_0
Path slack     : 33960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/ar_0       macrocell71    7905  10485  33960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell71         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 33969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  32765  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/f0_load  datapathcell15   7295   8545  33969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : GenClock/main_1
Capture Clock  : GenClock/clock_0
Path slack     : 33981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q  macrocell8    1250   1250  23082  RISE       1
GenClock/main_1                      macrocell1    2926   4176  33981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
GenClock/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q        macrocell8    1250   1250  23082  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_3  macrocell7    2926   4176  33981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 33981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q       macrocell8    1250   1250  23082  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_2  macrocell8    2926   4176  33981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 33983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q       macrocell8    1250   1250  23082  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_2  macrocell9    2924   4174  33983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_0
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 33986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q             macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_0  macrocell49   5699   6949  33986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : GenClock/main_0
Capture Clock  : GenClock/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q  macrocell9    1250   1250  23095  RISE       1
GenClock/main_0                      macrocell1    2916   4166  33991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
GenClock/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q        macrocell9    1250   1250  23095  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_2  macrocell7    2916   4166  33991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q       macrocell9    1250   1250  23095  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_1  macrocell8    2916   4166  33991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 33992p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q       macrocell9    1250   1250  23095  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_1  macrocell9    2914   4164  33992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 34025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q   macrocell47   1250   1250  31644  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_3  macrocell40   5659   6909  34025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 34025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q       macrocell47   1250   1250  31644  RISE       1
\PDM_CIC:Comb_L:first_count_1\/main_0  macrocell47   5659   6909  34025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell20   1250   1250  16003  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_5  macrocell14   2819   4069  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 34087p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q       macrocell20   1250   1250  16003  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_3  macrocell20   2819   4069  34087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 34090p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q         macrocell20   1250   1250  16003  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_3  macrocell12   2816   4066  34090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell12         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 34101p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell15   1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_1  macrocell15   2806   4056  34101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell11   1250   1250  21439  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_1  macrocell11   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 34119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q  macrocell11   1250   1250  21439  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_1      macrocell6    2787   4037  34119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 34119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell11   1250   1250  21439  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_1  macrocell10   2787   4037  34119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 34141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q      macrocell15   1250   1250  18209  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_0  macrocell21   2765   4015  34141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 34275p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q       macrocell21   1250   1250  31381  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_4  macrocell21   2632   3882  34275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 34291p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q      macrocell7    1250   1250  34291  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_3  macrocell9    2616   3866  34291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell9          0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q       macrocell7    1250   1250  34291  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_4  macrocell7    2615   3865  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q      macrocell7    1250   1250  34291  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_3  macrocell8    2615   3865  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell8          0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 34293p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell19   1250   1250  32666  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_4  macrocell15   2614   3864  34293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 34329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/f1_load  datapathcell18   7015   8265  34329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 34330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/f1_load  datapathcell17   7014   8264  34330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_2
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 34385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q               macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_2  macrocell50   5300   6550  34385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 34444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q               macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_1  macrocell51   5241   6491  34444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_1
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 34444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q     macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_1  macrocell57   5241   6491  34444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : Net_3458/ar_0
Capture Clock  : Net_3458/clock_0
Path slack     : 34492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9953
-------------------------------------   ---- 
End-of-path arrival time (ps)           9953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
Net_3458/ar_0                                   macrocell5     7373   9953  34492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 34492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9953
-------------------------------------   ---- 
End-of-path arrival time (ps)           9953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/ar_0             macrocell65    7373   9953  34492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 34627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:f1_load\/ar_0                   macrocell45    7237   9817  34627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:out_fifo_full\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:out_fifo_full\/clock_0
Path slack     : 34627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/ar_0             macrocell48    7237   9817  34627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_3
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 34637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:right_shift_msb\/q       macrocell49   1250   1250  29706  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_3  macrocell49   5047   6297  34637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 34653p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q          macrocell22   1250   1250  33009  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_8  macrocell14   2254   3504  34653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 34653p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q           macrocell22   1250   1250  33009  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_4  macrocell20   2254   3504  34653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 34656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell50   1250   1250  34656  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_4     macrocell53   5028   6278  34656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 34656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell50   1250   1250  34656  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_4     macrocell54   5028   6278  34656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 34663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/f0_load  datapathcell18   6601   7851  34663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_1
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 34743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q            macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_1  macrocell55   4941   6191  34743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_0
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 34751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q            macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_0  macrocell55   4934   6184  34751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_5
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 34788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q               macrocell76   1250   1250  34788  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_5  macrocell53   4896   6146  34788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_7
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 34804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q               macrocell76   1250   1250  34788  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_7  macrocell52   4881   6131  34804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 34879p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:first_count_0\/ar_0             macrocell46    6985   9565  34879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 34901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  32765  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/f0_load  datapathcell13   6364   7614  34901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 34938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_2  macrocell53   4746   5996  34938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 34938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_2  macrocell54   4746   5996  34938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 35028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/ar_0         macrocell51    6837   9417  35028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 35028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:f1_load\/ar_0                   macrocell57    6837   9417  35028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:out_fifo_full\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:out_fifo_full\/clock_0
Path slack     : 35028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/ar_0             macrocell60    6837   9417  35028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_3007\/ar_0
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 35028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Net_3007\/ar_0                         macrocell78    6837   9417  35028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_3010\/ar_0
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 35028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Net_3010\/ar_0                         macrocell79    6837   9417  35028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:wire_comb_ov_l\/ar_0
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 35028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:wire_comb_ov_l\/ar_0                   macrocell90    6837   9417  35028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:wire_comb_ov_r\/ar_0
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 35028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:wire_comb_ov_r\/ar_0                   macrocell91    6837   9417  35028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_2
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 35052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_2  macrocell38   4632   5882  35052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_2
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 35052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q            macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_2  macrocell43   4632   5882  35052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 35204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/f0_load  datapathcell17   6061   7311  35204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_6
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 35214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell50   1250   1250  34656  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_6     macrocell52   4470   5720  35214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 35248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_0  macrocell38   4436   5686  35248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_0
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 35248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q            macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_0  macrocell43   4436   5686  35248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 35274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_1  macrocell38   4411   5661  35274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_1
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 35274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q            macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_1  macrocell43   4411   5661  35274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 35295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q               macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_1  macrocell50   4389   5639  35295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:out_fifo_full_l\/q
Path End       : \PDM_CIC:Net_3007\/main_1
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 35302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:out_fifo_full_l\/q  macrocell70   1250   1250  35302  RISE       1
\PDM_CIC:Net_3007\/main_1               macrocell78   4382   5632  35302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell78         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 35313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q               macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_0  macrocell50   4372   5622  35313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 35313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q       macrocell69   1250   1250  30119  RISE       1
\PDM_CIC:Integrator:first_count_0\/main_0  macrocell68   4372   5622  35313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_6
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 35353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell38   1250   1250  35353  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_6     macrocell40   4332   5582  35353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_4
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 35363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q       macrocell38   1250   1250  35353  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_4  macrocell39   4321   5571  35363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 35363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell38   1250   1250  35353  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_4     macrocell41   4321   5571  35363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 35363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell38   1250   1250  35353  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_4     macrocell42   4321   5571  35363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 35406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/f1_load  datapathcell19   5939   7189  35406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 35406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell67      1250   1250  32218  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f1_load  datapathcell20   5939   7189  35406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 35517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/ar_0         macrocell38    6348   8928  35517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/ap_0
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 35517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/ap_0            macrocell43    6348   8928  35517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 35517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:f0_load\/ar_0               macrocell66    6348   8928  35517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 35517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:f1_load\/ar_0               macrocell67    6348   8928  35517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 35544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q       macrocell59   1250   1250  35544  RISE       1
\PDM_CIC:Comb_R:first_count_0\/main_0  macrocell58   4141   5391  35544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 35555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/ar_0           macrocell49    6309   8889  35555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/ap_0
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 35555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/ap_0            macrocell55    6309   8889  35555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 35555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:first_count_1\/ar_0         macrocell69    6309   8889  35555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 35572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q       macrocell58   1250   1250  35572  RISE       1
\PDM_CIC:Comb_R:first_count_1\/main_1  macrocell59   4113   5363  35572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_5
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 35607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell51   1250   1250  35607  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_5     macrocell52   4077   5327  35607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 35626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell51   1250   1250  35607  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_3     macrocell53   4059   5309  35626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 35626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell51   1250   1250  35607  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_3     macrocell54   4059   5309  35626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 35649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_2  macrocell52   4035   5285  35649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_2
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 35649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q     macrocell52   1250   1250  15613  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_2  macrocell56   4035   5285  35649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 35686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_1  macrocell63   3999   5249  35686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 35686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell64   1250   1250  12198  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_1  macrocell64   3999   5249  35686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2654\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_4
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 35715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2654\/q                    macrocell75   1250   1250  35715  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_4  macrocell43   3970   5220  35715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 35763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/ar_0         macrocell39    6101   8681  35763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 35763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/ar_0                 macrocell40    6101   8681  35763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 35763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/ar_0                 macrocell41    6101   8681  35763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 35763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/ar_0                 macrocell42    6101   8681  35763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 35763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:f0_load\/ar_0                   macrocell44    6101   8681  35763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 35763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_L:first_count_1\/ar_0             macrocell47    6101   8681  35763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 35894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell56      1250   1250  32765  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/f0_load  datapathcell14   5371   6621  35894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : Net_3458/main_1
Capture Clock  : Net_3458/clock_0
Path slack     : 35935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q  macrocell65   1250   1250  10480  RISE       1
Net_3458/main_1                   macrocell5    3750   5000  35935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 35935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell65   1250   1250  10480  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_0  macrocell65   3750   5000  35935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3458/q
Path End       : Net_3458/main_0
Capture Clock  : Net_3458/clock_0
Path slack     : 35945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3458/q       macrocell5    1250   1250  35945  RISE       1
Net_3458/main_0  macrocell5    3740   4990  35945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 36216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q       macrocell69   1250   1250  30119  RISE       1
\PDM_CIC:Integrator:first_count_1\/main_0  macrocell69   3469   4719  36216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_r\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_3
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 36233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_r\/q       macrocell73   1250   1250  17883  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_3  macrocell73   3451   4701  36233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_4
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 36322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q       macrocell50   1250   1250  34656  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_4  macrocell51   3362   4612  36322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 36327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8117
-------------------------------------   ---- 
End-of-path arrival time (ps)           8117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/ar_0         macrocell50    5537   8117  36327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 36327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8117
-------------------------------------   ---- 
End-of-path arrival time (ps)           8117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:first_count_0\/ar_0             macrocell58    5537   8117  36327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_0  macrocell52   3308   4558  36377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_0
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q     macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_0  macrocell56   3308   4558  36377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_0  macrocell53   3307   4557  36378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell54   1250   1250  16543  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_0  macrocell54   3307   4557  36378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_1  macrocell52   3280   4530  36405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_1
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q     macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_1  macrocell56   3280   4530  36405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_1  macrocell53   3279   4529  36405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell53   1250   1250  16524  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_1  macrocell54   3279   4529  36405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 36416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q       macrocell46   1250   1250  32552  RISE       1
\PDM_CIC:Comb_L:first_count_0\/main_1  macrocell46   3269   4519  36416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:wire_comb_ov_l\/main_0
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 36469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q       macrocell44   1250   1250  29560  RISE       1
\PDM_CIC:wire_comb_ov_l\/main_0  macrocell90   3215   4465  36469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q   macrocell58   1250   1250  35572  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_4  macrocell52   3212   4462  36473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q   macrocell59   1250   1250  35544  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_3  macrocell52   3210   4460  36474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 36484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:first_count_1\/ar_0             macrocell59    5381   7961  36484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 36484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:first_count_0\/ar_0         macrocell68    5381   7961  36484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:out_fifo_full_l\/ar_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_l\/clock_0
Path slack     : 36484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/ar_0       macrocell70    5381   7961  36484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell70         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/ar_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 36484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/ar_0        macrocell72    5381   7961  36484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/ar_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 36484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/ar_0        macrocell73    5381   7961  36484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell73         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_3
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 36519p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:right_shift_msb\/q       macrocell61   1250   1250  30303  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_3  macrocell61   3166   4416  36519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell61         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_2
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 36546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_2  macrocell39   3139   4389  36546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_2  macrocell41   3139   4389  36546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_2  macrocell42   3139   4389  36546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_2
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 36546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q     macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_2  macrocell44   3139   4389  36546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell40   1250   1250  15331  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_2  macrocell40   3119   4369  36566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_l\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_3
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 36780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_l\/q       macrocell72   1250   1250  22021  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_3  macrocell72   2904   4154  36780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell72         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2665\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_4
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 36885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2665\/q                    macrocell77   1250   1250  36885  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_4  macrocell55   2799   4049  36885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:Net_2548\/main_2
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 36895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q  macrocell85   1250   1250  36895  RISE       1
\PDM_CIC:Net_2548\/main_2                        macrocell74   2789   4039  36895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 36895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q       macrocell85   1250   1250  36895  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_3  macrocell85   2789   4039  36895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:Net_2654\/main_2
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 36900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q  macrocell81   1250   1250  36900  RISE       1
\PDM_CIC:Net_2654\/main_2                       macrocell75   2785   4035  36900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 36900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q       macrocell81   1250   1250  36900  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_3  macrocell81   2785   4035  36900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2665\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 36903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2665\/q                                 macrocell77   1250   1250  36885  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_0  macrocell83   2781   4031  36903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cnt_enable\/q
Path End       : \PDM_CIC:Integrator:Counter7\/enable
Capture Clock  : \PDM_CIC:Integrator:Counter7\/clock
Path slack     : 36964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3340
------------------------------------------------   ----- 
End-of-path required time (ps)                     41104

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cnt_enable\/q     macrocell62   1250   1250  36964  RISE       1
\PDM_CIC:Integrator:Counter7\/enable  count7cell    2890   4140  36964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 36977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_load  datapathcell20   4288   5538  36977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u1\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u1\/sor  datapathcell10   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/sil  datapathcell9       0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u2\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u2\/sor  datapathcell11   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/sil  datapathcell10      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/sor  datapathcell12   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/sil  datapathcell11      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u1\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u1\/sor  datapathcell14   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/sil  datapathcell13      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u2\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u2\/sor  datapathcell15   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/sil  datapathcell14      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/sor  datapathcell16   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/sil  datapathcell15      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_3
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 37044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q       macrocell38   1250   1250  35353  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_3  macrocell38   2640   3890  37044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_3
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 37050p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q       macrocell50   1250   1250  34656  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_3  macrocell50   2634   3884  37050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell50         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 37061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell74         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q                                  macrocell74   1250   1250  33253  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_0  macrocell85   2624   3874  37061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell85         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_3
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 37065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q       macrocell39   1250   1250  37065  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_3  macrocell39   2619   3869  37065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 37065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell39   1250   1250  37065  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_3     macrocell41   2619   3869  37065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 37065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell39   1250   1250  37065  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_3     macrocell42   2619   3869  37065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 37066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_0  macrocell39   2618   3868  37066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 37066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_0  macrocell41   2618   3868  37066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 37066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_0  macrocell42   2618   3868  37066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_0
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 37066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q     macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_0  macrocell44   2618   3868  37066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_5
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 37067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell39   1250   1250  37065  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_5     macrocell40   2617   3867  37067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 37070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell42   1250   1250  15188  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_0  macrocell40   2614   3864  37070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:Net_2665\/main_2
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 37080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q  macrocell83   1250   1250  37080  RISE       1
\PDM_CIC:Net_2665\/main_2                       macrocell77   2604   3854  37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell77         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 37080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q       macrocell83   1250   1250  37080  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_3  macrocell83   2604   3854  37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell83         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:Net_2664\/main_2
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 37080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q  macrocell87   1250   1250  37080  RISE       1
\PDM_CIC:Net_2664\/main_2                        macrocell76   2604   3854  37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 37080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q       macrocell87   1250   1250  37080  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_3  macrocell87   2604   3854  37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 37089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_1  macrocell39   2596   3846  37089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 37089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_1  macrocell41   2596   3846  37089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 37089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_1  macrocell42   2596   3846  37089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_1
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 37089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q     macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_1  macrocell44   2596   3846  37089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 37089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell41   1250   1250  14863  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_1  macrocell40   2595   3845  37089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 37368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell76         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q                                  macrocell76   1250   1250  34788  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_0  macrocell87   2316   3566  37368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell87         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:d0_reg_updated\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_3
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 37383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:d0_reg_updated\/q       macrocell43   1250   1250  37383  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_3  macrocell43   2301   3551  37383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 37387p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q       macrocell58   1250   1250  35572  RISE       1
\PDM_CIC:Comb_R:first_count_0\/main_1  macrocell58   2298   3548  37387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2654\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 37389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell75         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2654\/q                                 macrocell75   1250   1250  35715  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_1  macrocell81   2295   3545  37389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell81         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 37390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q       macrocell59   1250   1250  35544  RISE       1
\PDM_CIC:Comb_R:first_count_1\/main_0  macrocell59   2295   3545  37390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:d0_reg_updated\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_3
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 37393p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:d0_reg_updated\/q       macrocell55   1250   1250  37393  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_3  macrocell55   2291   3541  37393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_3
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 37434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q       macrocell51   1250   1250  35607  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_3  macrocell51   2250   3500  37434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:out_fifo_full\/q
Path End       : \PDM_CIC:wire_comb_ov_r\/main_1
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 37459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:out_fifo_full\/q  macrocell60   1250   1250  37459  RISE       1
\PDM_CIC:wire_comb_ov_r\/main_1   macrocell91   2225   3475  37459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 37663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45     1250   1250  37663  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/f1_load  datapathcell9   3682   4932  37663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 37664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45      1250   1250  37663  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/f1_load  datapathcell10   3680   4930  37664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 37685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell66      1250   1250  31165  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/f0_load  datapathcell19   3580   4830  37685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 37715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  37715  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/f1_load  datapathcell14   3629   4879  37715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 37718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  37715  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/f1_load  datapathcell13   3627   4877  37718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 38117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/ar_0                 macrocell52    3748   6328  38117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 38117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:f0_load\/ar_0                   macrocell56    3748   6328  38117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 38126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/ar_0                 macrocell53    3738   6318  38126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 38126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  33032  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/ar_0                 macrocell54    3738   6318  38126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 38718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45      1250   1250  37663  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f1_load  datapathcell12   2627   3877  38718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 38720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell45      1250   1250  37663  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/f1_load  datapathcell11   2625   3875  38720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 38805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  37715  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/f1_load  datapathcell15   2539   3789  38805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 38808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell57      1250   1250  37715  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f1_load  datapathcell16   2537   3787  38808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 159161p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7646
-------------------------------------   ---- 
End-of-path arrival time (ps)           7646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q          macrocell33     1250   1250  159161  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_0  datapathcell8   6396   7646  159161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_1\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 161518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_1\/q          macrocell34     1250   1250  161518  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_1  datapathcell8   4040   5290  161518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:Tx:TxStsReg\/status_0
Capture Clock  : \I2S:Tx:TxStsReg\/clock
Path slack     : 161627p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             176208

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14581
-------------------------------------   ----- 
End-of-path arrival time (ps)           14581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  161627  RISE       1
\I2S:tx_status_0\/main_2           macrocell35     3050   8330  161627  RISE       1
\I2S:tx_status_0\/q                macrocell35     3350  11680  161627  RISE       1
\I2S:Tx:TxStsReg\/status_0         statusicell1    2902  14581  161627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:TxStsReg\/clock                                    statusicell1        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:txenable\/main_4
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 161837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12431
-------------------------------------   ----- 
End-of-path arrival time (ps)           12431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  161837  RISE       1
\I2S:txenable\/main_4     macrocell37  10321  12431  161837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:txenable\/main_8
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 162032p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12236
-------------------------------------   ----- 
End-of-path arrival time (ps)           12236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  162032  RISE       1
\I2S:txenable\/main_8     macrocell37  10126  12236  162032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:tx_state_0\/main_5
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 162090p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  162032  RISE       1
\I2S:tx_state_0\/main_5   macrocell33  10067  12177  162090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:tx_state_1\/main_1
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 162305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11963
-------------------------------------   ----- 
End-of-path arrival time (ps)           11963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  161837  RISE       1
\I2S:tx_state_1\/main_1   macrocell34   9853  11963  162305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:tx_state_1\/main_0
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 162808p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11460
-------------------------------------   ----- 
End-of-path arrival time (ps)           11460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  162808  RISE       1
\I2S:tx_state_1\/main_0   macrocell34   9350  11460  162808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 162845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q                macrocell33   1250   1250  159161  RISE       1
\I2S:tx_underflow_sticky\/main_2  macrocell36  10172  11422  162845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:txenable\/main_6
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 163003p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11265
-------------------------------------   ----- 
End-of-path arrival time (ps)           11265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  163003  RISE       1
\I2S:txenable\/main_6     macrocell37   9155  11265  163003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:tx_state_1\/main_3
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 163052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11216
-------------------------------------   ----- 
End-of-path arrival time (ps)           11216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  163003  RISE       1
\I2S:tx_state_1\/main_3   macrocell34   9106  11216  163052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:BitCounter\/enable
Capture Clock  : \I2S:BitCounter\/clock
Path slack     : 163228p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3340
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174438

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  163228  RISE       1
\I2S:BitCounter\/enable      count7cell     8630  11210  163228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:tx_state_1\/main_2
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 163488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10780
-------------------------------------   ----- 
End-of-path arrival time (ps)           10780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  163488  RISE       1
\I2S:tx_state_1\/main_2   macrocell34   8670  10780  163488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:tx_state_1\/main_4
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 163622p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  163622  RISE       1
\I2S:tx_state_1\/main_4   macrocell34   8536  10646  163622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:tx_state_1\/main_5
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 164386p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  162032  RISE       1
\I2S:tx_state_1\/main_5   macrocell34   7772   9882  164386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:txenable\/main_5
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 164400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  163488  RISE       1
\I2S:txenable\/main_5     macrocell37   7758   9868  164400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:txenable\/main_0
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 164518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9750
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  162808  RISE       1
\I2S:txenable\/main_0     macrocell37   7640   9750  164518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:txenable\/main_7
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 164535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  163622  RISE       1
\I2S:txenable\/main_7     macrocell37   7623   9733  164535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:reset\/main_0
Capture Clock  : \I2S:reset\/clock_0
Path slack     : 164536p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  163228  RISE       1
\I2S:reset\/main_0           macrocell32    7152   9732  164536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:reset\/clock_0                                        macrocell32         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_6
Path End       : \I2S:txenable\/main_3
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 164584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_6  count7cell    2110   2110  164584  RISE       1
\I2S:txenable\/main_3     macrocell37   7574   9684  164584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:tx_state_0\/main_1
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 165267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9001
-------------------------------------   ---- 
End-of-path arrival time (ps)           9001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  161837  RISE       1
\I2S:tx_state_0\/main_1   macrocell33   6891   9001  165267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:tx_state_0\/main_2
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 165334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8934
-------------------------------------   ---- 
End-of-path arrival time (ps)           8934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  163488  RISE       1
\I2S:tx_state_0\/main_2   macrocell33   6824   8934  165334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:tx_state_0\/main_3
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 165418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  163003  RISE       1
\I2S:tx_state_0\/main_3   macrocell33   6740   8850  165418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:tx_state_0\/main_0
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 165450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  162808  RISE       1
\I2S:tx_state_0\/main_0   macrocell33   6708   8818  165450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:tx_state_0\/main_4
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 165466p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  163622  RISE       1
\I2S:tx_state_0\/main_4   macrocell33   6692   8802  165466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_6
Path End       : Net_2586/main_1
Capture Clock  : Net_2586/clock_0
Path slack     : 165515p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8753
-------------------------------------   ---- 
End-of-path arrival time (ps)           8753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_6  count7cell    2110   2110  164584  RISE       1
Net_2586/main_1           macrocell3    6643   8753  165515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2586/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 165925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  161627  RISE       1
\I2S:tx_underflow_sticky\/main_3   macrocell36     3062   8342  165925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/so_comb
Path End       : Net_2161/main_0
Capture Clock  : Net_2161/clock_0
Path slack     : 166052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                  model name     delay     AT   slack  edge  Fanout
------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/so_comb  datapathcell8   4550   4550  166052  RISE       1
Net_2161/main_0           macrocell2      3666   8216  166052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_0
Path End       : \I2S:txenable\/main_2
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 166615p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_0  controlcell2   2580   2580  166615  RISE       1
\I2S:txenable\/main_2        macrocell37    5073   7653  166615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:txenable\/main_1
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 167303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  163228  RISE       1
\I2S:txenable\/main_1        macrocell37    4384   6964  167303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_0
Path End       : \I2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 167489p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_0       controlcell2   2580   2580  166615  RISE       1
\I2S:tx_underflow_sticky\/main_0  macrocell36    4198   6778  167489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_1\/q
Path End       : \I2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 168190p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_state_1\/q                macrocell34   1250   1250  161518  RISE       1
\I2S:tx_underflow_sticky\/main_1  macrocell36   4828   6078  168190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:tx_state_1\/main_6
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 169496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q         macrocell37   1250   1250  169496  RISE       1
\I2S:tx_state_1\/main_6  macrocell34   3522   4772  169496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell34         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:tx_state_0\/main_6
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 169622p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q         macrocell37   1250   1250  169496  RISE       1
\I2S:tx_state_0\/main_6  macrocell33   3396   4646  169622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell33         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_underflow_sticky\/q
Path End       : \I2S:txenable\/main_9
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_underflow_sticky\/q  macrocell36   1250   1250  169811  RISE       1
\I2S:txenable\/main_9        macrocell37   3206   4456  169811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:txenable\/main_10
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 170409p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q        macrocell37   1250   1250  169496  RISE       1
\I2S:txenable\/main_10  macrocell37   2609   3859  170409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell37         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_underflow_sticky\/q
Path End       : \I2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 170710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_underflow_sticky\/q       macrocell36   1250   1250  169811  RISE       1
\I2S:tx_underflow_sticky\/main_4  macrocell36   2308   3558  170710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:reset\/q
Path End       : Net_2586/main_0
Capture Clock  : Net_2586/clock_0
Path slack     : 170732p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:reset\/clock_0                                        macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
\I2S:reset\/q    macrocell32   1250   1250  170732  RISE       1
Net_2586/main_0  macrocell3    2286   3536  170732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2586/clock_0                                           macrocell3          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

