{
  "Top": "chan_est_top",
  "RtlTop": "chan_est_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "chan_est_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "fft_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>*",
      "srcSize": "96",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "fft_in_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "fft_in_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "symbol_num": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<4>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "symbol_num",
          "name": "symbol_num",
          "usage": "data",
          "direction": "in"
        }]
    },
    "weight_stream": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "weight_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/samarth\/Desktop\/6g_ai_ran\/channel_estimation",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "chan_est_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "1031 ~ 6342",
    "Latency": "1030"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "chan_est_top",
    "Version": "1.0",
    "DisplayName": "Chan_est_top",
    "Revision": "2114500681",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_chan_est_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/dmrs_pilots.h",
      "..\/..\/chan_est.h",
      "..\/..\/chan_est.cpp"
    ],
    "TestBench": ["..\/..\/chan_est_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/chan_est_top_chan_est_top_Pipeline_buf_loop.vhd",
      "impl\/vhdl\/chan_est_top_chan_est_top_Pipeline_pilot_scan.vhd",
      "impl\/vhdl\/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_RE_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/chan_est_top_chan_est_top_Pipeline_weight_out.vhd",
      "impl\/vhdl\/chan_est_top_chan_est_top_Pipeline_zoh_fill.vhd",
      "impl\/vhdl\/chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/chan_est_top_fft_re_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/chan_est_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/chan_est_top_mac_muladd_16s_15s_30s_30_4_1.vhd",
      "impl\/vhdl\/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1.vhd",
      "impl\/vhdl\/chan_est_top_mul_16s_15s_30_1_1.vhd",
      "impl\/vhdl\/chan_est_top_pilot_h_re_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/chan_est_top_regslice_both.vhd",
      "impl\/vhdl\/chan_est_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_buf_loop.v",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_pilot_scan.v",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R.dat",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_IM_ROM_AUTO_1R.v",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_RE_ROM_AUTO_1R.dat",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_pilot_scan_DMRS_RE_ROM_AUTO_1R.v",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_weight_out.v",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_zoh_fill.v",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R.dat",
      "impl\/verilog\/chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R.v",
      "impl\/verilog\/chan_est_top_fft_re_RAM_AUTO_1R1W.v",
      "impl\/verilog\/chan_est_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/chan_est_top_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/chan_est_top_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/chan_est_top_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/chan_est_top_mac_muladd_16s_15s_30s_30_4_1.v",
      "impl\/verilog\/chan_est_top_mac_mulsub_16s_15s_30s_30_4_1.v",
      "impl\/verilog\/chan_est_top_mul_16s_15s_30_1_1.v",
      "impl\/verilog\/chan_est_top_pilot_h_re_RAM_AUTO_1R1W.v",
      "impl\/verilog\/chan_est_top_regslice_both.v",
      "impl\/verilog\/chan_est_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/chan_est_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "fft_in_0:fft_in_1:weight_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "fft_in_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "fft_in_0_",
      "ports": [
        "fft_in_0_TDATA",
        "fft_in_0_TKEEP",
        "fft_in_0_TLAST",
        "fft_in_0_TREADY",
        "fft_in_0_TSTRB",
        "fft_in_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "fft_in"
        }]
    },
    "fft_in_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "fft_in_1_",
      "ports": [
        "fft_in_1_TDATA",
        "fft_in_1_TKEEP",
        "fft_in_1_TLAST",
        "fft_in_1_TREADY",
        "fft_in_1_TSTRB",
        "fft_in_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "fft_in"
        }]
    },
    "symbol_num": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"symbol_num": "DATA"},
      "ports": ["symbol_num"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "symbol_num"
        }]
    },
    "weight_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "weight_stream_",
      "ports": [
        "weight_stream_TDATA",
        "weight_stream_TKEEP",
        "weight_stream_TLAST",
        "weight_stream_TREADY",
        "weight_stream_TSTRB",
        "weight_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "weight_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "fft_in_0_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "fft_in_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "fft_in_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "fft_in_0_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "fft_in_0_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "fft_in_0_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "fft_in_1_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "fft_in_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "fft_in_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "fft_in_1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "fft_in_1_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "fft_in_1_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "symbol_num": {
      "dir": "in",
      "width": "4"
    },
    "weight_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "weight_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "weight_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "weight_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "weight_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "weight_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "chan_est_top",
      "BindInstances": "fft_re_U fft_re_1_U fft_im_U fft_im_1_U pilot_h_re_U pilot_h_re_1_U pilot_h_im_U pilot_h_im_1_U w_re_U w_re_1_U w_re_2_U w_re_3_U w_im_U w_im_1_U w_im_2_U w_im_3_U icmp_ln243_fu_230_p2",
      "Instances": [
        {
          "ModuleName": "chan_est_top_Pipeline_buf_loop",
          "InstanceName": "grp_chan_est_top_Pipeline_buf_loop_fu_152",
          "BindInstances": "icmp_ln228_fu_160_p2 add_ln228_fu_166_p2"
        },
        {
          "ModuleName": "chan_est_top_Pipeline_pilot_scan",
          "InstanceName": "grp_chan_est_top_Pipeline_pilot_scan_fu_176",
          "BindInstances": "icmp_ln246_fu_208_p2 add_ln246_fu_214_p2 sub_ln248_fu_252_p2 mac_muladd_16s_15s_30s_30_4_1_U17 mul_16s_15s_30_1_1_U13 mac_muladd_16s_15s_30s_30_4_1_U17 mul_16s_15s_30_1_1_U14 mac_mulsub_16s_15s_30s_30_4_1_U18 mac_mulsub_16s_15s_30s_30_4_1_U18 mac_muladd_16s_15s_30s_30_4_1_U19 mul_16s_15s_30_1_1_U15 mac_muladd_16s_15s_30s_30_4_1_U19 mul_16s_15s_30_1_1_U16 mac_mulsub_16s_15s_30s_30_4_1_U20 mac_mulsub_16s_15s_30s_30_4_1_U20 DMRS_RE_U DMRS_IM_U"
        },
        {
          "ModuleName": "chan_est_top_Pipeline_zoh_fill",
          "InstanceName": "grp_chan_est_top_Pipeline_zoh_fill_fu_192",
          "BindInstances": "icmp_ln266_fu_231_p2 add_ln266_fu_237_p2 PILOT_FOR_K_U"
        },
        {
          "ModuleName": "chan_est_top_Pipeline_weight_out",
          "InstanceName": "grp_chan_est_top_Pipeline_weight_out_fu_210",
          "BindInstances": "icmp_ln283_fu_212_p2 idx_2_fu_218_p2 select_ln289_fu_267_p3 select_ln289_1_fu_274_p3 select_ln289_2_fu_281_p3 select_ln290_fu_288_p3 select_ln290_1_fu_295_p3 select_ln290_2_fu_302_p3 w_last_fu_256_p2"
        }
      ]
    },
    "Info": {
      "chan_est_top_Pipeline_buf_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chan_est_top_Pipeline_pilot_scan": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chan_est_top_Pipeline_zoh_fill": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chan_est_top_Pipeline_weight_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chan_est_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "chan_est_top_Pipeline_buf_loop": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.652"
        },
        "Loops": [{
            "Name": "buf_loop",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "89",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "chan_est_top_Pipeline_pilot_scan": {
        "Latency": {
          "LatencyBest": "178",
          "LatencyAvg": "178",
          "LatencyWorst": "178",
          "PipelineII": "173",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.380"
        },
        "Loops": [{
            "Name": "pilot_scan",
            "TripCount": "172",
            "Latency": "176",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "8",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "311",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "137",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "chan_est_top_Pipeline_zoh_fill": {
        "Latency": {
          "LatencyBest": "1029",
          "LatencyAvg": "1029",
          "LatencyWorst": "1029",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.664"
        },
        "Loops": [{
            "Name": "zoh_fill",
            "TripCount": "1024",
            "Latency": "1027",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "167",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "chan_est_top_Pipeline_weight_out": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.951"
        },
        "Loops": [{
            "Name": "weight_out",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "54",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "208",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "chan_est_top": {
        "Latency": {
          "LatencyBest": "1030",
          "LatencyAvg": "3686",
          "LatencyWorst": "6341",
          "PipelineIIMin": "1031",
          "PipelineIIMax": "6342",
          "PipelineII": "1031 ~ 6342",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.380"
        },
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "8",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "636",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1232",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-28 16:01:03 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
