# RISC-V-Function-Verification

<details open='open'>
  <summary>Table of Contents</summary>
  <ul>
    <li>
      <a href=#project-goals>Project Goals</a> 
    </li>
    <li>
      <a href=#procedure>Procedure</a>
  </ul>
</details>

## Project Goals
The idea of this project is to examine key cases where the RISC-V processor will fail by
randomly generating test cases to train a machine learning model in order to help create tests that will
trigger failure cases.

## Procedure
