ARM GAS  /tmp/cc5DPkZt.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB151:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include "lcd.h"
  27:Core/Src/main.c **** #include "sdram.h"
  28:Core/Src/main.c **** #include "ts.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/cc5DPkZt.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c4;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** UART_HandleTypeDef huart5;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_I2C4_Init(void);
  65:Core/Src/main.c **** static void MX_LTDC_Init(void);
  66:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  67:Core/Src/main.c **** static void MX_UART5_Init(void);
  68:Core/Src/main.c **** static void MX_FMC_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  89:Core/Src/main.c **** 
ARM GAS  /tmp/cc5DPkZt.s 			page 3


  90:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  91:Core/Src/main.c ****   HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize all configured peripherals */
 105:Core/Src/main.c ****   MX_GPIO_Init();
 106:Core/Src/main.c ****   MX_I2C4_Init();
 107:Core/Src/main.c ****   MX_LTDC_Init();
 108:Core/Src/main.c ****   MX_QUADSPI_Init();
 109:Core/Src/main.c ****   MX_UART5_Init();
 110:Core/Src/main.c ****   MX_FMC_Init();
 111:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 112:Core/Src/main.c ****   printf("LCD Demo\r\n");
 113:Core/Src/main.c ****   sdram_setup();
 114:Core/Src/main.c ****   lcd_fill_buff();
 115:Core/Src/main.c ****   HAL_Delay(1000);//sample delay
 116:Core/Src/main.c ****   config_lcd_layer();
 117:Core/Src/main.c ****   BSP_LCD_DisplayStringAt(0, 0, (uint8_t*)"LCD DEMO", CENTER_MODE);
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   printf("LCD init done\r\n");
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   touch_init();
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* USER CODE END 2 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* Infinite loop */
 126:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 127:Core/Src/main.c ****   while (1)
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     /* USER CODE END WHILE */
 130:Core/Src/main.c ****     //touch_detect();	
 131:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c ****   /* USER CODE END 3 */
 134:Core/Src/main.c **** }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /**
 137:Core/Src/main.c ****   * @brief System Clock Configuration
 138:Core/Src/main.c ****   * @retval None
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c **** void SystemClock_Config(void)
 141:Core/Src/main.c **** {
 142:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 143:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 144:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /** Macro to configure the PLL multiplication factor
ARM GAS  /tmp/cc5DPkZt.s 			page 4


 147:Core/Src/main.c ****   */
 148:Core/Src/main.c ****   __HAL_RCC_PLL_PLLM_CONFIG(16);
 149:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 152:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 155:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 156:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 157:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 172:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 173:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 174:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_UART5
 183:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 184:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 185:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 186:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 187:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 188:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 189:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 190:Core/Src/main.c ****   PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 191:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 192:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     Error_Handler();
 195:Core/Src/main.c ****   }
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /**
 199:Core/Src/main.c ****   * @brief I2C4 Initialization Function
 200:Core/Src/main.c ****   * @param None
 201:Core/Src/main.c ****   * @retval None
 202:Core/Src/main.c ****   */
 203:Core/Src/main.c **** static void MX_I2C4_Init(void)
ARM GAS  /tmp/cc5DPkZt.s 			page 5


 204:Core/Src/main.c **** {
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 0 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END I2C4_Init 0 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 1 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END I2C4_Init 1 */
 213:Core/Src/main.c ****   hi2c4.Instance = I2C4;
 214:Core/Src/main.c ****   hi2c4.Init.Timing = 0x00303D5B;
 215:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 216:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 217:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 218:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 219:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 220:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 221:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 222:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c ****   /** Configure Analogue filter
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 229:Core/Src/main.c ****   {
 230:Core/Src/main.c ****     Error_Handler();
 231:Core/Src/main.c ****   }
 232:Core/Src/main.c ****   /** Configure Digital filter
 233:Core/Src/main.c ****   */
 234:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 235:Core/Src/main.c ****   {
 236:Core/Src/main.c ****     Error_Handler();
 237:Core/Src/main.c ****   }
 238:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 2 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END I2C4_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** }
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** /**
 245:Core/Src/main.c ****   * @brief LTDC Initialization Function
 246:Core/Src/main.c ****   * @param None
 247:Core/Src/main.c ****   * @retval None
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c **** static void MX_LTDC_Init(void)
 250:Core/Src/main.c **** {
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 257:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 260:Core/Src/main.c **** 
ARM GAS  /tmp/cc5DPkZt.s 			page 6


 261:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 262:Core/Src/main.c ****   hltdc.Instance = LTDC;
 263:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 264:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 265:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 266:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 267:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 268:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 269:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 270:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 271:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 853;
 272:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 491;
 273:Core/Src/main.c ****   hltdc.Init.TotalWidth = 885;
 274:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 493;
 275:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 276:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 277:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 278:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 283:Core/Src/main.c ****   pLayerCfg.WindowX1 = 800;
 284:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 285:Core/Src/main.c ****   pLayerCfg.WindowY1 = 480;
 286:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 287:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 288:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 289:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 290:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 291:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 292:Core/Src/main.c ****   pLayerCfg.ImageWidth = 800;
 293:Core/Src/main.c ****   pLayerCfg.ImageHeight = 480;
 294:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 295:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 296:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 297:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   pLayerCfg1.WindowX0 = 0;
 302:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 303:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 304:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 305:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 306:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 307:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 308:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 309:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 310:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 311:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 312:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 313:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 314:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 315:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 316:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 317:Core/Src/main.c ****   {
ARM GAS  /tmp/cc5DPkZt.s 			page 7


 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c **** }
 325:Core/Src/main.c **** 
 326:Core/Src/main.c **** /**
 327:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 328:Core/Src/main.c ****   * @param None
 329:Core/Src/main.c ****   * @retval None
 330:Core/Src/main.c ****   */
 331:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 332:Core/Src/main.c **** {
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 341:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 342:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 343:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 344:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 16;
 345:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 346:Core/Src/main.c ****   hqspi.Init.FlashSize = 31;
 347:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 348:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 349:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 350:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 351:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** }
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** /**
 362:Core/Src/main.c ****   * @brief UART5 Initialization Function
 363:Core/Src/main.c ****   * @param None
 364:Core/Src/main.c ****   * @retval None
 365:Core/Src/main.c ****   */
 366:Core/Src/main.c **** static void MX_UART5_Init(void)
 367:Core/Src/main.c **** {
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END UART5_Init 0 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 1 */
 374:Core/Src/main.c **** 
ARM GAS  /tmp/cc5DPkZt.s 			page 8


 375:Core/Src/main.c ****   /* USER CODE END UART5_Init 1 */
 376:Core/Src/main.c ****   huart5.Instance = UART5;
 377:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 378:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 379:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 380:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 381:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 382:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 383:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 384:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 385:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 386:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****     Error_Handler();
 389:Core/Src/main.c ****   }
 390:Core/Src/main.c ****   /* USER CODE BEGIN UART5_Init 2 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE END UART5_Init 2 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c **** }
 395:Core/Src/main.c **** 
 396:Core/Src/main.c **** /* FMC initialization function */
 397:Core/Src/main.c **** static void MX_FMC_Init(void)
 398:Core/Src/main.c **** {
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
 411:Core/Src/main.c ****   */
 412:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 413:Core/Src/main.c ****   /* hsdram1.Init */
 414:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 415:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 416:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 417:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 418:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 419:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 420:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 421:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 422:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 423:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 424:Core/Src/main.c ****   /* SdramTiming */
 425:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
 426:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 6;
 427:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 428:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 6;
 429:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 2;
 430:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 431:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
ARM GAS  /tmp/cc5DPkZt.s 			page 9


 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 434:Core/Src/main.c ****   {
 435:Core/Src/main.c ****     Error_Handler( );
 436:Core/Src/main.c ****   }
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
 441:Core/Src/main.c **** }
 442:Core/Src/main.c **** 
 443:Core/Src/main.c **** /**
 444:Core/Src/main.c ****   * @brief GPIO Initialization Function
 445:Core/Src/main.c ****   * @param None
 446:Core/Src/main.c ****   * @retval None
 447:Core/Src/main.c ****   */
 448:Core/Src/main.c **** static void MX_GPIO_Init(void)
 449:Core/Src/main.c **** {
  27              		.loc 1 449 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 8AB0     		sub	sp, sp, #40
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 40
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 452:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  35              		.loc 1 452 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 452 3 view .LVU2
  38              		.loc 1 452 3 view .LVU3
  39 0002 2E4B     		ldr	r3, .L3
  40 0004 1A6B     		ldr	r2, [r3, #48]
  41 0006 42F01002 		orr	r2, r2, #16
  42 000a 1A63     		str	r2, [r3, #48]
  43              		.loc 1 452 3 view .LVU4
  44 000c 1A6B     		ldr	r2, [r3, #48]
  45 000e 02F01002 		and	r2, r2, #16
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 452 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 452 3 view .LVU6
 453:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
  51              		.loc 1 453 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 453 3 view .LVU8
  54              		.loc 1 453 3 view .LVU9
  55 0016 1A6B     		ldr	r2, [r3, #48]
  56 0018 42F48072 		orr	r2, r2, #256
  57 001c 1A63     		str	r2, [r3, #48]
  58              		.loc 1 453 3 view .LVU10
  59 001e 1A6B     		ldr	r2, [r3, #48]
  60 0020 02F48072 		and	r2, r2, #256
  61 0024 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/cc5DPkZt.s 			page 10


  62              		.loc 1 453 3 view .LVU11
  63 0026 019A     		ldr	r2, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 453 3 view .LVU12
 454:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  66              		.loc 1 454 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 454 3 view .LVU14
  69              		.loc 1 454 3 view .LVU15
  70 0028 1A6B     		ldr	r2, [r3, #48]
  71 002a 42F02002 		orr	r2, r2, #32
  72 002e 1A63     		str	r2, [r3, #48]
  73              		.loc 1 454 3 view .LVU16
  74 0030 1A6B     		ldr	r2, [r3, #48]
  75 0032 02F02002 		and	r2, r2, #32
  76 0036 0292     		str	r2, [sp, #8]
  77              		.loc 1 454 3 view .LVU17
  78 0038 029A     		ldr	r2, [sp, #8]
  79              	.LBE4:
  80              		.loc 1 454 3 view .LVU18
 455:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  81              		.loc 1 455 3 view .LVU19
  82              	.LBB5:
  83              		.loc 1 455 3 view .LVU20
  84              		.loc 1 455 3 view .LVU21
  85 003a 1A6B     		ldr	r2, [r3, #48]
  86 003c 42F08002 		orr	r2, r2, #128
  87 0040 1A63     		str	r2, [r3, #48]
  88              		.loc 1 455 3 view .LVU22
  89 0042 1A6B     		ldr	r2, [r3, #48]
  90 0044 02F08002 		and	r2, r2, #128
  91 0048 0392     		str	r2, [sp, #12]
  92              		.loc 1 455 3 view .LVU23
  93 004a 039A     		ldr	r2, [sp, #12]
  94              	.LBE5:
  95              		.loc 1 455 3 view .LVU24
 456:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  96              		.loc 1 456 3 view .LVU25
  97              	.LBB6:
  98              		.loc 1 456 3 view .LVU26
  99              		.loc 1 456 3 view .LVU27
 100 004c 1A6B     		ldr	r2, [r3, #48]
 101 004e 42F00102 		orr	r2, r2, #1
 102 0052 1A63     		str	r2, [r3, #48]
 103              		.loc 1 456 3 view .LVU28
 104 0054 1A6B     		ldr	r2, [r3, #48]
 105 0056 02F00102 		and	r2, r2, #1
 106 005a 0492     		str	r2, [sp, #16]
 107              		.loc 1 456 3 view .LVU29
 108 005c 049A     		ldr	r2, [sp, #16]
 109              	.LBE6:
 110              		.loc 1 456 3 view .LVU30
 457:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 111              		.loc 1 457 3 view .LVU31
 112              	.LBB7:
 113              		.loc 1 457 3 view .LVU32
 114              		.loc 1 457 3 view .LVU33
ARM GAS  /tmp/cc5DPkZt.s 			page 11


 115 005e 1A6B     		ldr	r2, [r3, #48]
 116 0060 42F00202 		orr	r2, r2, #2
 117 0064 1A63     		str	r2, [r3, #48]
 118              		.loc 1 457 3 view .LVU34
 119 0066 1A6B     		ldr	r2, [r3, #48]
 120 0068 02F00202 		and	r2, r2, #2
 121 006c 0592     		str	r2, [sp, #20]
 122              		.loc 1 457 3 view .LVU35
 123 006e 059A     		ldr	r2, [sp, #20]
 124              	.LBE7:
 125              		.loc 1 457 3 view .LVU36
 458:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 126              		.loc 1 458 3 view .LVU37
 127              	.LBB8:
 128              		.loc 1 458 3 view .LVU38
 129              		.loc 1 458 3 view .LVU39
 130 0070 1A6B     		ldr	r2, [r3, #48]
 131 0072 42F40072 		orr	r2, r2, #512
 132 0076 1A63     		str	r2, [r3, #48]
 133              		.loc 1 458 3 view .LVU40
 134 0078 1A6B     		ldr	r2, [r3, #48]
 135 007a 02F40072 		and	r2, r2, #512
 136 007e 0692     		str	r2, [sp, #24]
 137              		.loc 1 458 3 view .LVU41
 138 0080 069A     		ldr	r2, [sp, #24]
 139              	.LBE8:
 140              		.loc 1 458 3 view .LVU42
 459:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 141              		.loc 1 459 3 view .LVU43
 142              	.LBB9:
 143              		.loc 1 459 3 view .LVU44
 144              		.loc 1 459 3 view .LVU45
 145 0082 1A6B     		ldr	r2, [r3, #48]
 146 0084 42F04002 		orr	r2, r2, #64
 147 0088 1A63     		str	r2, [r3, #48]
 148              		.loc 1 459 3 view .LVU46
 149 008a 1A6B     		ldr	r2, [r3, #48]
 150 008c 02F04002 		and	r2, r2, #64
 151 0090 0792     		str	r2, [sp, #28]
 152              		.loc 1 459 3 view .LVU47
 153 0092 079A     		ldr	r2, [sp, #28]
 154              	.LBE9:
 155              		.loc 1 459 3 view .LVU48
 460:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 156              		.loc 1 460 3 view .LVU49
 157              	.LBB10:
 158              		.loc 1 460 3 view .LVU50
 159              		.loc 1 460 3 view .LVU51
 160 0094 1A6B     		ldr	r2, [r3, #48]
 161 0096 42F00802 		orr	r2, r2, #8
 162 009a 1A63     		str	r2, [r3, #48]
 163              		.loc 1 460 3 view .LVU52
 164 009c 1A6B     		ldr	r2, [r3, #48]
 165 009e 02F00802 		and	r2, r2, #8
 166 00a2 0892     		str	r2, [sp, #32]
 167              		.loc 1 460 3 view .LVU53
 168 00a4 089A     		ldr	r2, [sp, #32]
ARM GAS  /tmp/cc5DPkZt.s 			page 12


 169              	.LBE10:
 170              		.loc 1 460 3 view .LVU54
 461:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 171              		.loc 1 461 3 view .LVU55
 172              	.LBB11:
 173              		.loc 1 461 3 view .LVU56
 174              		.loc 1 461 3 view .LVU57
 175 00a6 1A6B     		ldr	r2, [r3, #48]
 176 00a8 42F48062 		orr	r2, r2, #1024
 177 00ac 1A63     		str	r2, [r3, #48]
 178              		.loc 1 461 3 view .LVU58
 179 00ae 1B6B     		ldr	r3, [r3, #48]
 180 00b0 03F48063 		and	r3, r3, #1024
 181 00b4 0993     		str	r3, [sp, #36]
 182              		.loc 1 461 3 view .LVU59
 183 00b6 099B     		ldr	r3, [sp, #36]
 184              	.LBE11:
 185              		.loc 1 461 3 view .LVU60
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** }
 186              		.loc 1 463 1 is_stmt 0 view .LVU61
 187 00b8 0AB0     		add	sp, sp, #40
 188              	.LCFI1:
 189              		.cfi_def_cfa_offset 0
 190              		@ sp needed
 191 00ba 7047     		bx	lr
 192              	.L4:
 193              		.align	2
 194              	.L3:
 195 00bc 00380240 		.word	1073887232
 196              		.cfi_endproc
 197              	.LFE151:
 199              		.section	.text.MX_I2C4_Init,"ax",%progbits
 200              		.align	1
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 204              		.fpu fpv5-d16
 206              	MX_I2C4_Init:
 207              	.LFB146:
 204:Core/Src/main.c **** 
 208              		.loc 1 204 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212 0000 38B5     		push	{r3, r4, r5, lr}
 213              	.LCFI2:
 214              		.cfi_def_cfa_offset 16
 215              		.cfi_offset 3, -16
 216              		.cfi_offset 4, -12
 217              		.cfi_offset 5, -8
 218              		.cfi_offset 14, -4
 213:Core/Src/main.c ****   hi2c4.Init.Timing = 0x00303D5B;
 219              		.loc 1 213 3 view .LVU63
 213:Core/Src/main.c ****   hi2c4.Init.Timing = 0x00303D5B;
 220              		.loc 1 213 18 is_stmt 0 view .LVU64
 221 0002 0D4C     		ldr	r4, .L7
ARM GAS  /tmp/cc5DPkZt.s 			page 13


 222 0004 0D4B     		ldr	r3, .L7+4
 223 0006 2360     		str	r3, [r4]
 214:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 224              		.loc 1 214 3 is_stmt 1 view .LVU65
 214:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 225              		.loc 1 214 21 is_stmt 0 view .LVU66
 226 0008 0D4B     		ldr	r3, .L7+8
 227 000a 6360     		str	r3, [r4, #4]
 215:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 228              		.loc 1 215 3 is_stmt 1 view .LVU67
 215:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 229              		.loc 1 215 26 is_stmt 0 view .LVU68
 230 000c 0025     		movs	r5, #0
 231 000e A560     		str	r5, [r4, #8]
 216:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 232              		.loc 1 216 3 is_stmt 1 view .LVU69
 216:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 233              		.loc 1 216 29 is_stmt 0 view .LVU70
 234 0010 0123     		movs	r3, #1
 235 0012 E360     		str	r3, [r4, #12]
 217:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 236              		.loc 1 217 3 is_stmt 1 view .LVU71
 217:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 237              		.loc 1 217 30 is_stmt 0 view .LVU72
 238 0014 2561     		str	r5, [r4, #16]
 218:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 239              		.loc 1 218 3 is_stmt 1 view .LVU73
 218:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 240              		.loc 1 218 26 is_stmt 0 view .LVU74
 241 0016 6561     		str	r5, [r4, #20]
 219:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 242              		.loc 1 219 3 is_stmt 1 view .LVU75
 219:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 243              		.loc 1 219 31 is_stmt 0 view .LVU76
 244 0018 A561     		str	r5, [r4, #24]
 220:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 245              		.loc 1 220 3 is_stmt 1 view .LVU77
 220:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 246              		.loc 1 220 30 is_stmt 0 view .LVU78
 247 001a E561     		str	r5, [r4, #28]
 221:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 248              		.loc 1 221 3 is_stmt 1 view .LVU79
 221:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 249              		.loc 1 221 28 is_stmt 0 view .LVU80
 250 001c 2562     		str	r5, [r4, #32]
 222:Core/Src/main.c ****   {
 251              		.loc 1 222 3 is_stmt 1 view .LVU81
 222:Core/Src/main.c ****   {
 252              		.loc 1 222 7 is_stmt 0 view .LVU82
 253 001e 2046     		mov	r0, r4
 254 0020 FFF7FEFF 		bl	HAL_I2C_Init
 255              	.LVL0:
 228:Core/Src/main.c ****   {
 256              		.loc 1 228 3 is_stmt 1 view .LVU83
 228:Core/Src/main.c ****   {
 257              		.loc 1 228 7 is_stmt 0 view .LVU84
 258 0024 2946     		mov	r1, r5
ARM GAS  /tmp/cc5DPkZt.s 			page 14


 259 0026 2046     		mov	r0, r4
 260 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 261              	.LVL1:
 234:Core/Src/main.c ****   {
 262              		.loc 1 234 3 is_stmt 1 view .LVU85
 234:Core/Src/main.c ****   {
 263              		.loc 1 234 7 is_stmt 0 view .LVU86
 264 002c 2946     		mov	r1, r5
 265 002e 2046     		mov	r0, r4
 266 0030 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 267              	.LVL2:
 242:Core/Src/main.c **** 
 268              		.loc 1 242 1 view .LVU87
 269 0034 38BD     		pop	{r3, r4, r5, pc}
 270              	.L8:
 271 0036 00BF     		.align	2
 272              	.L7:
 273 0038 00000000 		.word	hi2c4
 274 003c 00600040 		.word	1073766400
 275 0040 5B3D3000 		.word	3161435
 276              		.cfi_endproc
 277              	.LFE146:
 279              		.section	.text.MX_LTDC_Init,"ax",%progbits
 280              		.align	1
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu fpv5-d16
 286              	MX_LTDC_Init:
 287              	.LFB147:
 250:Core/Src/main.c **** 
 288              		.loc 1 250 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 104
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 293              	.LCFI3:
 294              		.cfi_def_cfa_offset 20
 295              		.cfi_offset 4, -20
 296              		.cfi_offset 5, -16
 297              		.cfi_offset 6, -12
 298              		.cfi_offset 7, -8
 299              		.cfi_offset 14, -4
 300 0002 9BB0     		sub	sp, sp, #108
 301              	.LCFI4:
 302              		.cfi_def_cfa_offset 128
 256:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 303              		.loc 1 256 3 view .LVU89
 256:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 304              		.loc 1 256 24 is_stmt 0 view .LVU90
 305 0004 3424     		movs	r4, #52
 306 0006 2246     		mov	r2, r4
 307 0008 0021     		movs	r1, #0
 308 000a 0DEB0400 		add	r0, sp, r4
 309 000e FFF7FEFF 		bl	memset
 310              	.LVL3:
 257:Core/Src/main.c **** 
ARM GAS  /tmp/cc5DPkZt.s 			page 15


 311              		.loc 1 257 3 is_stmt 1 view .LVU91
 257:Core/Src/main.c **** 
 312              		.loc 1 257 24 is_stmt 0 view .LVU92
 313 0012 2246     		mov	r2, r4
 314 0014 0021     		movs	r1, #0
 315 0016 6846     		mov	r0, sp
 316 0018 FFF7FEFF 		bl	memset
 317              	.LVL4:
 262:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 318              		.loc 1 262 3 is_stmt 1 view .LVU93
 262:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 319              		.loc 1 262 18 is_stmt 0 view .LVU94
 320 001c 2E4D     		ldr	r5, .L11
 321 001e 2F4B     		ldr	r3, .L11+4
 322 0020 2B60     		str	r3, [r5]
 263:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 323              		.loc 1 263 3 is_stmt 1 view .LVU95
 263:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 324              		.loc 1 263 25 is_stmt 0 view .LVU96
 325 0022 0024     		movs	r4, #0
 326 0024 6C60     		str	r4, [r5, #4]
 264:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 327              		.loc 1 264 3 is_stmt 1 view .LVU97
 264:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 328              		.loc 1 264 25 is_stmt 0 view .LVU98
 329 0026 AC60     		str	r4, [r5, #8]
 265:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 330              		.loc 1 265 3 is_stmt 1 view .LVU99
 265:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 331              		.loc 1 265 25 is_stmt 0 view .LVU100
 332 0028 EC60     		str	r4, [r5, #12]
 266:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 333              		.loc 1 266 3 is_stmt 1 view .LVU101
 266:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 334              		.loc 1 266 25 is_stmt 0 view .LVU102
 335 002a 2C61     		str	r4, [r5, #16]
 267:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 336              		.loc 1 267 3 is_stmt 1 view .LVU103
 267:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 337              		.loc 1 267 29 is_stmt 0 view .LVU104
 338 002c 2823     		movs	r3, #40
 339 002e 6B61     		str	r3, [r5, #20]
 268:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 340              		.loc 1 268 3 is_stmt 1 view .LVU105
 268:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 341              		.loc 1 268 27 is_stmt 0 view .LVU106
 342 0030 0923     		movs	r3, #9
 343 0032 AB61     		str	r3, [r5, #24]
 269:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 344              		.loc 1 269 3 is_stmt 1 view .LVU107
 269:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 345              		.loc 1 269 29 is_stmt 0 view .LVU108
 346 0034 3523     		movs	r3, #53
 347 0036 EB61     		str	r3, [r5, #28]
 270:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 853;
 348              		.loc 1 270 3 is_stmt 1 view .LVU109
 270:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 853;
ARM GAS  /tmp/cc5DPkZt.s 			page 16


 349              		.loc 1 270 29 is_stmt 0 view .LVU110
 350 0038 0B23     		movs	r3, #11
 351 003a 2B62     		str	r3, [r5, #32]
 271:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 491;
 352              		.loc 1 271 3 is_stmt 1 view .LVU111
 271:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 491;
 353              		.loc 1 271 33 is_stmt 0 view .LVU112
 354 003c 40F25533 		movw	r3, #853
 355 0040 6B62     		str	r3, [r5, #36]
 272:Core/Src/main.c ****   hltdc.Init.TotalWidth = 885;
 356              		.loc 1 272 3 is_stmt 1 view .LVU113
 272:Core/Src/main.c ****   hltdc.Init.TotalWidth = 885;
 357              		.loc 1 272 33 is_stmt 0 view .LVU114
 358 0042 40F2EB13 		movw	r3, #491
 359 0046 AB62     		str	r3, [r5, #40]
 273:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 493;
 360              		.loc 1 273 3 is_stmt 1 view .LVU115
 273:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 493;
 361              		.loc 1 273 25 is_stmt 0 view .LVU116
 362 0048 40F27533 		movw	r3, #885
 363 004c EB62     		str	r3, [r5, #44]
 274:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 364              		.loc 1 274 3 is_stmt 1 view .LVU117
 274:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 365              		.loc 1 274 25 is_stmt 0 view .LVU118
 366 004e 40F2ED13 		movw	r3, #493
 367 0052 2B63     		str	r3, [r5, #48]
 275:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 368              		.loc 1 275 3 is_stmt 1 view .LVU119
 275:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 369              		.loc 1 275 29 is_stmt 0 view .LVU120
 370 0054 85F83440 		strb	r4, [r5, #52]
 276:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 371              		.loc 1 276 3 is_stmt 1 view .LVU121
 276:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 372              		.loc 1 276 30 is_stmt 0 view .LVU122
 373 0058 85F83540 		strb	r4, [r5, #53]
 277:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 374              		.loc 1 277 3 is_stmt 1 view .LVU123
 277:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 375              		.loc 1 277 28 is_stmt 0 view .LVU124
 376 005c 85F83640 		strb	r4, [r5, #54]
 278:Core/Src/main.c ****   {
 377              		.loc 1 278 3 is_stmt 1 view .LVU125
 278:Core/Src/main.c ****   {
 378              		.loc 1 278 7 is_stmt 0 view .LVU126
 379 0060 2846     		mov	r0, r5
 380 0062 FFF7FEFF 		bl	HAL_LTDC_Init
 381              	.LVL5:
 282:Core/Src/main.c ****   pLayerCfg.WindowX1 = 800;
 382              		.loc 1 282 3 is_stmt 1 view .LVU127
 282:Core/Src/main.c ****   pLayerCfg.WindowX1 = 800;
 383              		.loc 1 282 22 is_stmt 0 view .LVU128
 384 0066 0D94     		str	r4, [sp, #52]
 283:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 385              		.loc 1 283 3 is_stmt 1 view .LVU129
 283:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
ARM GAS  /tmp/cc5DPkZt.s 			page 17


 386              		.loc 1 283 22 is_stmt 0 view .LVU130
 387 0068 4FF44872 		mov	r2, #800
 388 006c 0E92     		str	r2, [sp, #56]
 284:Core/Src/main.c ****   pLayerCfg.WindowY1 = 480;
 389              		.loc 1 284 3 is_stmt 1 view .LVU131
 284:Core/Src/main.c ****   pLayerCfg.WindowY1 = 480;
 390              		.loc 1 284 22 is_stmt 0 view .LVU132
 391 006e 0F94     		str	r4, [sp, #60]
 285:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 392              		.loc 1 285 3 is_stmt 1 view .LVU133
 285:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 393              		.loc 1 285 22 is_stmt 0 view .LVU134
 394 0070 4FF4F073 		mov	r3, #480
 395 0074 1093     		str	r3, [sp, #64]
 286:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 396              		.loc 1 286 3 is_stmt 1 view .LVU135
 286:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 397              		.loc 1 286 25 is_stmt 0 view .LVU136
 398 0076 0221     		movs	r1, #2
 399 0078 1191     		str	r1, [sp, #68]
 287:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 400              		.loc 1 287 3 is_stmt 1 view .LVU137
 287:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 401              		.loc 1 287 19 is_stmt 0 view .LVU138
 402 007a FF21     		movs	r1, #255
 403 007c 1291     		str	r1, [sp, #72]
 288:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 404              		.loc 1 288 3 is_stmt 1 view .LVU139
 288:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 405              		.loc 1 288 20 is_stmt 0 view .LVU140
 406 007e 1394     		str	r4, [sp, #76]
 289:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 407              		.loc 1 289 3 is_stmt 1 view .LVU141
 289:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 408              		.loc 1 289 29 is_stmt 0 view .LVU142
 409 0080 4FF48067 		mov	r7, #1024
 410 0084 1497     		str	r7, [sp, #80]
 290:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 411              		.loc 1 290 3 is_stmt 1 view .LVU143
 290:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 412              		.loc 1 290 29 is_stmt 0 view .LVU144
 413 0086 0526     		movs	r6, #5
 414 0088 1596     		str	r6, [sp, #84]
 291:Core/Src/main.c ****   pLayerCfg.ImageWidth = 800;
 415              		.loc 1 291 3 is_stmt 1 view .LVU145
 291:Core/Src/main.c ****   pLayerCfg.ImageWidth = 800;
 416              		.loc 1 291 27 is_stmt 0 view .LVU146
 417 008a 1694     		str	r4, [sp, #88]
 292:Core/Src/main.c ****   pLayerCfg.ImageHeight = 480;
 418              		.loc 1 292 3 is_stmt 1 view .LVU147
 292:Core/Src/main.c ****   pLayerCfg.ImageHeight = 480;
 419              		.loc 1 292 24 is_stmt 0 view .LVU148
 420 008c 1792     		str	r2, [sp, #92]
 293:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 421              		.loc 1 293 3 is_stmt 1 view .LVU149
 293:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 422              		.loc 1 293 25 is_stmt 0 view .LVU150
ARM GAS  /tmp/cc5DPkZt.s 			page 18


 423 008e 1893     		str	r3, [sp, #96]
 294:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 424              		.loc 1 294 3 is_stmt 1 view .LVU151
 294:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 425              		.loc 1 294 28 is_stmt 0 view .LVU152
 426 0090 8DF86440 		strb	r4, [sp, #100]
 295:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 427              		.loc 1 295 3 is_stmt 1 view .LVU153
 295:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 428              		.loc 1 295 29 is_stmt 0 view .LVU154
 429 0094 8DF86540 		strb	r4, [sp, #101]
 296:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 430              		.loc 1 296 3 is_stmt 1 view .LVU155
 296:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 431              		.loc 1 296 27 is_stmt 0 view .LVU156
 432 0098 8DF86640 		strb	r4, [sp, #102]
 297:Core/Src/main.c ****   {
 433              		.loc 1 297 3 is_stmt 1 view .LVU157
 297:Core/Src/main.c ****   {
 434              		.loc 1 297 7 is_stmt 0 view .LVU158
 435 009c 2246     		mov	r2, r4
 436 009e 0DA9     		add	r1, sp, #52
 437 00a0 2846     		mov	r0, r5
 438 00a2 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 439              	.LVL6:
 301:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 440              		.loc 1 301 3 is_stmt 1 view .LVU159
 301:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 441              		.loc 1 301 23 is_stmt 0 view .LVU160
 442 00a6 0094     		str	r4, [sp]
 302:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 443              		.loc 1 302 3 is_stmt 1 view .LVU161
 302:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 444              		.loc 1 302 23 is_stmt 0 view .LVU162
 445 00a8 0194     		str	r4, [sp, #4]
 303:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 446              		.loc 1 303 3 is_stmt 1 view .LVU163
 303:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 447              		.loc 1 303 23 is_stmt 0 view .LVU164
 448 00aa 0294     		str	r4, [sp, #8]
 304:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 449              		.loc 1 304 3 is_stmt 1 view .LVU165
 304:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 450              		.loc 1 304 23 is_stmt 0 view .LVU166
 451 00ac 0394     		str	r4, [sp, #12]
 305:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 452              		.loc 1 305 3 is_stmt 1 view .LVU167
 305:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 453              		.loc 1 305 26 is_stmt 0 view .LVU168
 454 00ae 0494     		str	r4, [sp, #16]
 306:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 455              		.loc 1 306 3 is_stmt 1 view .LVU169
 306:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 456              		.loc 1 306 20 is_stmt 0 view .LVU170
 457 00b0 0594     		str	r4, [sp, #20]
 307:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 458              		.loc 1 307 3 is_stmt 1 view .LVU171
ARM GAS  /tmp/cc5DPkZt.s 			page 19


 307:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 459              		.loc 1 307 21 is_stmt 0 view .LVU172
 460 00b2 0694     		str	r4, [sp, #24]
 308:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 461              		.loc 1 308 3 is_stmt 1 view .LVU173
 308:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 462              		.loc 1 308 30 is_stmt 0 view .LVU174
 463 00b4 0797     		str	r7, [sp, #28]
 309:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 464              		.loc 1 309 3 is_stmt 1 view .LVU175
 309:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 465              		.loc 1 309 30 is_stmt 0 view .LVU176
 466 00b6 0896     		str	r6, [sp, #32]
 310:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 467              		.loc 1 310 3 is_stmt 1 view .LVU177
 310:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 468              		.loc 1 310 28 is_stmt 0 view .LVU178
 469 00b8 0994     		str	r4, [sp, #36]
 311:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 470              		.loc 1 311 3 is_stmt 1 view .LVU179
 311:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 471              		.loc 1 311 25 is_stmt 0 view .LVU180
 472 00ba 0A94     		str	r4, [sp, #40]
 312:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 473              		.loc 1 312 3 is_stmt 1 view .LVU181
 312:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 474              		.loc 1 312 26 is_stmt 0 view .LVU182
 475 00bc 0B94     		str	r4, [sp, #44]
 313:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 476              		.loc 1 313 3 is_stmt 1 view .LVU183
 313:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 477              		.loc 1 313 29 is_stmt 0 view .LVU184
 478 00be 8DF83040 		strb	r4, [sp, #48]
 314:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 479              		.loc 1 314 3 is_stmt 1 view .LVU185
 314:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 480              		.loc 1 314 30 is_stmt 0 view .LVU186
 481 00c2 8DF83140 		strb	r4, [sp, #49]
 315:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 482              		.loc 1 315 3 is_stmt 1 view .LVU187
 315:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 483              		.loc 1 315 28 is_stmt 0 view .LVU188
 484 00c6 8DF83240 		strb	r4, [sp, #50]
 316:Core/Src/main.c ****   {
 485              		.loc 1 316 3 is_stmt 1 view .LVU189
 316:Core/Src/main.c ****   {
 486              		.loc 1 316 7 is_stmt 0 view .LVU190
 487 00ca 0122     		movs	r2, #1
 488 00cc 6946     		mov	r1, sp
 489 00ce 2846     		mov	r0, r5
 490 00d0 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 491              	.LVL7:
 324:Core/Src/main.c **** 
 492              		.loc 1 324 1 view .LVU191
 493 00d4 1BB0     		add	sp, sp, #108
 494              	.LCFI5:
 495              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/cc5DPkZt.s 			page 20


 496              		@ sp needed
 497 00d6 F0BD     		pop	{r4, r5, r6, r7, pc}
 498              	.L12:
 499              		.align	2
 500              	.L11:
 501 00d8 00000000 		.word	hltdc
 502 00dc 00680140 		.word	1073833984
 503              		.cfi_endproc
 504              	.LFE147:
 506              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 507              		.align	1
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 511              		.fpu fpv5-d16
 513              	MX_QUADSPI_Init:
 514              	.LFB148:
 332:Core/Src/main.c **** 
 515              		.loc 1 332 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519 0000 08B5     		push	{r3, lr}
 520              	.LCFI6:
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 3, -8
 523              		.cfi_offset 14, -4
 342:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 524              		.loc 1 342 3 view .LVU193
 342:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 525              		.loc 1 342 18 is_stmt 0 view .LVU194
 526 0002 0948     		ldr	r0, .L15
 527 0004 094B     		ldr	r3, .L15+4
 528 0006 0360     		str	r3, [r0]
 343:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 16;
 529              		.loc 1 343 3 is_stmt 1 view .LVU195
 343:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 16;
 530              		.loc 1 343 29 is_stmt 0 view .LVU196
 531 0008 0123     		movs	r3, #1
 532 000a 4360     		str	r3, [r0, #4]
 344:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 533              		.loc 1 344 3 is_stmt 1 view .LVU197
 344:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 534              		.loc 1 344 28 is_stmt 0 view .LVU198
 535 000c 1023     		movs	r3, #16
 536 000e 8360     		str	r3, [r0, #8]
 345:Core/Src/main.c ****   hqspi.Init.FlashSize = 31;
 537              		.loc 1 345 3 is_stmt 1 view .LVU199
 345:Core/Src/main.c ****   hqspi.Init.FlashSize = 31;
 538              		.loc 1 345 29 is_stmt 0 view .LVU200
 539 0010 C360     		str	r3, [r0, #12]
 346:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 540              		.loc 1 346 3 is_stmt 1 view .LVU201
 346:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 541              		.loc 1 346 24 is_stmt 0 view .LVU202
 542 0012 1F23     		movs	r3, #31
 543 0014 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/cc5DPkZt.s 			page 21


 347:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 544              		.loc 1 347 3 is_stmt 1 view .LVU203
 347:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 545              		.loc 1 347 33 is_stmt 0 view .LVU204
 546 0016 0023     		movs	r3, #0
 547 0018 4361     		str	r3, [r0, #20]
 348:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 548              		.loc 1 348 3 is_stmt 1 view .LVU205
 348:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 549              		.loc 1 348 24 is_stmt 0 view .LVU206
 550 001a 8361     		str	r3, [r0, #24]
 349:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 551              		.loc 1 349 3 is_stmt 1 view .LVU207
 349:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 552              		.loc 1 349 22 is_stmt 0 view .LVU208
 553 001c C361     		str	r3, [r0, #28]
 350:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 554              		.loc 1 350 3 is_stmt 1 view .LVU209
 350:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 555              		.loc 1 350 24 is_stmt 0 view .LVU210
 556 001e 0362     		str	r3, [r0, #32]
 351:Core/Src/main.c ****   {
 557              		.loc 1 351 3 is_stmt 1 view .LVU211
 351:Core/Src/main.c ****   {
 558              		.loc 1 351 7 is_stmt 0 view .LVU212
 559 0020 FFF7FEFF 		bl	HAL_QSPI_Init
 560              	.LVL8:
 359:Core/Src/main.c **** 
 561              		.loc 1 359 1 view .LVU213
 562 0024 08BD     		pop	{r3, pc}
 563              	.L16:
 564 0026 00BF     		.align	2
 565              	.L15:
 566 0028 00000000 		.word	hqspi
 567 002c 001000A0 		.word	-1610608640
 568              		.cfi_endproc
 569              	.LFE148:
 571              		.section	.text.MX_UART5_Init,"ax",%progbits
 572              		.align	1
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv5-d16
 578              	MX_UART5_Init:
 579              	.LFB149:
 367:Core/Src/main.c **** 
 580              		.loc 1 367 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584 0000 08B5     		push	{r3, lr}
 585              	.LCFI7:
 586              		.cfi_def_cfa_offset 8
 587              		.cfi_offset 3, -8
 588              		.cfi_offset 14, -4
 376:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 589              		.loc 1 376 3 view .LVU215
ARM GAS  /tmp/cc5DPkZt.s 			page 22


 376:Core/Src/main.c ****   huart5.Init.BaudRate = 115200;
 590              		.loc 1 376 19 is_stmt 0 view .LVU216
 591 0002 0948     		ldr	r0, .L19
 592 0004 094B     		ldr	r3, .L19+4
 593 0006 0360     		str	r3, [r0]
 377:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 594              		.loc 1 377 3 is_stmt 1 view .LVU217
 377:Core/Src/main.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 595              		.loc 1 377 24 is_stmt 0 view .LVU218
 596 0008 4FF4E133 		mov	r3, #115200
 597 000c 4360     		str	r3, [r0, #4]
 378:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 598              		.loc 1 378 3 is_stmt 1 view .LVU219
 378:Core/Src/main.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 599              		.loc 1 378 26 is_stmt 0 view .LVU220
 600 000e 0023     		movs	r3, #0
 601 0010 8360     		str	r3, [r0, #8]
 379:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 602              		.loc 1 379 3 is_stmt 1 view .LVU221
 379:Core/Src/main.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 603              		.loc 1 379 24 is_stmt 0 view .LVU222
 604 0012 C360     		str	r3, [r0, #12]
 380:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 605              		.loc 1 380 3 is_stmt 1 view .LVU223
 380:Core/Src/main.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 606              		.loc 1 380 22 is_stmt 0 view .LVU224
 607 0014 0361     		str	r3, [r0, #16]
 381:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 608              		.loc 1 381 3 is_stmt 1 view .LVU225
 381:Core/Src/main.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 609              		.loc 1 381 20 is_stmt 0 view .LVU226
 610 0016 0C22     		movs	r2, #12
 611 0018 4261     		str	r2, [r0, #20]
 382:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 612              		.loc 1 382 3 is_stmt 1 view .LVU227
 382:Core/Src/main.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 613              		.loc 1 382 25 is_stmt 0 view .LVU228
 614 001a 8361     		str	r3, [r0, #24]
 383:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 615              		.loc 1 383 3 is_stmt 1 view .LVU229
 383:Core/Src/main.c ****   huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 616              		.loc 1 383 28 is_stmt 0 view .LVU230
 617 001c C361     		str	r3, [r0, #28]
 384:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 618              		.loc 1 384 3 is_stmt 1 view .LVU231
 384:Core/Src/main.c ****   huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 619              		.loc 1 384 30 is_stmt 0 view .LVU232
 620 001e 0362     		str	r3, [r0, #32]
 385:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 621              		.loc 1 385 3 is_stmt 1 view .LVU233
 385:Core/Src/main.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 622              		.loc 1 385 38 is_stmt 0 view .LVU234
 623 0020 4362     		str	r3, [r0, #36]
 386:Core/Src/main.c ****   {
 624              		.loc 1 386 3 is_stmt 1 view .LVU235
 386:Core/Src/main.c ****   {
 625              		.loc 1 386 7 is_stmt 0 view .LVU236
ARM GAS  /tmp/cc5DPkZt.s 			page 23


 626 0022 FFF7FEFF 		bl	HAL_UART_Init
 627              	.LVL9:
 394:Core/Src/main.c **** 
 628              		.loc 1 394 1 view .LVU237
 629 0026 08BD     		pop	{r3, pc}
 630              	.L20:
 631              		.align	2
 632              	.L19:
 633 0028 00000000 		.word	huart5
 634 002c 00500040 		.word	1073762304
 635              		.cfi_endproc
 636              	.LFE149:
 638              		.section	.text.MX_FMC_Init,"ax",%progbits
 639              		.align	1
 640              		.syntax unified
 641              		.thumb
 642              		.thumb_func
 643              		.fpu fpv5-d16
 645              	MX_FMC_Init:
 646              	.LFB150:
 398:Core/Src/main.c **** 
 647              		.loc 1 398 1 is_stmt 1 view -0
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 32
 650              		@ frame_needed = 0, uses_anonymous_args = 0
 651 0000 00B5     		push	{lr}
 652              	.LCFI8:
 653              		.cfi_def_cfa_offset 4
 654              		.cfi_offset 14, -4
 655 0002 89B0     		sub	sp, sp, #36
 656              	.LCFI9:
 657              		.cfi_def_cfa_offset 40
 404:Core/Src/main.c **** 
 658              		.loc 1 404 3 view .LVU239
 412:Core/Src/main.c ****   /* hsdram1.Init */
 659              		.loc 1 412 3 view .LVU240
 412:Core/Src/main.c ****   /* hsdram1.Init */
 660              		.loc 1 412 20 is_stmt 0 view .LVU241
 661 0004 1048     		ldr	r0, .L23
 662 0006 114B     		ldr	r3, .L23+4
 663 0008 0360     		str	r3, [r0]
 414:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 664              		.loc 1 414 3 is_stmt 1 view .LVU242
 414:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 665              		.loc 1 414 23 is_stmt 0 view .LVU243
 666 000a 0023     		movs	r3, #0
 667 000c 4360     		str	r3, [r0, #4]
 415:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 668              		.loc 1 415 3 is_stmt 1 view .LVU244
 415:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 669              		.loc 1 415 33 is_stmt 0 view .LVU245
 670 000e 8360     		str	r3, [r0, #8]
 416:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 671              		.loc 1 416 3 is_stmt 1 view .LVU246
 416:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 672              		.loc 1 416 30 is_stmt 0 view .LVU247
 673 0010 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/cc5DPkZt.s 			page 24


 417:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 674              		.loc 1 417 3 is_stmt 1 view .LVU248
 417:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 675              		.loc 1 417 32 is_stmt 0 view .LVU249
 676 0012 2022     		movs	r2, #32
 677 0014 0261     		str	r2, [r0, #16]
 418:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 678              		.loc 1 418 3 is_stmt 1 view .LVU250
 418:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 679              		.loc 1 418 35 is_stmt 0 view .LVU251
 680 0016 4022     		movs	r2, #64
 681 0018 4261     		str	r2, [r0, #20]
 419:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 682              		.loc 1 419 3 is_stmt 1 view .LVU252
 419:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 683              		.loc 1 419 27 is_stmt 0 view .LVU253
 684 001a 8022     		movs	r2, #128
 685 001c 8261     		str	r2, [r0, #24]
 420:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 686              		.loc 1 420 3 is_stmt 1 view .LVU254
 420:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 687              		.loc 1 420 32 is_stmt 0 view .LVU255
 688 001e C361     		str	r3, [r0, #28]
 421:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 689              		.loc 1 421 3 is_stmt 1 view .LVU256
 421:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 690              		.loc 1 421 30 is_stmt 0 view .LVU257
 691 0020 0362     		str	r3, [r0, #32]
 422:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 692              		.loc 1 422 3 is_stmt 1 view .LVU258
 422:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 693              		.loc 1 422 26 is_stmt 0 view .LVU259
 694 0022 4362     		str	r3, [r0, #36]
 423:Core/Src/main.c ****   /* SdramTiming */
 695              		.loc 1 423 3 is_stmt 1 view .LVU260
 423:Core/Src/main.c ****   /* SdramTiming */
 696              		.loc 1 423 30 is_stmt 0 view .LVU261
 697 0024 8362     		str	r3, [r0, #40]
 425:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 6;
 698              		.loc 1 425 3 is_stmt 1 view .LVU262
 425:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 6;
 699              		.loc 1 425 33 is_stmt 0 view .LVU263
 700 0026 0223     		movs	r3, #2
 701 0028 0193     		str	r3, [sp, #4]
 426:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 702              		.loc 1 426 3 is_stmt 1 view .LVU264
 426:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 703              		.loc 1 426 36 is_stmt 0 view .LVU265
 704 002a 0622     		movs	r2, #6
 705 002c 0292     		str	r2, [sp, #8]
 427:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 6;
 706              		.loc 1 427 3 is_stmt 1 view .LVU266
 427:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 6;
 707              		.loc 1 427 31 is_stmt 0 view .LVU267
 708 002e 0421     		movs	r1, #4
 709 0030 0391     		str	r1, [sp, #12]
 428:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 2;
ARM GAS  /tmp/cc5DPkZt.s 			page 25


 710              		.loc 1 428 3 is_stmt 1 view .LVU268
 428:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 2;
 711              		.loc 1 428 29 is_stmt 0 view .LVU269
 712 0032 0492     		str	r2, [sp, #16]
 429:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 713              		.loc 1 429 3 is_stmt 1 view .LVU270
 429:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 714              		.loc 1 429 33 is_stmt 0 view .LVU271
 715 0034 0593     		str	r3, [sp, #20]
 430:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 716              		.loc 1 430 3 is_stmt 1 view .LVU272
 430:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 717              		.loc 1 430 23 is_stmt 0 view .LVU273
 718 0036 0693     		str	r3, [sp, #24]
 431:Core/Src/main.c **** 
 719              		.loc 1 431 3 is_stmt 1 view .LVU274
 431:Core/Src/main.c **** 
 720              		.loc 1 431 24 is_stmt 0 view .LVU275
 721 0038 0793     		str	r3, [sp, #28]
 433:Core/Src/main.c ****   {
 722              		.loc 1 433 3 is_stmt 1 view .LVU276
 433:Core/Src/main.c ****   {
 723              		.loc 1 433 7 is_stmt 0 view .LVU277
 724 003a 6944     		add	r1, sp, r1
 725 003c FFF7FEFF 		bl	HAL_SDRAM_Init
 726              	.LVL10:
 441:Core/Src/main.c **** 
 727              		.loc 1 441 1 view .LVU278
 728 0040 09B0     		add	sp, sp, #36
 729              	.LCFI10:
 730              		.cfi_def_cfa_offset 4
 731              		@ sp needed
 732 0042 5DF804FB 		ldr	pc, [sp], #4
 733              	.L24:
 734 0046 00BF     		.align	2
 735              	.L23:
 736 0048 00000000 		.word	hsdram1
 737 004c 400100A0 		.word	-1610612416
 738              		.cfi_endproc
 739              	.LFE150:
 741              		.section	.text.SystemClock_Config,"ax",%progbits
 742              		.align	1
 743              		.global	SystemClock_Config
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 747              		.fpu fpv5-d16
 749              	SystemClock_Config:
 750              	.LFB145:
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 751              		.loc 1 141 1 is_stmt 1 view -0
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 224
 754              		@ frame_needed = 0, uses_anonymous_args = 0
 755 0000 70B5     		push	{r4, r5, r6, lr}
 756              	.LCFI11:
 757              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cc5DPkZt.s 			page 26


 758              		.cfi_offset 4, -16
 759              		.cfi_offset 5, -12
 760              		.cfi_offset 6, -8
 761              		.cfi_offset 14, -4
 762 0002 B8B0     		sub	sp, sp, #224
 763              	.LCFI12:
 764              		.cfi_def_cfa_offset 240
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 765              		.loc 1 142 3 view .LVU280
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 766              		.loc 1 142 22 is_stmt 0 view .LVU281
 767 0004 3422     		movs	r2, #52
 768 0006 0021     		movs	r1, #0
 769 0008 2BA8     		add	r0, sp, #172
 770 000a FFF7FEFF 		bl	memset
 771              	.LVL11:
 143:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 772              		.loc 1 143 3 is_stmt 1 view .LVU282
 143:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 773              		.loc 1 143 22 is_stmt 0 view .LVU283
 774 000e 0024     		movs	r4, #0
 775 0010 2694     		str	r4, [sp, #152]
 776 0012 2794     		str	r4, [sp, #156]
 777 0014 2894     		str	r4, [sp, #160]
 778 0016 2994     		str	r4, [sp, #164]
 779 0018 2A94     		str	r4, [sp, #168]
 144:Core/Src/main.c **** 
 780              		.loc 1 144 3 is_stmt 1 view .LVU284
 144:Core/Src/main.c **** 
 781              		.loc 1 144 28 is_stmt 0 view .LVU285
 782 001a 9022     		movs	r2, #144
 783 001c 2146     		mov	r1, r4
 784 001e 02A8     		add	r0, sp, #8
 785 0020 FFF7FEFF 		bl	memset
 786              	.LVL12:
 148:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 787              		.loc 1 148 3 is_stmt 1 view .LVU286
 788 0024 224B     		ldr	r3, .L27
 789 0026 5A68     		ldr	r2, [r3, #4]
 790 0028 22F03F02 		bic	r2, r2, #63
 791 002c 42F01002 		orr	r2, r2, #16
 792 0030 5A60     		str	r2, [r3, #4]
 151:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 793              		.loc 1 151 3 view .LVU287
 794 0032 5A68     		ldr	r2, [r3, #4]
 795 0034 22F48002 		bic	r2, r2, #4194304
 796 0038 5A60     		str	r2, [r3, #4]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 797              		.loc 1 154 3 view .LVU288
 798              	.LBB12:
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 799              		.loc 1 154 3 view .LVU289
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800              		.loc 1 154 3 view .LVU290
 801 003a 1A6C     		ldr	r2, [r3, #64]
 802 003c 42F08052 		orr	r2, r2, #268435456
 803 0040 1A64     		str	r2, [r3, #64]
ARM GAS  /tmp/cc5DPkZt.s 			page 27


 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 804              		.loc 1 154 3 view .LVU291
 805 0042 1B6C     		ldr	r3, [r3, #64]
 806 0044 03F08053 		and	r3, r3, #268435456
 807 0048 0093     		str	r3, [sp]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 808              		.loc 1 154 3 view .LVU292
 809 004a 009B     		ldr	r3, [sp]
 810              	.LBE12:
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 811              		.loc 1 154 3 view .LVU293
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 812              		.loc 1 155 3 view .LVU294
 813              	.LBB13:
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 814              		.loc 1 155 3 view .LVU295
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 815              		.loc 1 155 3 view .LVU296
 816 004c 194A     		ldr	r2, .L27+4
 817 004e 1368     		ldr	r3, [r2]
 818 0050 23F44043 		bic	r3, r3, #49152
 819 0054 43F48043 		orr	r3, r3, #16384
 820 0058 1360     		str	r3, [r2]
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 821              		.loc 1 155 3 view .LVU297
 822 005a 1368     		ldr	r3, [r2]
 823 005c 03F44043 		and	r3, r3, #49152
 824 0060 0193     		str	r3, [sp, #4]
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 825              		.loc 1 155 3 view .LVU298
 826 0062 019B     		ldr	r3, [sp, #4]
 827              	.LBE13:
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 828              		.loc 1 155 3 view .LVU299
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 829              		.loc 1 159 3 view .LVU300
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 830              		.loc 1 159 36 is_stmt 0 view .LVU301
 831 0064 0225     		movs	r5, #2
 832 0066 2B95     		str	r5, [sp, #172]
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 833              		.loc 1 160 3 is_stmt 1 view .LVU302
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 834              		.loc 1 160 30 is_stmt 0 view .LVU303
 835 0068 0126     		movs	r6, #1
 836 006a 2E96     		str	r6, [sp, #184]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 837              		.loc 1 161 3 is_stmt 1 view .LVU304
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 838              		.loc 1 161 41 is_stmt 0 view .LVU305
 839 006c 1023     		movs	r3, #16
 840 006e 2F93     		str	r3, [sp, #188]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 841              		.loc 1 162 3 is_stmt 1 view .LVU306
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 842              		.loc 1 162 34 is_stmt 0 view .LVU307
 843 0070 3194     		str	r4, [sp, #196]
ARM GAS  /tmp/cc5DPkZt.s 			page 28


 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 844              		.loc 1 163 3 is_stmt 1 view .LVU308
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 845              		.loc 1 163 35 is_stmt 0 view .LVU309
 846 0072 3294     		str	r4, [sp, #200]
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 847              		.loc 1 164 3 is_stmt 1 view .LVU310
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 848              		.loc 1 164 30 is_stmt 0 view .LVU311
 849 0074 3393     		str	r3, [sp, #204]
 165:Core/Src/main.c ****   {
 850              		.loc 1 165 3 is_stmt 1 view .LVU312
 165:Core/Src/main.c ****   {
 851              		.loc 1 165 7 is_stmt 0 view .LVU313
 852 0076 2BA8     		add	r0, sp, #172
 853 0078 FFF7FEFF 		bl	HAL_RCC_OscConfig
 854              	.LVL13:
 171:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 855              		.loc 1 171 3 is_stmt 1 view .LVU314
 171:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 856              		.loc 1 171 31 is_stmt 0 view .LVU315
 857 007c 0F23     		movs	r3, #15
 858 007e 2693     		str	r3, [sp, #152]
 173:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 859              		.loc 1 173 3 is_stmt 1 view .LVU316
 173:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 860              		.loc 1 173 34 is_stmt 0 view .LVU317
 861 0080 2794     		str	r4, [sp, #156]
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 862              		.loc 1 174 3 is_stmt 1 view .LVU318
 174:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 863              		.loc 1 174 35 is_stmt 0 view .LVU319
 864 0082 2894     		str	r4, [sp, #160]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 865              		.loc 1 175 3 is_stmt 1 view .LVU320
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 866              		.loc 1 175 36 is_stmt 0 view .LVU321
 867 0084 2994     		str	r4, [sp, #164]
 176:Core/Src/main.c **** 
 868              		.loc 1 176 3 is_stmt 1 view .LVU322
 176:Core/Src/main.c **** 
 869              		.loc 1 176 36 is_stmt 0 view .LVU323
 870 0086 2A94     		str	r4, [sp, #168]
 178:Core/Src/main.c ****   {
 871              		.loc 1 178 3 is_stmt 1 view .LVU324
 178:Core/Src/main.c ****   {
 872              		.loc 1 178 7 is_stmt 0 view .LVU325
 873 0088 2146     		mov	r1, r4
 874 008a 26A8     		add	r0, sp, #152
 875 008c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 876              	.LVL14:
 182:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 877              		.loc 1 182 3 is_stmt 1 view .LVU326
 182:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 878              		.loc 1 182 44 is_stmt 0 view .LVU327
 879 0090 094B     		ldr	r3, .L27+8
 880 0092 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cc5DPkZt.s 			page 29


 184:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 881              		.loc 1 184 3 is_stmt 1 view .LVU328
 184:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 882              		.loc 1 184 38 is_stmt 0 view .LVU329
 883 0094 C023     		movs	r3, #192
 884 0096 0793     		str	r3, [sp, #28]
 185:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 885              		.loc 1 185 3 is_stmt 1 view .LVU330
 185:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 886              		.loc 1 185 38 is_stmt 0 view .LVU331
 887 0098 0995     		str	r5, [sp, #36]
 186:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 888              		.loc 1 186 3 is_stmt 1 view .LVU332
 186:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 889              		.loc 1 186 38 is_stmt 0 view .LVU333
 890 009a 0895     		str	r5, [sp, #32]
 187:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 891              		.loc 1 187 3 is_stmt 1 view .LVU334
 187:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 892              		.loc 1 187 38 is_stmt 0 view .LVU335
 893 009c 0A94     		str	r4, [sp, #40]
 188:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 894              		.loc 1 188 3 is_stmt 1 view .LVU336
 188:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 895              		.loc 1 188 34 is_stmt 0 view .LVU337
 896 009e 0C96     		str	r6, [sp, #48]
 189:Core/Src/main.c ****   PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 897              		.loc 1 189 3 is_stmt 1 view .LVU338
 189:Core/Src/main.c ****   PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 898              		.loc 1 189 34 is_stmt 0 view .LVU339
 899 00a0 0D94     		str	r4, [sp, #52]
 190:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 900              		.loc 1 190 3 is_stmt 1 view .LVU340
 190:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 901              		.loc 1 190 43 is_stmt 0 view .LVU341
 902 00a2 1794     		str	r4, [sp, #92]
 191:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 903              		.loc 1 191 3 is_stmt 1 view .LVU342
 191:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 904              		.loc 1 191 42 is_stmt 0 view .LVU343
 905 00a4 1E94     		str	r4, [sp, #120]
 192:Core/Src/main.c ****   {
 906              		.loc 1 192 3 is_stmt 1 view .LVU344
 192:Core/Src/main.c ****   {
 907              		.loc 1 192 7 is_stmt 0 view .LVU345
 908 00a6 02A8     		add	r0, sp, #8
 909 00a8 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 910              	.LVL15:
 196:Core/Src/main.c **** 
 911              		.loc 1 196 1 view .LVU346
 912 00ac 38B0     		add	sp, sp, #224
 913              	.LCFI13:
 914              		.cfi_def_cfa_offset 16
 915              		@ sp needed
 916 00ae 70BD     		pop	{r4, r5, r6, pc}
 917              	.L28:
 918              		.align	2
ARM GAS  /tmp/cc5DPkZt.s 			page 30


 919              	.L27:
 920 00b0 00380240 		.word	1073887232
 921 00b4 00700040 		.word	1073770496
 922 00b8 08040200 		.word	132104
 923              		.cfi_endproc
 924              	.LFE145:
 926              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 927              		.align	2
 928              	.LC0:
 929 0000 4C434420 		.ascii	"LCD Demo\015\000"
 929      44656D6F 
 929      0D00
 930 000a 0000     		.align	2
 931              	.LC1:
 932 000c 4C434420 		.ascii	"LCD DEMO\000"
 932      44454D4F 
 932      00
 933 0015 000000   		.align	2
 934              	.LC2:
 935 0018 4C434420 		.ascii	"LCD init done\015\000"
 935      696E6974 
 935      20646F6E 
 935      650D00
 936              		.section	.text.main,"ax",%progbits
 937              		.align	1
 938              		.global	main
 939              		.syntax unified
 940              		.thumb
 941              		.thumb_func
 942              		.fpu fpv5-d16
 944              	main:
 945              	.LFB144:
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 946              		.loc 1 83 1 is_stmt 1 view -0
 947              		.cfi_startproc
 948              		@ Volatile: function does not return.
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951 0000 08B5     		push	{r3, lr}
 952              	.LCFI14:
 953              		.cfi_def_cfa_offset 8
 954              		.cfi_offset 3, -8
 955              		.cfi_offset 14, -4
  91:Core/Src/main.c **** 
 956              		.loc 1 91 3 view .LVU348
 957 0002 FFF7FEFF 		bl	HAL_Init
 958              	.LVL16:
  98:Core/Src/main.c **** 
 959              		.loc 1 98 3 view .LVU349
 960 0006 FFF7FEFF 		bl	SystemClock_Config
 961              	.LVL17:
 105:Core/Src/main.c ****   MX_I2C4_Init();
 962              		.loc 1 105 3 view .LVU350
 963 000a FFF7FEFF 		bl	MX_GPIO_Init
 964              	.LVL18:
 106:Core/Src/main.c ****   MX_LTDC_Init();
 965              		.loc 1 106 3 view .LVU351
ARM GAS  /tmp/cc5DPkZt.s 			page 31


 966 000e FFF7FEFF 		bl	MX_I2C4_Init
 967              	.LVL19:
 107:Core/Src/main.c ****   MX_QUADSPI_Init();
 968              		.loc 1 107 3 view .LVU352
 969 0012 FFF7FEFF 		bl	MX_LTDC_Init
 970              	.LVL20:
 108:Core/Src/main.c ****   MX_UART5_Init();
 971              		.loc 1 108 3 view .LVU353
 972 0016 FFF7FEFF 		bl	MX_QUADSPI_Init
 973              	.LVL21:
 109:Core/Src/main.c ****   MX_FMC_Init();
 974              		.loc 1 109 3 view .LVU354
 975 001a FFF7FEFF 		bl	MX_UART5_Init
 976              	.LVL22:
 110:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 977              		.loc 1 110 3 view .LVU355
 978 001e FFF7FEFF 		bl	MX_FMC_Init
 979              	.LVL23:
 112:Core/Src/main.c ****   sdram_setup();
 980              		.loc 1 112 3 view .LVU356
 981 0022 0C48     		ldr	r0, .L32
 982 0024 FFF7FEFF 		bl	puts
 983              	.LVL24:
 113:Core/Src/main.c ****   lcd_fill_buff();
 984              		.loc 1 113 3 view .LVU357
 985 0028 FFF7FEFF 		bl	sdram_setup
 986              	.LVL25:
 114:Core/Src/main.c ****   HAL_Delay(1000);//sample delay
 987              		.loc 1 114 3 view .LVU358
 988 002c FFF7FEFF 		bl	lcd_fill_buff
 989              	.LVL26:
 115:Core/Src/main.c ****   config_lcd_layer();
 990              		.loc 1 115 3 view .LVU359
 991 0030 4FF47A70 		mov	r0, #1000
 992 0034 FFF7FEFF 		bl	HAL_Delay
 993              	.LVL27:
 116:Core/Src/main.c ****   BSP_LCD_DisplayStringAt(0, 0, (uint8_t*)"LCD DEMO", CENTER_MODE);
 994              		.loc 1 116 3 view .LVU360
 995 0038 FFF7FEFF 		bl	config_lcd_layer
 996              	.LVL28:
 117:Core/Src/main.c **** 
 997              		.loc 1 117 3 view .LVU361
 998 003c 0123     		movs	r3, #1
 999 003e 064A     		ldr	r2, .L32+4
 1000 0040 0021     		movs	r1, #0
 1001 0042 0846     		mov	r0, r1
 1002 0044 FFF7FEFF 		bl	BSP_LCD_DisplayStringAt
 1003              	.LVL29:
 119:Core/Src/main.c **** 
 1004              		.loc 1 119 3 view .LVU362
 1005 0048 0448     		ldr	r0, .L32+8
 1006 004a FFF7FEFF 		bl	puts
 1007              	.LVL30:
 121:Core/Src/main.c **** 
 1008              		.loc 1 121 3 view .LVU363
 1009 004e FFF7FEFF 		bl	touch_init
 1010              	.LVL31:
ARM GAS  /tmp/cc5DPkZt.s 			page 32


 1011              	.L30:
 127:Core/Src/main.c ****   {
 1012              		.loc 1 127 3 discriminator 1 view .LVU364
 132:Core/Src/main.c ****   /* USER CODE END 3 */
 1013              		.loc 1 132 3 discriminator 1 view .LVU365
 127:Core/Src/main.c ****   {
 1014              		.loc 1 127 9 discriminator 1 view .LVU366
 1015 0052 FEE7     		b	.L30
 1016              	.L33:
 1017              		.align	2
 1018              	.L32:
 1019 0054 00000000 		.word	.LC0
 1020 0058 0C000000 		.word	.LC1
 1021 005c 18000000 		.word	.LC2
 1022              		.cfi_endproc
 1023              	.LFE144:
 1025              		.section	.text.Error_Handler,"ax",%progbits
 1026              		.align	1
 1027              		.global	Error_Handler
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1031              		.fpu fpv5-d16
 1033              	Error_Handler:
 1034              	.LFB152:
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** /* USER CODE END 4 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** /**
 470:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 471:Core/Src/main.c ****   * @retval None
 472:Core/Src/main.c ****   */
 473:Core/Src/main.c **** void Error_Handler(void)
 474:Core/Src/main.c **** {
 1035              		.loc 1 474 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
 475:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 476:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 479:Core/Src/main.c **** }
 1040              		.loc 1 479 1 view .LVU368
 1041 0000 7047     		bx	lr
 1042              		.cfi_endproc
 1043              	.LFE152:
 1045              		.comm	hsdram1,52,4
 1046              		.comm	huart5,128,4
 1047              		.comm	hqspi,76,4
 1048              		.comm	hltdc,168,4
 1049              		.comm	hi2c4,76,4
 1050              		.text
 1051              	.Letext0:
ARM GAS  /tmp/cc5DPkZt.s 			page 33


 1052              		.file 2 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-ea
 1053              		.file 3 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-ea
 1054              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 1055              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 1056              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 1057              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1058              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 1059              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 1060              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 1061              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 1062              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 1063              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 1064              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 1065              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 1066              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 1067              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 1068              		.file 18 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-e
 1069              		.file 19 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-e
 1070              		.file 20 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-e
 1071              		.file 21 "/home/user/STM32Toolchain/gcc-arm-none-eabi-9-2020-q2-update-x86_64-linux/gcc-arm-none-e
 1072              		.file 22 "common/Inc/fonts.h"
 1073              		.file 23 "common/Inc/lcd.h"
 1074              		.file 24 "common/Inc/sx8650.h"
 1075              		.file 25 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 1076              		.file 26 "<built-in>"
 1077              		.file 27 "common/Inc/sdram.h"
 1078              		.file 28 "common/Inc/ts.h"
ARM GAS  /tmp/cc5DPkZt.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc5DPkZt.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc5DPkZt.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc5DPkZt.s:195    .text.MX_GPIO_Init:00000000000000bc $d
     /tmp/cc5DPkZt.s:200    .text.MX_I2C4_Init:0000000000000000 $t
     /tmp/cc5DPkZt.s:206    .text.MX_I2C4_Init:0000000000000000 MX_I2C4_Init
     /tmp/cc5DPkZt.s:273    .text.MX_I2C4_Init:0000000000000038 $d
                            *COM*:000000000000004c hi2c4
     /tmp/cc5DPkZt.s:280    .text.MX_LTDC_Init:0000000000000000 $t
     /tmp/cc5DPkZt.s:286    .text.MX_LTDC_Init:0000000000000000 MX_LTDC_Init
     /tmp/cc5DPkZt.s:501    .text.MX_LTDC_Init:00000000000000d8 $d
                            *COM*:00000000000000a8 hltdc
     /tmp/cc5DPkZt.s:507    .text.MX_QUADSPI_Init:0000000000000000 $t
     /tmp/cc5DPkZt.s:513    .text.MX_QUADSPI_Init:0000000000000000 MX_QUADSPI_Init
     /tmp/cc5DPkZt.s:566    .text.MX_QUADSPI_Init:0000000000000028 $d
                            *COM*:000000000000004c hqspi
     /tmp/cc5DPkZt.s:572    .text.MX_UART5_Init:0000000000000000 $t
     /tmp/cc5DPkZt.s:578    .text.MX_UART5_Init:0000000000000000 MX_UART5_Init
     /tmp/cc5DPkZt.s:633    .text.MX_UART5_Init:0000000000000028 $d
                            *COM*:0000000000000080 huart5
     /tmp/cc5DPkZt.s:639    .text.MX_FMC_Init:0000000000000000 $t
     /tmp/cc5DPkZt.s:645    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
     /tmp/cc5DPkZt.s:736    .text.MX_FMC_Init:0000000000000048 $d
                            *COM*:0000000000000034 hsdram1
     /tmp/cc5DPkZt.s:742    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc5DPkZt.s:749    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc5DPkZt.s:920    .text.SystemClock_Config:00000000000000b0 $d
     /tmp/cc5DPkZt.s:927    .rodata.main.str1.4:0000000000000000 $d
     /tmp/cc5DPkZt.s:937    .text.main:0000000000000000 $t
     /tmp/cc5DPkZt.s:944    .text.main:0000000000000000 main
     /tmp/cc5DPkZt.s:1019   .text.main:0000000000000054 $d
     /tmp/cc5DPkZt.s:1026   .text.Error_Handler:0000000000000000 $t
     /tmp/cc5DPkZt.s:1033   .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
memset
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
HAL_UART_Init
HAL_SDRAM_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
puts
sdram_setup
lcd_fill_buff
HAL_Delay
config_lcd_layer
BSP_LCD_DisplayStringAt
touch_init
