Return-Path: <linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 449E3CD343F
	for <linux-riscv@archiver.kernel.org>; Fri, 15 May 2026 08:24:32 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
	d=lists.infradead.org; s=bombadil.20210309; h=Sender:
	Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post:
	List-Archive:List-Unsubscribe:List-Id:MIME-Version:In-Reply-To:References:
	Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description:
	Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:
	List-Owner; bh=lBKtHB2zUme00Isp+/AlC0Jqtz+lkFubtN+wRIRBBQk=; b=GAr55C8QeMU6xz
	QLhi9Okw9MLFYClzeL8mQUa6m0Q9Zu0f2k3z/gPpznGr/0cYIoObgacMb22roUecNciUikqCtdN5i
	VBTihWlMUO9fy17hP4zEp72R8+goeL49GBdvnoIdcpL40JPp4gn2GtbNvTbwxjPcyEt1H5h4IwAov
	YHmKGDE11a2TGHQpgHdEChwQ23Lmafu8xQf08i1y5lV390LmmVKksBGBDyDKcHsbi/5OmAk/gvRjh
	xBSqSvV05sruM8u59oPW9kuKVCme1TCVu7kMBTdZxUadKt8/CKukAiudazIu80leRwpn+FrtJ/aiZ
	jmyR1tCFHmuWtKGPxDoQ==;
Received: from localhost ([::1] helo=bombadil.infradead.org)
	by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux))
	id 1wNnqD-00000007j6v-2fWc;
	Fri, 15 May 2026 08:24:17 +0000
Received: from mail-sh0chn02on2105.outbound.protection.partner.outlook.cn ([139.219.146.105] helo=CHN02-SH0-obe.outbound.protection.partner.outlook.cn)
	by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux))
	id 1wNnqA-00000007j5l-105A
	for linux-riscv@lists.infradead.org;
	Fri, 15 May 2026 08:24:16 +0000
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=daxXjwhvFY76Tyq5kD+PhoRz5jXLV8jxVt+VcRttgHJBF/s46kujtIzVBgo2xwAx/JUHbUzZmTnvmy3rkR5sZvSgZi2D8UmTzD8UU/tiO3APTnCwF1IBuiibn/Ucry83qu5uPQnMnuFeyeI5igu9M2pAfRqFuXnkXbAdUzYbsgEX8FHUhEIyVklHffgw+lqLhLy2X7Z32cqP61opvXRO1cUrPNbJ6BPOAPAqnFR2gvdm5Q4Yw7eS3gCk7IJZ5mRvX82dA2S52ztFgJhHI1an4LqAx82/8h/HwT5NPkuaU3sbyhc/+f7o0n2o0UyqP1CGbDIsUqmU8P2h4Au7mKlJxw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=crYc6+5+fTEg1/1sUJaT/ZJHoWGHw+wI8oEIat34jtY=;
 b=eHEIWuy8ihzeXFoz4FTA2XKQSTlC/yQQ1EsTGhLGX9An9U/BBD5Rcfb1XncRTvvDBi8Lm38qGD03UWEkAFyNraI9zstNf+5xyF1vn9Ac0dQs1Z4cwCfVxkcefSfN4LrxFUQE89ckVyR7hVnZKt/bhdI20zpEK2CBlJZICBk5uxYY7r5xADtcM+wTIcWGbjcuRUwPMfolZ8h15J4bDdqCDFIYaZqF8+2qwpYFOxZNuVEUG/pUBon37mfdNM8ah/jJEMsL6vFAiWl4XYfNr641GNKGv1M8X+sTUIg57hJTXx541Xb5WUz+7dMcpmqbGI/hXVVpvAYycqQcKMhVej+5wA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=starfivetech.com; dmarc=pass action=none
 header.from=starfivetech.com; dkim=pass header.d=starfivetech.com; arc=none
Received: from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn
 (2406:e500:c550:17::6) by ZQ4PR01MB1267.CHNPR01.prod.partner.outlook.cn
 (2406:e500:c550:16::5) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9913.13; Fri, 15 May
 2026 08:23:56 +0000
Received: from ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn
 ([fe80::e7d4:256c:b066:850d]) by
 ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn ([fe80::e7d4:256c:b066:850d%5])
 with mapi id 15.20.9913.009; Fri, 15 May 2026 08:23:56 +0000
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Conor Dooley <conor.dooley@microchip.com>
CC: Conor Dooley <conor@kernel.org>, Linus Walleij <linusw@kernel.org>, Rob
 Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor
 Dooley <conor+dt@kernel.org>, Emil Renner Berthing <kernel@esmil.dk>, Paul
 Walmsley <pjw@kernel.org>, Albert Ou <aou@eecs.berkeley.edu>, Palmer Dabbelt
	<palmer@dabbelt.com>, Alexandre Ghiti <alex@ghiti.fr>, Philipp Zabel
	<p.zabel@pengutronix.de>, Bartosz Golaszewski <brgl@kernel.org>,
	"linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
	"linux-riscv@lists.infradead.org" <linux-riscv@lists.infradead.org>, Lianfeng
 Ouyang <lianfeng.ouyang@starfivetech.com>
Subject: Re: [PATCH v2 03/22] pinctrl: pinctrl-generic: Make the "function"
 property optional
Thread-Topic: [PATCH v2 03/22] pinctrl: pinctrl-generic: Make the "function"
 property optional
Thread-Index: AQHc45KRzWGkgNqwEUK1h3GqM3NQzLYN3PGAgAC63ECAAByYgIAADMtA
Date: Fri, 15 May 2026 08:23:55 +0000
Message-ID: <ZQ4PR01MB1202D30B108C4562242C1ED8F2042@ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn>
References: <20260514111218.94519-1-changhuang.liang@starfivetech.com>
 <20260514111218.94519-4-changhuang.liang@starfivetech.com>
 <20260514-operation-remix-9f9fcf9a6102@spud>
 <ZQ4PR01MB120245CDE718812D1C65638AF2042@ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn>
 <20260515-dandruff-shorts-d7417c6e977a@wendy>
In-Reply-To: <20260515-dandruff-shorts-d7417c6e977a@wendy>
Accept-Language: zh-CN, en-US
Content-Language: zh-CN
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
authentication-results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=starfivetech.com;
x-ms-publictraffictype: Email
x-ms-traffictypediagnostic: ZQ4PR01MB1202:EE_|ZQ4PR01MB1267:EE_
x-ms-office365-filtering-correlation-id: 4761c01f-7b17-433b-ecbc-08deb25b4e56
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;ARA:13230040|366016|376014|7416014|1800799024|38070700021|18002099003|56012099003|22082099003|4143699003;
x-microsoft-antispam-message-info: aDvDVWtsUp8JGSD0JROnX4bx4KV7h5YH5cdc0APMFy0SQASjmmVtSt7zC/cGjNwcbwaKTYJn6Z3aZdySSqyjWMuKicgGOk17brFXU2b7y4rq+PrEqD5Onhim6OT3EDQm28PEA1UFy/vlm2rYQN4bcETxoeA+HSz4oCeyJCJ15CTC/hotBMDm3GRLfYENkrj50INQpfiA5SIsjUxVCGsze2QVTcuUWddZK7TgFqCQGztnQoTBl4oyo+o4TBpZ1IBJcTwvdJTTLEXadUlNniW2D/Lb/m/CeG2yUF9cfNkxlvtsliVz5yyMzk6pDyggD4Qobjgk8rk/AOvzWcE/6tZsJPAt2c2lqykFIqMjGZtrqOVeI1D29VMboureO5hFYIVOKt1M8mZ9t5Ef/4Rf4/MFOnZgQNTGxCeJrdp69eQtaWgi9Uz185+JOS3MGtPf116u/zw/tv9b91yiE6InBPtRqE8spWfYaiIOoGMWHshKLuB7CU9E94btYJwpsElRB3QskNsDkHmTmktqGNSMTwgquYeoyL7cO5eZYr1IRXzNksN7G3rLqEvbRYD1OPqnf/Ah
x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn;PTR:;CAT:NONE;SFS:(13230040)(366016)(376014)(7416014)(1800799024)(38070700021)(18002099003)(56012099003)(22082099003)(4143699003);DIR:OUT;SFP:1102;
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?aFuHZU3I6lvXhHnS88qn0xWFftBdPEgn5A8h84InXK980fW1JHNeQhJGJbRw?=
 =?us-ascii?Q?dH5Ar6gQn1pMGEkjck77h4AqPecKyctatmqbIaV5JEUMwmOUfk09T/kBSU9F?=
 =?us-ascii?Q?sSY6Gzps3LXIFrqXgQ1cxEkv83So5pIrpu+aPL7d+3AuqebVukDX53vXUd9N?=
 =?us-ascii?Q?PYfWEedrmsrfiBVGk00F4d1Q9rE1M6EaKQKLJQNXPOHSo5mqv5ONgR528CMZ?=
 =?us-ascii?Q?/t0BSTp2Q/6fVgLhMChxQ4azi/K9w5qW3Olzyv61yZeB/3O7h8xHak+wM148?=
 =?us-ascii?Q?jdqovwnSkQGHpwi7UeqBqRuO+HGysM6LtOrldqrnjcxt/D9KkwfwGqhkcIE7?=
 =?us-ascii?Q?sK2fFL8dPJ41L8Q8OSlzyhkndLOkewqK+ujCaqOhVAQ2ALTAdaFLAddnp8D7?=
 =?us-ascii?Q?CwUMiQs0CczVccn1TJ7Z4RkYPvfh6lJGgRL5lhIeIGBpzLbgb3P+W6Bodeyv?=
 =?us-ascii?Q?zizBuujb4j1TI1Hpz5R/6ZAG2vbBs6FyBzRyFbeo7WbTepktwxk+rOow28p1?=
 =?us-ascii?Q?Zm9qSosAVDaUbEcP8OccfUj9lDNOUBAIdzv2v0NCisEq9+ajcdPQ88+FTco+?=
 =?us-ascii?Q?6VdVeQluHKf3RalWcfA6iWvlTzhJH9N2ryjh9nK7YmxWuEurX2KSfUa3nSu8?=
 =?us-ascii?Q?pktpsxyclpgmJFZLQMnz1YHAuwYR6LX5ewmxoWEQNK/mlN7c93S/9XzhFLdq?=
 =?us-ascii?Q?RhHdAfqxxfiaXPZKa/NXoI6juwoSUSQUB1cwJZ7qC4Q1q9lBgTZpLT07c5Q8?=
 =?us-ascii?Q?Jsk5buFV5rIbO90qqBjVyi+/w4fR6F+4aAXPtmkT/RqP/SSG7SQQGGWpJEWn?=
 =?us-ascii?Q?0Boe0RX6LJLo2/jVFDGNtwKL8JWXVEfw1lEV894Y5WbzRF9eca/GuK5+fSZZ?=
 =?us-ascii?Q?W9Vl0EY1SDU6yq5Q31QUrnMKsIiJKac3vVzaVsC2DlqS6+UJK4/gcNPbfJ7m?=
 =?us-ascii?Q?4kpqh5rck1TBoltn/yFHvVHNhHwonssVTUZGU8Nc9Xy7Dg2p0xrT2syUyhYA?=
 =?us-ascii?Q?U+5HUu4UvJSi5K7UP7qEXOem7nlbEXlTnmvd+UsqRNhOW3FDoVKSgLREhCnY?=
 =?us-ascii?Q?Gt8n+KjOT9/34jIFjOO/WUd0I64KW3LFEVM0ijRjQdzUMJwYTuYD015z7eI9?=
 =?us-ascii?Q?997J290fDXomq+4ymGLN/l4xbVIHPLScebpZaVB9nwQxIxrxr1v9nznvYfiP?=
 =?us-ascii?Q?lcnvvqN8rZk8tjUl4HSxILGwnSZfhVfoNM6OJhdMe/ir3X1SmvJasZR2NUuM?=
 =?us-ascii?Q?AqdMyYISSW2ypvsVhtj3ERJGgicpkJuvpa7n4IP6Jy3n9apI6p21L5i4af4a?=
 =?us-ascii?Q?y1iPCtUyqspF30a9227yvJjTwMYmE1wv/Q08j1mtgBd5dFWCj15O8617r9/T?=
 =?us-ascii?Q?M+Dvi9LBgT/NxJY53Nk2sLVlVdNTh29fJdVOFogDjXkQJVtXB/CvgpwtZPQi?=
 =?us-ascii?Q?Kv9WeqmzxYBRVBGSvpguUtDMF1Z8uA2WrOJSW2lVEfsuIXpOinnxe46yGyUV?=
 =?us-ascii?Q?rxGifgPlX8zjZIK4LAmTCSpTiYcnC6iF5v855ispVbMQBfiEG9alZXpjKjLF?=
 =?us-ascii?Q?DBo18/4VquTqhbggVuLcJXzQM4hZst9dUR9QWVlKlxSuSPLjUiYyOy0S+jGr?=
 =?us-ascii?Q?qXdTXvB9g1wXu9NQMA/t2aWC7Z1A3MSpB0ojOcQxET3Qd3UkblBhUlJLO6u4?=
 =?us-ascii?Q?lO9hoUuHqvpuPcjJDXzCQODv65X6FsdPPxsOEr4zwdD4ynlqpXd/Sc5elE7S?=
 =?us-ascii?Q?B69Tv4oo78BV/DmMBnpzXuXR3dVGFA4=3D?=
MIME-Version: 1.0
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: ZQ4PR01MB1202.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-Network-Message-Id: 4761c01f-7b17-433b-ecbc-08deb25b4e56
X-MS-Exchange-CrossTenant-originalarrivaltime: 15 May 2026 08:23:55.8917
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: jq1OGq1SQfD+JbrPIFSmNEPsDX5uANEcDiHvymGhAKp095vY5f4tPHOO8T7MlHlx+5R26gLOwV3HJfmwS+YdHhTk/wfKcz+CT8qgnH1XZ2Eqgw13QV/lBkHM1roSB2tC
X-MS-Exchange-Transport-CrossTenantHeadersStamped: ZQ4PR01MB1267
X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 
X-CRM114-CacheID: sfid-20260515_012414_283964_21C086EB 
X-CRM114-Status: GOOD (  45.15  )
X-BeenThere: linux-riscv@lists.infradead.org
X-Mailman-Version: 2.1.34
Precedence: list
List-Id: <linux-riscv.lists.infradead.org>
List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-riscv>,
 <mailto:linux-riscv-request@lists.infradead.org?subject=unsubscribe>
List-Archive: <http://lists.infradead.org/pipermail/linux-riscv/>
List-Post: <mailto:linux-riscv@lists.infradead.org>
List-Help: <mailto:linux-riscv-request@lists.infradead.org?subject=help>
List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-riscv>,
 <mailto:linux-riscv-request@lists.infradead.org?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org>
Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org

Hi, Conor

Thanks for the comments.

> On Fri, May 15, 2026 at 05:55:48AM +0000, Changhuang Liang wrote:
> > Hi, Conor
> >
> > Thanks for the review.
> >
> > > On Thu, May 14, 2026 at 04:11:59AM -0700, Changhuang Liang wrote:
> > > > Some pinctrl subnodes only need to configure pin properties (e.g.,
> > > > power-source, bias, drive strength) without assigning any mux function.
> > > >
> > > > Currently, the driver requires a valid "function" property for all
> > > > pinctrl subnodes. This forces the addition of dummy or redundant
> > > > "function" entries when only pin configuration is needed.
> > > >
> > > > Example use case:
> > > > gpios-configs {
> > > >     config {
> > > >         pins = <0 1 2 3>;
> > > >         power-source = <0>;
> > > >     };
> > > > };
> > > >
> > > > Make the "function" property optional. If it is missing, skip
> > > > adding the mux map and only process the pin configuration.
> > >
> > > I looked through the series though and all controllers appear to
> > > have pins and functions, is it the case that gpio is the default for
> > > these pins, so you are omitting the functions property when you are using
> the pin in gpio mode?
> > > Saying that the functions property is "redudant" makes it seem like
> > > this might be the case?
> > >
> > > I've got some feedback here, but I can't really provide it without
> > > knowing the answer to that question.
> >
> >
> > "From v1, copying Linus's suggestion:
> >
> > > +  This domain contains 4 IO groups which support voltage levels
> > > + 1.8V and 3.3V  gpioe-spi - comprises PAD_GPIO_C0 through
> PAD_GPIO_C4.
> > > +  gpioe-qspi0 - comprises PAD_GPIO_C5 through PAD_GPIO_C11.
> > > +  gpioe-qspi1 - comprises PAD_GPIO_C12 through PAD_GPIO_C19.
> > > +  gpioe-qspi2 - comprises PAD_GPIO_C20 through PAD_GPIO_C27.
> > > +
> > > +  Each of the above IO groups must be configured with a voltage
> > > + setting that matches the external  voltage level provided to the IO
> group.
> >
> > So your hardware has groups and support some properties on the group
> level.
> >
> > So expose these groups and make these properties configurable per
> > group instead of inventing per-group properties.
> >
> > > +  gpioe-spi-vref:
> > > +  gpioe-qspi0-vref:
> > > +  gpioe-qspi1-vref:
> > > +  gpioe-qspi2-vref:
> >
> > Create proper groups in the pin controller then use the standard
> > pincfg property power-source = <...>; for this.
> >
> > Example for a simple default hog:
> >
> > pinctrl {
> >     /* Hog the QSPI pins */
> >     pinctrl-names = "default";
> >     pinctrl-0 = <&qspi_default>;
> >
> >     qspi_default: pinctrl-qspi {
> >         config {
> >             groups = "gpioe-qspi-pins";
> >             power-source = <2>;
> >         };
> >     };
> > };
> >
> > The groups can be orthogonal to other pin handling, that's fine.
> > Implement .pin_config_group_set in struct pinconf_ops.
> >
> > However, I found that pinctrl_generic_pins_function_dt_node_to_map()
> > does not handle the groups property,
> 
> That's kind of the whole point of the function, see the comment about
> it:
> /*
>  * For platforms that do not define groups or functions in the driver, but
>  * instead use the devicetree to describe them. This function will, unlike
>  * pinconf_generic_dt_node_to_map() etc which rely on driver defined
> groups
>  * and functions, create them in addition to parsing pinconf properties and
>  * adding mappings.
>  */
> 
> If you have the groups property in your devicetree, it contains strings that the
> driver uses to match against the groups it has defined in it.
> See my recently added microchip,pic64gx-pinctrl-gpio2 for an example of that
> if you like.
> 
> However, if you are using the pins or pinmux properties, the groups are not
> defined in the driver, and need to be created at runtime. That's what
> pinctrl_generic_pins_function_dt_node_to_map() is for - it creates the groups
> at runtime when using the *pins* and *function* properties.
> It's in the name!
> 
> Judging by your drivers, and how many structures you have that look very like
> groups from a quick glance, probably you can still make use of the groups
> property. The equivalent function to
> pinctrl_generic_pins_function_dt_node_to_map() when you're using driver
> defined groups is pinconf_generic_dt_node_to_map().

I feel that for the current platform, initializing pin voltage is suitable for using `pinconf_generic_dt_node_to_map()`, 
and configuring pin mux is suitable for using `pinctrl_generic_pins_function_dt_node_to_map()`. Should I use both 
of them at the same time?

> 
> Also, I notice that you never actually answered the question that I
> asked:
> > > I looked through the series though and all controllers appear to
> > > have pins and functions, is it the case that gpio is the default for
> > > these pins, so you are omitting the functions property when you are using
> the pin in gpio mode?
> > > Saying that the functions property is "redudant" makes it seem like
> > > this might be the case?
> 
> Are you omitting the functions property from your nodes when they're using
> gpio because it is a default, or is there some other reason why you're omitting
> the functions property sometimes?

Sorry, I missed that question. What I meant by making 'functions' optional is that I 
don't care whether the current pin's default value is GPIO or some other function. 
Here, I just want to initialize the default voltage of these pins, not configure their 
pin function.

This part of the voltage configuration only has one register, but it applies to many 
pins, so currently it seems I can only use pinctrl hog to initialize it.

Best Regards,
Changhuang

> 
> > currently, my node uses pins instead, so it looks like this:
> >
> > +&pinctrl_per3 {
> > +	pinctrl-names = "default";
> > +	pinctrl-0 = <&gpios_configs>;
> > +
> > +	gpios_configs: gpios-hog-grp {
> > +		gpios-hog-pins {
> > +			pins = <PADNUM_PER3_GPIO_E0
> > +				PADNUM_PER3_GPIO_E1
> > +				PADNUM_PER3_GPIO_E2
> > +				PADNUM_PER3_GPIO_E3
> > +				PADNUM_PER3_GPIO_E4
> > +				PADNUM_PER3_GPIO_E5
> > +				PADNUM_PER3_GPIO_E6
> > +				PADNUM_PER3_GPIO_E7
> > +				PADNUM_PER3_GPIO_E8
> > +				PADNUM_PER3_GPIO_E9
> > +				PADNUM_PER3_GPIO_E10>;
> > +			power-source = <JHB100_PINVREF_1_8V>;
> > +		};
> > +	};
> > +};
> >
> > Best regards,
> > Changhuang
> >

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
