// Seed: 1722774393
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  supply1 id_3 = id_0 < 1;
  id_4 :
  assert property (@(posedge 1) id_4)
  else $display;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply0 id_6,
    output tri1 id_7,
    output wor id_8,
    output supply1 id_9,
    output uwire id_10,
    output wor id_11
);
  assign id_7 = $display(id_5, 1, id_2);
  wire id_13;
  supply1 id_14;
  wire id_15;
  wire id_16 = $display(id_14);
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_17;
  wire id_18, id_19, id_20, id_21;
  wire id_22;
  wire id_23;
endmodule
