#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/TASK1.bcm
4.4574267E7,4.4375824333333336E7,6.2260780333333336E7,4.8871810666666664E7:T1_write:INT
