$date
	Sun Apr  6 23:18:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_tb $end
$var wire 32 ! read_data2 [31:0] $end
$var wire 32 " read_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 1 % reg_write $end
$var reg 5 & rs1 [4:0] $end
$var reg 5 ' rs2 [4:0] $end
$var reg 32 ( write_data [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 32 * read_data1 [31:0] $end
$var wire 32 + read_data2 [31:0] $end
$var wire 1 % reg_write $end
$var wire 5 , rs1 [4:0] $end
$var wire 5 - rs2 [4:0] $end
$var wire 32 . write_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11011110101011011011111011101111 .
bx -
bx ,
bx +
bx *
b1 )
b11011110101011011011111011101111 (
bx '
bx &
1%
b1 $
0#
bx "
bx !
$end
#5
1#
#10
0#
b10010001101000101011001111000 (
b10010001101000101011001111000 .
b10 $
b10 )
b10 '
b10 -
b11011110101011011011111011101111 "
b11011110101011011011111011101111 *
b1 &
b1 ,
#15
b10010001101000101011001111000 !
b10010001101000101011001111000 +
1#
#20
0#
#25
1#
#30
0#
