# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/vivado/2025.1/Vivado/data/rsb/busdef" \
"../../../../ECE527_MP1_Parta.srcs/sources_1/new/mp1a.v" \
"../../../../ECE527_MP1_Parta.srcs/sim_1/new/mp1_parta_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
