#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n10008.Q[0] (.latch clocked by pclk)
Endpoint  : n9992.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10008.clk[0] (.latch)                                           1.318     1.318
n10008.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n9992.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9992.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 2
Startpoint: n4546.Q[0] (.latch clocked by pclk)
Endpoint  : n4684.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4546.clk[0] (.latch)                                            1.318     1.318
n4546.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4684.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4684.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 3
Startpoint: n4683.Q[0] (.latch clocked by pclk)
Endpoint  : n4546.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4683.clk[0] (.latch)                                            1.318     1.318
n4683.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4546.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4546.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 4
Startpoint: n4506.Q[0] (.latch clocked by pclk)
Endpoint  : n4507.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4506.clk[0] (.latch)                                            1.318     1.318
n4506.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4507.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4507.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 5
Startpoint: n4322.Q[0] (.latch clocked by pclk)
Endpoint  : n4320.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4322.clk[0] (.latch)                                            1.318     1.318
n4322.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4320.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4320.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 6
Startpoint: n4267.Q[0] (.latch clocked by pclk)
Endpoint  : n4268.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4267.clk[0] (.latch)                                            1.318     1.318
n4267.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4268.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4268.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 7
Startpoint: n4245.Q[0] (.latch clocked by pclk)
Endpoint  : n4247.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4245.clk[0] (.latch)                                            1.318     1.318
n4245.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4247.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4247.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 8
Startpoint: n4118.Q[0] (.latch clocked by pclk)
Endpoint  : n4092.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4118.clk[0] (.latch)                                            1.318     1.318
n4118.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4092.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4092.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 9
Startpoint: n3883.Q[0] (.latch clocked by pclk)
Endpoint  : n4340.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3883.clk[0] (.latch)                                            1.318     1.318
n3883.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4340.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4340.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 10
Startpoint: n9497.Q[0] (.latch clocked by pclk)
Endpoint  : n9500.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9497.clk[0] (.latch)                                            1.318     1.318
n9497.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9500.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9500.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 11
Startpoint: n9791.Q[0] (.latch clocked by pclk)
Endpoint  : n9794.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9791.clk[0] (.latch)                                            1.318     1.318
n9791.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9794.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9794.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 12
Startpoint: n6941.Q[0] (.latch clocked by pclk)
Endpoint  : n6776.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6941.clk[0] (.latch)                                            1.318     1.318
n6941.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6776.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6776.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 13
Startpoint: n10322.Q[0] (.latch clocked by pclk)
Endpoint  : n10413.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10322.clk[0] (.latch)                                           1.318     1.318
n10322.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10413.D[0] (.latch)                                             0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10413.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 14
Startpoint: n3868.Q[0] (.latch clocked by pclk)
Endpoint  : n3869.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3868.clk[0] (.latch)                                            1.318     1.318
n3868.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3869.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3869.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 15
Startpoint: n3680.Q[0] (.latch clocked by pclk)
Endpoint  : n3780.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3680.clk[0] (.latch)                                            1.318     1.318
n3680.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3780.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3780.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 16
Startpoint: n3534.Q[0] (.latch clocked by pclk)
Endpoint  : n3521.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3534.clk[0] (.latch)                                            1.318     1.318
n3534.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3521.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3521.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 17
Startpoint: n2925.Q[0] (.latch clocked by pclk)
Endpoint  : n2926.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2925.clk[0] (.latch)                                            1.318     1.318
n2925.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2926.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2926.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 18
Startpoint: n2597.Q[0] (.latch clocked by pclk)
Endpoint  : n2600.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2597.clk[0] (.latch)                                            1.318     1.318
n2597.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2600.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2600.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 19
Startpoint: n2587.Q[0] (.latch clocked by pclk)
Endpoint  : n2588.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2587.clk[0] (.latch)                                            1.318     1.318
n2587.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2588.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2588.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 20
Startpoint: n1852.Q[0] (.latch clocked by pclk)
Endpoint  : n1853.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1852.clk[0] (.latch)                                            1.318     1.318
n1852.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1853.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1853.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 21
Startpoint: n1821.Q[0] (.latch clocked by pclk)
Endpoint  : n1918.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1821.clk[0] (.latch)                                            1.318     1.318
n1821.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1918.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1918.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 22
Startpoint: n1463.Q[0] (.latch clocked by pclk)
Endpoint  : n1482.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1463.clk[0] (.latch)                                            1.318     1.318
n1463.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1482.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1482.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 23
Startpoint: n4697.Q[0] (.latch clocked by pclk)
Endpoint  : n4720.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4697.clk[0] (.latch)                                            1.318     1.318
n4697.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4720.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4720.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 24
Startpoint: n6853.Q[0] (.latch clocked by pclk)
Endpoint  : n6859.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6853.clk[0] (.latch)                                            1.318     1.318
n6853.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6859.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6859.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 25
Startpoint: n7258.Q[0] (.latch clocked by pclk)
Endpoint  : n7281.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7258.clk[0] (.latch)                                            1.318     1.318
n7258.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7281.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7281.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 26
Startpoint: n5652.Q[0] (.latch clocked by pclk)
Endpoint  : n5653.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5652.clk[0] (.latch)                                            1.318     1.318
n5652.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5653.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5653.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 27
Startpoint: n5653.Q[0] (.latch clocked by pclk)
Endpoint  : n5618.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5653.clk[0] (.latch)                                            1.318     1.318
n5653.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5618.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5618.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 28
Startpoint: n7594.Q[0] (.latch clocked by pclk)
Endpoint  : n7597.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7594.clk[0] (.latch)                                            1.318     1.318
n7594.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7597.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7597.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 29
Startpoint: n5438.Q[0] (.latch clocked by pclk)
Endpoint  : n5439.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5438.clk[0] (.latch)                                            1.318     1.318
n5438.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5439.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5439.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 30
Startpoint: n7711.Q[0] (.latch clocked by pclk)
Endpoint  : n7693.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7711.clk[0] (.latch)                                            1.318     1.318
n7711.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7693.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7693.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 31
Startpoint: n4684.Q[0] (.latch clocked by pclk)
Endpoint  : n4067.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4684.clk[0] (.latch)                                            1.318     1.318
n4684.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4067.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4067.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 32
Startpoint: n882.Q[0] (.latch clocked by pclk)
Endpoint  : n9210.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n882.clk[0] (.latch)                                             1.318     1.318
n882.Q[0] (.latch) [clock-to-output]                             0.037     1.355
n9210.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9210.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 33
Startpoint: n4920.Q[0] (.latch clocked by pclk)
Endpoint  : n4909.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4920.clk[0] (.latch)                                            1.318     1.318
n4920.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4909.D[0] (.latch)                                              0.067     1.422
data arrival time                                                          1.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4909.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.067


#Path 34
Startpoint: n7478.Q[0] (.latch clocked by pclk)
Endpoint  : n7407.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7478.clk[0] (.latch)                                            1.318     1.318
n7478.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7368.in[1] (.names)                                             0.067     1.422
n7368.out[0] (.names)                                            0.193     1.615
n7407.D[0] (.latch)                                              0.000     1.615
data arrival time                                                          1.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7407.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.615
--------------------------------------------------------------------------------
slack (MET)                                                                0.260


#Path 35
Startpoint: n7581.Q[0] (.latch clocked by pclk)
Endpoint  : n7595.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7581.clk[0] (.latch)                                            1.318     1.318
n7581.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7592.in[1] (.names)                                             0.067     1.422
n7592.out[0] (.names)                                            0.193     1.615
n7595.D[0] (.latch)                                              0.000     1.615
data arrival time                                                          1.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7595.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.615
--------------------------------------------------------------------------------
slack (MET)                                                                0.260


#Path 36
Startpoint: n9967.Q[0] (.latch clocked by pclk)
Endpoint  : n9967.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9967.clk[0] (.latch)                                            1.318     1.318
n9967.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9969.in[0] (.names)                                             0.067     1.422
n9969.out[0] (.names)                                            0.193     1.615
n9967.D[0] (.latch)                                              0.000     1.615
data arrival time                                                          1.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9967.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.615
--------------------------------------------------------------------------------
slack (MET)                                                                0.260


#Path 37
Startpoint: n4733.Q[0] (.latch clocked by pclk)
Endpoint  : n4734.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4733.clk[0] (.latch)                                            1.318     1.318
n4733.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4734.D[0] (.latch)                                              0.267     1.622
data arrival time                                                          1.622

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4734.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.622
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 38
Startpoint: n5977.Q[0] (.latch clocked by pclk)
Endpoint  : n5978.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5977.clk[0] (.latch)                                            1.318     1.318
n5977.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5978.D[0] (.latch)                                              0.272     1.627
data arrival time                                                          1.627

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5978.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.627
--------------------------------------------------------------------------------
slack (MET)                                                                0.272


#Path 39
Startpoint: n3826.Q[0] (.latch clocked by pclk)
Endpoint  : n3804.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3826.clk[0] (.latch)                                            1.318     1.318
n3826.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3818.in[0] (.names)                                             0.067     1.422
n3818.out[0] (.names)                                            0.193     1.615
n3804.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3804.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 40
Startpoint: n7478.Q[0] (.latch clocked by pclk)
Endpoint  : n7395.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7478.clk[0] (.latch)                                            1.318     1.318
n7478.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7368.in[1] (.names)                                             0.067     1.422
n7368.out[0] (.names)                                            0.193     1.615
n7395.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7395.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 41
Startpoint: n6886.Q[0] (.latch clocked by pclk)
Endpoint  : n6888.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6886.clk[0] (.latch)                                            1.318     1.318
n6886.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6887.in[0] (.names)                                             0.067     1.422
n6887.out[0] (.names)                                            0.193     1.615
n6888.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6888.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 42
Startpoint: n7581.Q[0] (.latch clocked by pclk)
Endpoint  : n7634.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7581.clk[0] (.latch)                                            1.318     1.318
n7581.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n602.in[2] (.names)                                              0.067     1.422
n602.out[0] (.names)                                             0.193     1.615
n7634.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7634.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 43
Startpoint: n7260.Q[0] (.latch clocked by pclk)
Endpoint  : n7265.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7260.clk[0] (.latch)                                            1.318     1.318
n7260.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4102.in[0] (.names)                                             0.067     1.422
n4102.out[0] (.names)                                            0.193     1.615
n7265.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7265.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 44
Startpoint: n7870.Q[0] (.latch clocked by pclk)
Endpoint  : n7870.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7870.clk[0] (.latch)                                            1.318     1.318
n7870.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7871.in[0] (.names)                                             0.067     1.422
n7871.out[0] (.names)                                            0.193     1.615
n7870.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7870.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 45
Startpoint: n4139.Q[0] (.latch clocked by pclk)
Endpoint  : n4241.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4139.clk[0] (.latch)                                            1.318     1.318
n4139.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4240.in[0] (.names)                                             0.067     1.422
n4240.out[0] (.names)                                            0.193     1.615
n4241.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4241.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 46
Startpoint: n3472.Q[0] (.latch clocked by pclk)
Endpoint  : n3474.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3472.clk[0] (.latch)                                            1.318     1.318
n3472.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3473.in[1] (.names)                                             0.067     1.422
n3473.out[0] (.names)                                            0.193     1.615
n3474.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3474.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 47
Startpoint: n3774.Q[0] (.latch clocked by pclk)
Endpoint  : n3343.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3774.clk[0] (.latch)                                            1.318     1.318
n3774.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3342.in[0] (.names)                                             0.067     1.422
n3342.out[0] (.names)                                            0.193     1.615
n3343.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3343.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 48
Startpoint: n611.Q[0] (.latch clocked by pclk)
Endpoint  : n1095.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n611.clk[0] (.latch)                                             1.318     1.318
n611.Q[0] (.latch) [clock-to-output]                             0.037     1.355
n1089.in[0] (.names)                                             0.067     1.422
n1089.out[0] (.names)                                            0.193     1.615
n1095.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1095.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 49
Startpoint: n8501.Q[0] (.latch clocked by pclk)
Endpoint  : n668.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8501.clk[0] (.latch)                                            1.318     1.318
n8501.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8123.in[1] (.names)                                             0.067     1.422
n8123.out[0] (.names)                                            0.193     1.615
n668.D[0] (.latch)                                               0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n668.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 50
Startpoint: n1535.Q[0] (.latch clocked by pclk)
Endpoint  : n1460.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1535.clk[0] (.latch)                                            1.318     1.318
n1535.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1459.in[0] (.names)                                             0.067     1.422
n1459.out[0] (.names)                                            0.193     1.615
n1460.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1460.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 51
Startpoint: n10711.Q[0] (.latch clocked by pclk)
Endpoint  : n8543.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10711.clk[0] (.latch)                                           1.318     1.318
n10711.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n9745.in[1] (.names)                                             0.067     1.422
n9745.out[0] (.names)                                            0.193     1.615
n8543.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8543.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 52
Startpoint: n7602.Q[0] (.latch clocked by pclk)
Endpoint  : n7615.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7602.clk[0] (.latch)                                            1.318     1.318
n7602.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7580.in[0] (.names)                                             0.067     1.422
n7580.out[0] (.names)                                            0.193     1.615
n7615.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7615.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 53
Startpoint: n5582.Q[0] (.latch clocked by pclk)
Endpoint  : n5324.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5582.clk[0] (.latch)                                            1.318     1.318
n5582.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5323.in[1] (.names)                                             0.067     1.422
n5323.out[0] (.names)                                            0.193     1.615
n5324.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5324.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 54
Startpoint: n9908.Q[0] (.latch clocked by pclk)
Endpoint  : n7501.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9908.clk[0] (.latch)                                            1.318     1.318
n9908.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7500.in[1] (.names)                                             0.067     1.422
n7500.out[0] (.names)                                            0.193     1.615
n7501.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7501.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 55
Startpoint: n6899.Q[0] (.latch clocked by pclk)
Endpoint  : n6924.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6899.clk[0] (.latch)                                            1.318     1.318
n6899.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6925.in[0] (.names)                                             0.067     1.422
n6925.out[0] (.names)                                            0.193     1.615
n6924.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6924.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 56
Startpoint: n3774.Q[0] (.latch clocked by pclk)
Endpoint  : n669.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3774.clk[0] (.latch)                                            1.318     1.318
n3774.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3368.in[0] (.names)                                             0.067     1.422
n3368.out[0] (.names)                                            0.193     1.615
n669.D[0] (.latch)                                               0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n669.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 57
Startpoint: n10455.Q[0] (.latch clocked by pclk)
Endpoint  : n10457.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10455.clk[0] (.latch)                                           1.318     1.318
n10455.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10456.in[1] (.names)                                            0.067     1.422
n10456.out[0] (.names)                                           0.193     1.615
n10457.D[0] (.latch)                                             0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10457.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 58
Startpoint: n2030.Q[0] (.latch clocked by pclk)
Endpoint  : n3803.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2030.clk[0] (.latch)                                            1.318     1.318
n2030.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3807.in[0] (.names)                                             0.067     1.422
n3807.out[0] (.names)                                            0.193     1.615
n3803.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3803.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 59
Startpoint: n5588.Q[0] (.latch clocked by pclk)
Endpoint  : n5582.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5588.clk[0] (.latch)                                            1.318     1.318
n5588.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5583.in[1] (.names)                                             0.067     1.422
n5583.out[0] (.names)                                            0.193     1.615
n5582.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5582.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 60
Startpoint: n6287.Q[0] (.latch clocked by pclk)
Endpoint  : n6592.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6287.clk[0] (.latch)                                            1.318     1.318
n6287.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6497.in[2] (.names)                                             0.067     1.422
n6497.out[0] (.names)                                            0.193     1.615
n6592.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6592.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 61
Startpoint: n5582.Q[0] (.latch clocked by pclk)
Endpoint  : n5555.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5582.clk[0] (.latch)                                            1.318     1.318
n5582.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5554.in[0] (.names)                                             0.067     1.422
n5554.out[0] (.names)                                            0.193     1.615
n5555.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5555.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 62
Startpoint: n9772.Q[0] (.latch clocked by pclk)
Endpoint  : n9019.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9772.clk[0] (.latch)                                            1.318     1.318
n9772.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9018.in[0] (.names)                                             0.067     1.422
n9018.out[0] (.names)                                            0.193     1.615
n9019.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9019.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 63
Startpoint: n1380.Q[0] (.latch clocked by pclk)
Endpoint  : n4914.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1380.clk[0] (.latch)                                            1.318     1.318
n1380.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4913.in[0] (.names)                                             0.067     1.422
n4913.out[0] (.names)                                            0.193     1.615
n4914.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4914.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 64
Startpoint: n9342.Q[0] (.latch clocked by pclk)
Endpoint  : n9318.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9342.clk[0] (.latch)                                            1.318     1.318
n9342.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9343.in[1] (.names)                                             0.067     1.422
n9343.out[0] (.names)                                            0.193     1.615
n9318.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9318.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 65
Startpoint: n10086.Q[0] (.latch clocked by pclk)
Endpoint  : n9036.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10086.clk[0] (.latch)                                           1.318     1.318
n10086.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n9035.in[1] (.names)                                             0.067     1.422
n9035.out[0] (.names)                                            0.193     1.615
n9036.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9036.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 66
Startpoint: n10086.Q[0] (.latch clocked by pclk)
Endpoint  : n9782.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10086.clk[0] (.latch)                                           1.318     1.318
n10086.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n9035.in[1] (.names)                                             0.067     1.422
n9035.out[0] (.names)                                            0.193     1.615
n9782.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9782.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 67
Startpoint: n9044.Q[0] (.latch clocked by pclk)
Endpoint  : n9139.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9044.clk[0] (.latch)                                            1.318     1.318
n9044.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n604.in[0] (.names)                                              0.067     1.422
n604.out[0] (.names)                                             0.193     1.615
n9139.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9139.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 68
Startpoint: n7710.Q[0] (.latch clocked by pclk)
Endpoint  : n7758.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7710.clk[0] (.latch)                                            1.318     1.318
n7710.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7717.in[1] (.names)                                             0.067     1.422
n7717.out[0] (.names)                                            0.193     1.615
n7758.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7758.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 69
Startpoint: n5714.Q[0] (.latch clocked by pclk)
Endpoint  : n5514.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5714.clk[0] (.latch)                                            1.318     1.318
n5714.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5513.in[1] (.names)                                             0.067     1.422
n5513.out[0] (.names)                                            0.193     1.615
n5514.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5514.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 70
Startpoint: n9139.Q[0] (.latch clocked by pclk)
Endpoint  : n9044.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9139.clk[0] (.latch)                                            1.318     1.318
n9139.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9137.in[0] (.names)                                             0.067     1.422
n9137.out[0] (.names)                                            0.193     1.615
n9044.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9044.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 71
Startpoint: n2480.Q[0] (.latch clocked by pclk)
Endpoint  : n692.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2480.clk[0] (.latch)                                            1.318     1.318
n2480.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1817.in[1] (.names)                                             0.067     1.422
n1817.out[0] (.names)                                            0.193     1.615
n692.D[0] (.latch)                                               0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n692.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 72
Startpoint: n8266.Q[0] (.latch clocked by pclk)
Endpoint  : n8275.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8266.clk[0] (.latch)                                            1.318     1.318
n8266.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8273.in[1] (.names)                                             0.067     1.422
n8273.out[0] (.names)                                            0.193     1.615
n8275.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8275.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 73
Startpoint: n10592.Q[0] (.latch clocked by pclk)
Endpoint  : n10595.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10592.clk[0] (.latch)                                           1.318     1.318
n10592.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10594.in[1] (.names)                                            0.067     1.422
n10594.out[0] (.names)                                           0.193     1.615
n10595.D[0] (.latch)                                             0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10595.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 74
Startpoint: n10086.Q[0] (.latch clocked by pclk)
Endpoint  : n9970.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10086.clk[0] (.latch)                                           1.318     1.318
n10086.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n9035.in[1] (.names)                                             0.067     1.422
n9035.out[0] (.names)                                            0.193     1.615
n9970.D[0] (.latch)                                              0.064     1.679
data arrival time                                                          1.679

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9970.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.679
--------------------------------------------------------------------------------
slack (MET)                                                                0.324


#Path 75
Startpoint: n3827.Q[0] (.latch clocked by pclk)
Endpoint  : n3829.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3827.clk[0] (.latch)                                            1.318     1.318
n3827.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3828.in[0] (.names)                                             0.067     1.422
n3828.out[0] (.names)                                            0.193     1.615
n3829.D[0] (.latch)                                              0.128     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3829.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 76
Startpoint: n5308.Q[0] (.latch clocked by pclk)
Endpoint  : n6796.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5308.clk[0] (.latch)                                            1.318     1.318
n5308.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6716.in[0] (.names)                                             0.067     1.422
n6716.out[0] (.names)                                            0.193     1.615
n6796.D[0] (.latch)                                              0.128     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6796.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 77
Startpoint: n5308.Q[0] (.latch clocked by pclk)
Endpoint  : n6777.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5308.clk[0] (.latch)                                            1.318     1.318
n5308.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6716.in[0] (.names)                                             0.067     1.422
n6716.out[0] (.names)                                            0.193     1.615
n6777.D[0] (.latch)                                              0.128     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6777.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 78
Startpoint: n1592.Q[0] (.latch clocked by pclk)
Endpoint  : n8370.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1592.clk[0] (.latch)                                            1.318     1.318
n1592.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n8376.in[3] (.names)                                             0.131     1.486
n8376.out[0] (.names)                                            0.193     1.679
n8370.D[0] (.latch)                                              0.064     1.743
data arrival time                                                          1.743

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8370.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.743
--------------------------------------------------------------------------------
slack (MET)                                                                0.388


#Path 79
Startpoint: n9770.Q[0] (.latch clocked by pclk)
Endpoint  : n640.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9770.clk[0] (.latch)                                            1.318     1.318
n9770.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n9240.in[0] (.names)                                             0.131     1.486
n9240.out[0] (.names)                                            0.193     1.679
n640.D[0] (.latch)                                               0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n640.clk[0] (.latch)                                             1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 80
Startpoint: n5049.Q[0] (.latch clocked by pclk)
Endpoint  : n5049.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5049.clk[0] (.latch)                                            1.318     1.318
n5049.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5043.in[1] (.names)                                             0.131     1.486
n5043.out[0] (.names)                                            0.193     1.679
n5049.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5049.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 81
Startpoint: n3089.Q[0] (.latch clocked by pclk)
Endpoint  : n3082.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3089.clk[0] (.latch)                                            1.318     1.318
n3089.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3083.in[1] (.names)                                             0.131     1.486
n3083.out[0] (.names)                                            0.193     1.679
n3082.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3082.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 82
Startpoint: n1297.Q[0] (.latch clocked by pclk)
Endpoint  : n1299.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1297.clk[0] (.latch)                                            1.318     1.318
n1297.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1298.in[0] (.names)                                             0.131     1.486
n1298.out[0] (.names)                                            0.193     1.679
n1299.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1299.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 83
Startpoint: n7046.Q[0] (.latch clocked by pclk)
Endpoint  : n7058.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7046.clk[0] (.latch)                                            1.318     1.318
n7046.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7057.in[1] (.names)                                             0.131     1.486
n7057.out[0] (.names)                                            0.193     1.679
n7058.D[0] (.latch)                                              0.128     1.807
data arrival time                                                          1.807

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7058.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.807
--------------------------------------------------------------------------------
slack (MET)                                                                0.452


#Path 84
Startpoint: n1363.Q[0] (.latch clocked by pclk)
Endpoint  : n1027.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1363.clk[0] (.latch)                                            1.318     1.318
n1363.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1026.in[0] (.names)                                             0.267     1.622
n1026.out[0] (.names)                                            0.193     1.815
n1027.D[0] (.latch)                                              0.000     1.815
data arrival time                                                          1.815

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1027.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.815
--------------------------------------------------------------------------------
slack (MET)                                                                0.460


#Path 85
Startpoint: n8347.Q[0] (.latch clocked by pclk)
Endpoint  : n7555.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8347.clk[0] (.latch)                                            1.318     1.318
n8347.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7554.in[0] (.names)                                             0.268     1.623
n7554.out[0] (.names)                                            0.193     1.816
n7555.D[0] (.latch)                                              0.000     1.816
data arrival time                                                          1.816

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7555.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.816
--------------------------------------------------------------------------------
slack (MET)                                                                0.461


#Path 86
Startpoint: n6239.Q[0] (.latch clocked by pclk)
Endpoint  : n6239.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6239.clk[0] (.latch)                                            1.318     1.318
n6239.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6193.in[2] (.names)                                             0.268     1.623
n6193.out[0] (.names)                                            0.193     1.816
n6239.D[0] (.latch)                                              0.000     1.816
data arrival time                                                          1.816

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6239.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.816
--------------------------------------------------------------------------------
slack (MET)                                                                0.461


#Path 87
Startpoint: n1698.Q[0] (.latch clocked by pclk)
Endpoint  : n1698.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1698.clk[0] (.latch)                                            1.318     1.318
n1698.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1584.in[0] (.names)                                             0.273     1.628
n1584.out[0] (.names)                                            0.193     1.821
n1698.D[0] (.latch)                                              0.000     1.821
data arrival time                                                          1.821

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1698.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.821
--------------------------------------------------------------------------------
slack (MET)                                                                0.466


#Path 88
Startpoint: n3101.Q[0] (.latch clocked by pclk)
Endpoint  : n3099.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3101.clk[0] (.latch)                                            1.318     1.318
n3101.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n3102.in[0] (.names)                                             0.067     1.422
n3102.out[0] (.names)                                            0.193     1.615
n3103.in[0] (.names)                                             0.064     1.679
n3103.out[0] (.names)                                            0.193     1.872
n3099.D[0] (.latch)                                              0.000     1.872
data arrival time                                                          1.872

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3099.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.872
--------------------------------------------------------------------------------
slack (MET)                                                                0.517


#Path 89
Startpoint: n7478.Q[0] (.latch clocked by pclk)
Endpoint  : n7482.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7478.clk[0] (.latch)                                            1.318     1.318
n7478.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n7368.in[1] (.names)                                             0.067     1.422
n7368.out[0] (.names)                                            0.193     1.615
n7483.in[0] (.names)                                             0.064     1.679
n7483.out[0] (.names)                                            0.193     1.872
n7482.D[0] (.latch)                                              0.000     1.872
data arrival time                                                          1.872

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7482.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.872
--------------------------------------------------------------------------------
slack (MET)                                                                0.517


#Path 90
Startpoint: n5169.Q[0] (.latch clocked by pclk)
Endpoint  : n5109.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5169.clk[0] (.latch)                                            1.318     1.318
n5169.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5143.in[0] (.names)                                             0.067     1.422
n5143.out[0] (.names)                                            0.193     1.615
n837.in[1] (.names)                                              0.064     1.679
n837.out[0] (.names)                                             0.193     1.872
n5109.D[0] (.latch)                                              0.000     1.872
data arrival time                                                          1.872

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5109.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.872
--------------------------------------------------------------------------------
slack (MET)                                                                0.517


#Path 91
Startpoint: n9616.Q[0] (.latch clocked by pclk)
Endpoint  : n10557.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9616.clk[0] (.latch)                                            1.318     1.318
n9616.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n10626.in[1] (.names)                                            0.067     1.422
n10626.out[0] (.names)                                           0.193     1.615
n10627.in[0] (.names)                                            0.064     1.679
n10627.out[0] (.names)                                           0.193     1.872
n10557.D[0] (.latch)                                             0.000     1.872
data arrival time                                                          1.872

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10557.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.872
--------------------------------------------------------------------------------
slack (MET)                                                                0.517


#Path 92
Startpoint: n2012.Q[0] (.latch clocked by pclk)
Endpoint  : n1801.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2012.clk[0] (.latch)                                            1.318     1.318
n2012.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n1800.in[2] (.names)                                             0.265     1.620
n1800.out[0] (.names)                                            0.193     1.813
n1801.D[0] (.latch)                                              0.064     1.877
data arrival time                                                          1.877

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1801.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.877
--------------------------------------------------------------------------------
slack (MET)                                                                0.522


#Path 93
Startpoint: n9225.Q[0] (.latch clocked by pclk)
Endpoint  : n10148.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9225.clk[0] (.latch)                                            1.318     1.318
n9225.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n10147.in[1] (.names)                                            0.067     1.422
n10147.out[0] (.names)                                           0.193     1.615
n10148.D[0] (.latch)                                             0.264     1.879
data arrival time                                                          1.879

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10148.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 94
Startpoint: n10457.Q[0] (.latch clocked by pclk)
Endpoint  : n10455.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10457.clk[0] (.latch)                                           1.318     1.318
n10457.Q[0] (.latch) [clock-to-output]                           0.037     1.355
n10459.in[1] (.names)                                            0.267     1.622
n10459.out[0] (.names)                                           0.193     1.815
n10455.D[0] (.latch)                                             0.064     1.879
data arrival time                                                          1.879

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10455.clk[0] (.latch)                                           1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 95
Startpoint: n2162.Q[0] (.latch clocked by pclk)
Endpoint  : n2074.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2162.clk[0] (.latch)                                            1.318     1.318
n2162.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2073.in[1] (.names)                                             0.067     1.422
n2073.out[0] (.names)                                            0.193     1.615
n2074.D[0] (.latch)                                              0.264     1.879
data arrival time                                                          1.879

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2074.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 96
Startpoint: n2162.Q[0] (.latch clocked by pclk)
Endpoint  : n2149.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2162.clk[0] (.latch)                                            1.318     1.318
n2162.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2073.in[1] (.names)                                             0.067     1.422
n2073.out[0] (.names)                                            0.193     1.615
n2149.D[0] (.latch)                                              0.264     1.879
data arrival time                                                          1.879

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2149.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.879
--------------------------------------------------------------------------------
slack (MET)                                                                0.524


#Path 97
Startpoint: n5850.Q[0] (.latch clocked by pclk)
Endpoint  : n5851.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5850.clk[0] (.latch)                                            1.318     1.318
n5850.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n5843.in[1] (.names)                                             0.268     1.623
n5843.out[0] (.names)                                            0.193     1.816
n5851.D[0] (.latch)                                              0.064     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5851.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#Path 98
Startpoint: n6592.Q[0] (.latch clocked by pclk)
Endpoint  : n6587.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6592.clk[0] (.latch)                                            1.318     1.318
n6592.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n6584.in[1] (.names)                                             0.067     1.422
n6584.out[0] (.names)                                            0.193     1.615
n6587.D[0] (.latch)                                              0.265     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6587.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#Path 99
Startpoint: n4571.Q[0] (.latch clocked by pclk)
Endpoint  : n4673.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4571.clk[0] (.latch)                                            1.318     1.318
n4571.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n4572.in[2] (.names)                                             0.268     1.623
n4572.out[0] (.names)                                            0.193     1.816
n4673.D[0] (.latch)                                              0.064     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4673.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#Path 100
Startpoint: n1617.Q[0] (.latch clocked by pclk)
Endpoint  : n2580.D[0] (.latch clocked by pclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1617.clk[0] (.latch)                                            1.318     1.318
n1617.Q[0] (.latch) [clock-to-output]                            0.037     1.355
n2570.in[2] (.names)                                             0.067     1.422
n2570.out[0] (.names)                                            0.193     1.615
n2580.D[0] (.latch)                                              0.265     1.880
data arrival time                                                          1.880

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2580.clk[0] (.latch)                                            1.318     1.318
clock uncertainty                                                0.000     1.318
cell hold time                                                   0.037     1.355
data required time                                                         1.355
--------------------------------------------------------------------------------
data required time                                                        -1.355
data arrival time                                                          1.880
--------------------------------------------------------------------------------
slack (MET)                                                                0.525


#End of timing report
