// Generated by CIRCT firtool-1.56.0
module EX_stage(	// @[<stdin>:844:3]
  input         clock,	// @[<stdin>:845:11]
                reset,	// @[<stdin>:846:11]
                EX_IO_ebreak_flag,	// @[playground/src/EX_stage.scala:6:12]
  input  [1:0]  EX_IO_wb_sel,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_br_type,	// @[playground/src/EX_stage.scala:6:12]
  input         EX_IO_wen,	// @[playground/src/EX_stage.scala:6:12]
  input  [4:0]  EX_IO_rd,	// @[playground/src/EX_stage.scala:6:12]
  input  [3:0]  EX_IO_alu_op,	// @[playground/src/EX_stage.scala:6:12]
  input  [31:0] EX_IO_src1,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_src2,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_inst,	// @[playground/src/EX_stage.scala:6:12]
                EX_IO_pc,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_ebreak_flag,	// @[playground/src/EX_stage.scala:6:12]
  output [1:0]  EX_to_ls_wb_sel,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_to_ls_wen,	// @[playground/src/EX_stage.scala:6:12]
  output [4:0]  EX_to_ls_rd,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_to_ls_result,	// @[playground/src/EX_stage.scala:6:12]
                EX_to_ls_pc,	// @[playground/src/EX_stage.scala:6:12]
  output        EX_br_bus_is_jump,	// @[playground/src/EX_stage.scala:6:12]
  output [31:0] EX_br_bus_dnpc	// @[playground/src/EX_stage.scala:6:12]
);

  wire [31:0] _Alu_io_result;	// @[playground/src/EX_stage.scala:12:17]
  wire        rs1_eq_rs2 = EX_IO_src1 == EX_IO_src2;	// @[playground/src/EX_stage.scala:18:33]
  wire        rs1_lt_rs2_s = $signed(EX_IO_src1) < $signed(EX_IO_src2);	// @[playground/src/EX_stage.scala:19:40]
  wire        rs1_lt_rs2_u = EX_IO_src1 < EX_IO_src2;	// @[playground/src/EX_stage.scala:20:34]
  wire        _dpi_func_io_is_jal_T = EX_IO_br_type == 4'h7;	// @[playground/src/EX_stage.scala:22:39]
  wire        _dpi_func_io_func_flag_T_1 = EX_IO_br_type == 4'h8;	// @[playground/src/EX_stage.scala:23:39]
  Alu Alu (	// @[playground/src/EX_stage.scala:12:17]
    .io_op     (EX_IO_alu_op),
    .io_src1   (EX_IO_src1),
    .io_src2   (EX_IO_src2),
    .io_result (_Alu_io_result)
  );
  dpi_func dpi_func (	// @[playground/src/EX_stage.scala:50:22]
    .clock     (clock),
    .reset     (reset),
    .func_flag (_dpi_func_io_is_jal_T | _dpi_func_io_func_flag_T_1),	// @[playground/src/EX_stage.scala:22:39, :23:39, :53:50]
    .is_jal    (_dpi_func_io_is_jal_T),	// @[playground/src/EX_stage.scala:22:39]
    .pc        (EX_IO_pc),
    .nextpc    (32'h0),	// @[playground/src/EX_stage.scala:30:47]
    .rd        ({27'h0, EX_IO_rd}),	// @[playground/src/EX_stage.scala:57:17]
    .inst      (EX_IO_inst)
  );
  assign EX_to_ls_ebreak_flag = EX_IO_ebreak_flag;	// @[<stdin>:844:3]
  assign EX_to_ls_wb_sel = EX_IO_wb_sel;	// @[<stdin>:844:3]
  assign EX_to_ls_wen = EX_IO_wen;	// @[<stdin>:844:3]
  assign EX_to_ls_rd = EX_IO_rd;	// @[<stdin>:844:3]
  assign EX_to_ls_result = _Alu_io_result;	// @[<stdin>:844:3, playground/src/EX_stage.scala:12:17]
  assign EX_to_ls_pc = EX_IO_pc;	// @[<stdin>:844:3]
  assign EX_br_bus_is_jump =
    _dpi_func_io_is_jal_T | _dpi_func_io_func_flag_T_1 | EX_IO_br_type == 4'h3
    & rs1_eq_rs2 | EX_IO_br_type == 4'h6 & ~rs1_eq_rs2 | EX_IO_br_type == 4'h2
    & rs1_lt_rs2_s | EX_IO_br_type == 4'h1 & rs1_lt_rs2_u | EX_IO_br_type == 4'h5
    & ~rs1_lt_rs2_s | EX_IO_br_type == 4'h4 & ~rs1_lt_rs2_u;	// @[<stdin>:844:3, playground/src/EX_stage.scala:18:33, :19:40, :20:34, :22:39, :23:39, :24:{39,49}, :25:{39,49,52}, :26:{39,49}, :27:{39,49}, :28:{39,49,52}, :29:{23,39,49,52}]
  assign EX_br_bus_dnpc =
    EX_IO_br_type == 4'h8
      ? {_Alu_io_result[31:1], 1'h0}
      : EX_IO_br_type == 4'h7 | EX_IO_br_type == 4'h6 | EX_IO_br_type == 4'h5
        | EX_IO_br_type == 4'h4 | EX_IO_br_type == 4'h3 | EX_IO_br_type == 4'h2
        | EX_IO_br_type == 4'h1
          ? _Alu_io_result
          : 32'h0;	// @[<stdin>:844:3, playground/src/EX_stage.scala:12:17, :22:39, :23:39, :24:39, :25:{39,52}, :26:39, :27:39, :28:39, :29:39, :30:47, :39:{18,32}]
endmodule

