Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jun 22 09:19:09 2022
| Host         : hp running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.263        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 41.666}       83.333          12.000          
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                         16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        7.263        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    27  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.480 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.594 r  design_1_i/simplecounter_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.594    design_1_i/simplecounter_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.817 r  design_1_i/simplecounter_0/inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    design_1_i/simplecounter_0/inst/counter_reg[24]_i_1_n_7
    SLICE_X41Y33         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509     8.676    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[24]/C
                         clock pessimism              0.586     9.261    
                         clock uncertainty           -0.243     9.019    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.062     9.081    design_1_i/simplecounter_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -1.817    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.480 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.814 r  design_1_i/simplecounter_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.814    design_1_i/simplecounter_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508     8.675    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[21]/C
                         clock pessimism              0.586     9.260    
                         clock uncertainty           -0.243     9.018    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.062     9.080    design_1_i/simplecounter_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.480 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.793 r  design_1_i/simplecounter_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    design_1_i/simplecounter_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508     8.675    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[23]/C
                         clock pessimism              0.586     9.260    
                         clock uncertainty           -0.243     9.018    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.062     9.080    design_1_i/simplecounter_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.480 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.719 r  design_1_i/simplecounter_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.719    design_1_i/simplecounter_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508     8.675    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[22]/C
                         clock pessimism              0.586     9.260    
                         clock uncertainty           -0.243     9.018    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.062     9.080    design_1_i/simplecounter_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.480 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.480    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.703 r  design_1_i/simplecounter_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.703    design_1_i/simplecounter_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.508     8.675    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[20]/C
                         clock pessimism              0.586     9.260    
                         clock uncertainty           -0.243     9.018    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)        0.062     9.080    design_1_i/simplecounter_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.700 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.700    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_6
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506     8.673    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[17]/C
                         clock pessimism              0.586     9.258    
                         clock uncertainty           -0.243     9.016    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.062     9.078    design_1_i/simplecounter_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.679 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.679    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506     8.673    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[19]/C
                         clock pessimism              0.586     9.258    
                         clock uncertainty           -0.243     9.016    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.062     9.078    design_1_i/simplecounter_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.711ns (73.458%)  route 0.618ns (26.542%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.605    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_5
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506     8.673    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[18]/C
                         clock pessimism              0.586     9.258    
                         clock uncertainty           -0.243     9.016    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.062     9.078    design_1_i/simplecounter_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.695ns (73.275%)  route 0.618ns (26.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.589 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.589    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_7
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.506     8.673    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[16]/C
                         clock pessimism              0.586     9.258    
                         clock uncertainty           -0.243     9.016    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.062     9.078    design_1_i/simplecounter_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.617    -0.724    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.268 r  design_1_i/simplecounter_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     0.350    design_1_i/simplecounter_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.024 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.138 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.138    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.586 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.586    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_6
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505     8.672    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[13]/C
                         clock pessimism              0.586     9.257    
                         clock uncertainty           -0.243     9.015    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.062     9.077    design_1_i/simplecounter_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                  7.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.504    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/simplecounter_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.255    design_1_i/simplecounter_0/inst/counter_reg_n_0_[19]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.147 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.147    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.738    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[19]/C
                         clock pessimism              0.234    -0.504    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.399    design_1_i/simplecounter_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.506    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  design_1_i/simplecounter_0/inst/counter_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.257    design_1_i/simplecounter_0/inst/counter_reg_n_0_[11]
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.149 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X41Y29         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.740    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[11]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.401    design_1_i/simplecounter_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.505    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/simplecounter_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.256    design_1_i/simplecounter_0/inst/counter_reg_n_0_[15]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.148    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.739    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[15]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.400    design_1_i/simplecounter_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.507    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/simplecounter_0/inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.258    design_1_i/simplecounter_0/inst/counter_reg_n_0_[7]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.150 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.150    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X41Y28         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.852    -0.741    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[7]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.402    design_1_i/simplecounter_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.587    -0.503    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/simplecounter_0/inst/counter_reg[23]/Q
                         net (fo=1, routed)           0.108    -0.254    design_1_i/simplecounter_0/inst/counter_reg_n_0_[23]
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.146 r  design_1_i/simplecounter_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    design_1_i/simplecounter_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.856    -0.737    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[23]/C
                         clock pessimism              0.234    -0.503    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.105    -0.398    design_1_i/simplecounter_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.507    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/simplecounter_0/inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.258    design_1_i/simplecounter_0/inst/counter_reg_n_0_[3]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.150 r  design_1_i/simplecounter_0/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.150    design_1_i/simplecounter_0/inst/counter_reg[0]_i_1_n_4
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.742    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[3]/C
                         clock pessimism              0.235    -0.507    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.105    -0.402    design_1_i/simplecounter_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.586    -0.504    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/simplecounter_0/inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.258    design_1_i/simplecounter_0/inst/counter_reg_n_0_[16]
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.143 r  design_1_i/simplecounter_0/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.143    design_1_i/simplecounter_0/inst/counter_reg[16]_i_1_n_7
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.855    -0.738    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[16]/C
                         clock pessimism              0.234    -0.504    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.399    design_1_i/simplecounter_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.505    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/simplecounter_0/inst/counter_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.259    design_1_i/simplecounter_0/inst/counter_reg_n_0_[12]
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.144 r  design_1_i/simplecounter_0/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.144    design_1_i/simplecounter_0/inst/counter_reg[12]_i_1_n_7
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854    -0.739    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[12]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.400    design_1_i/simplecounter_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.507    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/simplecounter_0/inst/counter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.261    design_1_i/simplecounter_0/inst/counter_reg_n_0_[4]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.146 r  design_1_i/simplecounter_0/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.146    design_1_i/simplecounter_0/inst/counter_reg[4]_i_1_n_7
    SLICE_X41Y28         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.852    -0.741    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[4]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.105    -0.402    design_1_i/simplecounter_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simplecounter_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.584    -0.506    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  design_1_i/simplecounter_0/inst/counter_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.260    design_1_i/simplecounter_0/inst/counter_reg_n_0_[8]
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.145 r  design_1_i/simplecounter_0/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.145    design_1_i/simplecounter_0/inst/counter_reg[8]_i_1_n_7
    SLICE_X41Y29         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.740    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[8]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.401    design_1_i/simplecounter_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y27     design_1_i/simplecounter_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y31     design_1_i/simplecounter_0/inst/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y27     design_1_i/simplecounter_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y27     design_1_i/simplecounter_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y27     design_1_i/simplecounter_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y27     design_1_i/simplecounter_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29     design_1_i/simplecounter_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y30     design_1_i/simplecounter_0/inst/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.983ns (70.269%)  route 1.685ns (29.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.626    -0.715    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.259 r  design_1_i/simplecounter_0/inst/counter_reg[24]/Q
                         net (fo=2, routed)           1.685     1.426    led_0_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.527     4.953 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.953    led_0
    E2                                                                r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/simplecounter_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.369ns (80.094%)  route 0.340ns (19.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588    -0.502    design_1_i/simplecounter_0/inst/i_clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/simplecounter_0/inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/simplecounter_0/inst/counter_reg[24]/Q
                         net (fo=2, routed)           0.340    -0.021    led_0_OBUF
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.207 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.207    led_0
    E2                                                                r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.325 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





