!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ACCUMULATE	regslradc.h	/^        unsigned ACCUMULATE       :  1;$/;"	m	struct:__anon272::__anon273
ACCUMULATE	regslradc.h	/^        unsigned ACCUMULATE   :  1;$/;"	m	struct:__anon268::__anon269
ACCUMULATE	regslradc.h	/^        unsigned ACCUMULATE   :  1;$/;"	m	struct:__anon270::__anon271
ACK	uart.h	7;"	d
ACTIVE	regsdigctl.h	/^        unsigned ACTIVE            :  1;$/;"	m	struct:__anon71::__anon72
ACTIVE_AGING	regsdram.h	/^        unsigned ACTIVE_AGING           :  1;$/;"	m	struct:__anon225::__anon226
ADDR	regsdigctl.h	/^        reg16_t ADDR;$/;"	m	struct:__anon61::__anon62
ADDR	regsdigctl.h	/^        reg32_t ADDR;$/;"	m	struct:__anon115::__anon116
ADDR	regsdigctl.h	/^        reg32_t ADDR;$/;"	m	struct:__anon117::__anon118
ADDR	regsocotp.h	/^        unsigned ADDR            :  5;$/;"	m	struct:__anon286::__anon287
ADDR0	regsemi.h	/^        unsigned ADDR0  : 13;$/;"	m	struct:__anon245::__anon246
ADDR1	regsemi.h	/^        unsigned ADDR1  : 13;$/;"	m	struct:__anon247::__anon248
ADDR_CMP_EN	regsdram.h	/^        unsigned ADDR_CMP_EN         :  1;$/;"	m	struct:__anon153::__anon154
ADDR_PINS	regsdram.h	/^        unsigned ADDR_PINS   :  3;$/;"	m	struct:__anon173::__anon174
ADJTN	regspower.h	/^        unsigned ADJTN             :  4;$/;"	m	struct:__anon422::__anon423
ADJTN	regspower.h	/^        unsigned ADJTN             :  4;$/;"	m	struct:__anon426::__anon427
ADJ_VOLT	regspower.h	/^        unsigned ADJ_VOLT                  :  3;$/;"	m	struct:__anon420::__anon421
AGE_COUNT	regsdram.h	/^        unsigned AGE_COUNT   :  3;$/;"	m	struct:__anon173::__anon174
AHB0_FIFO_TYPE_REG	regsdram.h	/^        unsigned AHB0_FIFO_TYPE_REG  :  1;$/;"	m	struct:__anon153::__anon154
AHB0_RDCNT	regsdram.h	/^        unsigned AHB0_RDCNT  : 11;$/;"	m	struct:__anon197::__anon198
AHB0_R_PRIORITY	regsdram.h	/^        unsigned AHB0_R_PRIORITY     :  1;$/;"	m	struct:__anon153::__anon154
AHB0_WRCNT	regsdram.h	/^        unsigned AHB0_WRCNT  : 11;$/;"	m	struct:__anon197::__anon198
AHB0_W_PRIORITY	regsdram.h	/^        unsigned AHB0_W_PRIORITY     :  1;$/;"	m	struct:__anon153::__anon154
AHB1_FIFO_TYPE_REG	regsdram.h	/^        unsigned AHB1_FIFO_TYPE_REG  :  1;$/;"	m	struct:__anon155::__anon156
AHB1_RDCNT	regsdram.h	/^        unsigned AHB1_RDCNT  : 11;$/;"	m	struct:__anon199::__anon200
AHB1_R_PRIORITY	regsdram.h	/^        unsigned AHB1_R_PRIORITY     :  1;$/;"	m	struct:__anon155::__anon156
AHB1_WRCNT	regsdram.h	/^        unsigned AHB1_WRCNT  : 11;$/;"	m	struct:__anon199::__anon200
AHB1_W_PRIORITY	regsdram.h	/^        unsigned AHB1_W_PRIORITY     :  1;$/;"	m	struct:__anon155::__anon156
AHB2_FIFO_TYPE_REG	regsdram.h	/^        unsigned AHB2_FIFO_TYPE_REG  :  1;$/;"	m	struct:__anon155::__anon156
AHB2_RDCNT	regsdram.h	/^        unsigned AHB2_RDCNT  : 11;$/;"	m	struct:__anon201::__anon202
AHB2_R_PRIORITY	regsdram.h	/^        unsigned AHB2_R_PRIORITY     :  1;$/;"	m	struct:__anon157::__anon158
AHB2_WRCNT	regsdram.h	/^        unsigned AHB2_WRCNT  : 11;$/;"	m	struct:__anon201::__anon202
AHB2_W_PRIORITY	regsdram.h	/^        unsigned AHB2_W_PRIORITY     :  1;$/;"	m	struct:__anon157::__anon158
AHB3_FIFO_TYPE_REG	regsdram.h	/^        unsigned AHB3_FIFO_TYPE_REG  :  1;$/;"	m	struct:__anon157::__anon158
AHB3_RDCNT	regsdram.h	/^        unsigned AHB3_RDCNT  : 11;$/;"	m	struct:__anon203::__anon204
AHB3_R_PRIORITY	regsdram.h	/^        unsigned AHB3_R_PRIORITY     :  1;$/;"	m	struct:__anon157::__anon158
AHB3_WRCNT	regsdram.h	/^        unsigned AHB3_WRCNT  : 11;$/;"	m	struct:__anon203::__anon204
AHB3_W_PRIORITY	regsdram.h	/^        unsigned AHB3_W_PRIORITY    :  1;$/;"	m	struct:__anon159::__anon160
ANALOG_TESTMODE	regsdigctl.h	/^        unsigned ANALOG_TESTMODE      :  1;$/;"	m	struct:__anon53::__anon54
ANALOG_TESTMODE	regsusbphy.h	/^        unsigned ANALOG_TESTMODE  :  1;$/;"	m	struct:__anon498::__anon499
AP	regsdram.h	/^        unsigned AP                 :  1;$/;"	m	struct:__anon159::__anon160
APBHDMA_AS_ENABLE	regsclkctrl.h	/^        unsigned APBHDMA_AS_ENABLE      :  1;$/;"	m	struct:__anon17::__anon18
APBH_CH	regs.h	/^}APBH_CH;$/;"	t	typeref:struct:__anon256
APBXDMA_AS_ENABLE	regsclkctrl.h	/^        unsigned APBXDMA_AS_ENABLE      :  1;$/;"	m	struct:__anon17::__anon18
APPS_GROUP	xldr.h	76;"	d
APREBIT	regsdram.h	/^        unsigned APREBIT          :  4;$/;"	m	struct:__anon179::__anon180
ARB_MODE	regsemi.h	/^        unsigned ARB_MODE             :  2;$/;"	m	struct:__anon235::__anon236
AREFRESH	regsdram.h	/^        unsigned AREFRESH           :  1;$/;"	m	struct:__anon159::__anon160
ARM_BIST_CLKEN	regsdigctl.h	/^        unsigned ARM_BIST_CLKEN       :  1;$/;"	m	struct:__anon53::__anon54
ARM_BIST_START	regsdigctl.h	/^        unsigned ARM_BIST_START       :  1;$/;"	m	struct:__anon53::__anon54
AUTOMATIC	regslradc.h	/^        unsigned AUTOMATIC            :  1;$/;"	m	struct:__anon280::__anon281
AUTO_DIV	regsclkctrl.h	/^        unsigned AUTO_DIV   :  1;$/;"	m	struct:__anon33::__anon34
AUTO_REFRESH_MODE	regsdram.h	/^        unsigned AUTO_REFRESH_MODE  :  1;$/;"	m	struct:__anon159::__anon160
AUTO_SLOW_MODE	regsclkctrl.h	/^        unsigned AUTO_SLOW_MODE         :  1;$/;"	m	struct:__anon17::__anon18
AVALID	regspower.h	/^        unsigned AVALID            :  1;$/;"	m	struct:__anon438::__anon439
AVALIDPIOLOCK	regspower.h	/^        unsigned AVALIDPIOLOCK     :  1;$/;"	m	struct:__anon446::__anon447
AVALID_STATUS	regspower.h	/^        unsigned AVALID_STATUS     :  1;$/;"	m	struct:__anon438::__anon439
AXI_DEPTH	regsemi.h	/^        unsigned AXI_DEPTH            :  2;$/;"	m	struct:__anon235::__anon236
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon11	typeref:struct:__anon11::__anon12
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon13	typeref:struct:__anon13::__anon14
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon15	typeref:struct:__anon15::__anon16
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon17	typeref:struct:__anon17::__anon18
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon19	typeref:struct:__anon19::__anon20
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon21	typeref:struct:__anon21::__anon22
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon23	typeref:struct:__anon23::__anon24
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon25	typeref:struct:__anon25::__anon26
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon27	typeref:struct:__anon27::__anon28
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon29	typeref:struct:__anon29::__anon30
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon32
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon33	typeref:struct:__anon33::__anon34
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon35	typeref:struct:__anon35::__anon36
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon37	typeref:struct:__anon37::__anon38
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon40
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon41	typeref:struct:__anon41::__anon42
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon43	typeref:struct:__anon43::__anon44
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon45	typeref:struct:__anon45::__anon46
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon47	typeref:struct:__anon47::__anon48
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon49	typeref:struct:__anon49::__anon50
B	regsclkctrl.h	/^    } B;$/;"	m	union:__anon51	typeref:struct:__anon51::__anon52
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon101	typeref:struct:__anon101::__anon102
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon103	typeref:struct:__anon103::__anon104
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon105	typeref:struct:__anon105::__anon106
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon107	typeref:struct:__anon107::__anon108
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon109	typeref:struct:__anon109::__anon110
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon111	typeref:struct:__anon111::__anon112
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon113	typeref:struct:__anon113::__anon114
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon115	typeref:struct:__anon115::__anon116
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon117	typeref:struct:__anon117::__anon118
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon119	typeref:struct:__anon119::__anon120
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon121	typeref:struct:__anon121::__anon122
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon123	typeref:struct:__anon123::__anon124
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon125	typeref:struct:__anon125::__anon126
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon127	typeref:struct:__anon127::__anon128
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon129	typeref:struct:__anon129::__anon130
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon131	typeref:struct:__anon131::__anon132
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon133	typeref:struct:__anon133::__anon134
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon135	typeref:struct:__anon135::__anon136
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon137	typeref:struct:__anon137::__anon138
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon139	typeref:struct:__anon139::__anon140
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon141	typeref:struct:__anon141::__anon142
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon143	typeref:struct:__anon143::__anon144
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon145	typeref:struct:__anon145::__anon146
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon147	typeref:struct:__anon147::__anon148
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon149	typeref:struct:__anon149::__anon150
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon151	typeref:struct:__anon151::__anon152
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon53	typeref:struct:__anon53::__anon54
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon55	typeref:struct:__anon55::__anon56
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon57	typeref:struct:__anon57::__anon58
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon59	typeref:struct:__anon59::__anon60
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon61	typeref:struct:__anon61::__anon62
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon63	typeref:struct:__anon63::__anon64
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon65	typeref:struct:__anon65::__anon66
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon67	typeref:struct:__anon67::__anon68
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon69	typeref:struct:__anon69::__anon70
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon71	typeref:struct:__anon71::__anon72
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon73	typeref:struct:__anon73::__anon74
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon75	typeref:struct:__anon75::__anon76
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon77	typeref:struct:__anon77::__anon78
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon79	typeref:struct:__anon79::__anon80
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon81	typeref:struct:__anon81::__anon82
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon83	typeref:struct:__anon83::__anon84
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon85	typeref:struct:__anon85::__anon86
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon87	typeref:struct:__anon87::__anon88
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon89	typeref:struct:__anon89::__anon90
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon91	typeref:struct:__anon91::__anon92
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon93	typeref:struct:__anon93::__anon94
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon95	typeref:struct:__anon95::__anon96
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon97	typeref:struct:__anon97::__anon98
B	regsdigctl.h	/^    } B;$/;"	m	union:__anon99	typeref:struct:__anon99::__anon100
B	regsdram.h	/^    } B;$/;"	m	union:__anon153	typeref:struct:__anon153::__anon154
B	regsdram.h	/^    } B;$/;"	m	union:__anon155	typeref:struct:__anon155::__anon156
B	regsdram.h	/^    } B;$/;"	m	union:__anon157	typeref:struct:__anon157::__anon158
B	regsdram.h	/^    } B;$/;"	m	union:__anon159	typeref:struct:__anon159::__anon160
B	regsdram.h	/^    } B;$/;"	m	union:__anon161	typeref:struct:__anon161::__anon162
B	regsdram.h	/^    } B;$/;"	m	union:__anon163	typeref:struct:__anon163::__anon164
B	regsdram.h	/^    } B;$/;"	m	union:__anon165	typeref:struct:__anon165::__anon166
B	regsdram.h	/^    } B;$/;"	m	union:__anon167	typeref:struct:__anon167::__anon168
B	regsdram.h	/^    } B;$/;"	m	union:__anon169	typeref:struct:__anon169::__anon170
B	regsdram.h	/^    } B;$/;"	m	union:__anon171	typeref:struct:__anon171::__anon172
B	regsdram.h	/^    } B;$/;"	m	union:__anon173	typeref:struct:__anon173::__anon174
B	regsdram.h	/^    } B;$/;"	m	union:__anon175	typeref:struct:__anon175::__anon176
B	regsdram.h	/^    } B;$/;"	m	union:__anon177	typeref:struct:__anon177::__anon178
B	regsdram.h	/^    } B;$/;"	m	union:__anon179	typeref:struct:__anon179::__anon180
B	regsdram.h	/^    } B;$/;"	m	union:__anon181	typeref:struct:__anon181::__anon182
B	regsdram.h	/^    } B;$/;"	m	union:__anon183	typeref:struct:__anon183::__anon184
B	regsdram.h	/^    } B;$/;"	m	union:__anon185	typeref:struct:__anon185::__anon186
B	regsdram.h	/^    } B;$/;"	m	union:__anon187	typeref:struct:__anon187::__anon188
B	regsdram.h	/^    } B;$/;"	m	union:__anon189	typeref:struct:__anon189::__anon190
B	regsdram.h	/^    } B;$/;"	m	union:__anon191	typeref:struct:__anon191::__anon192
B	regsdram.h	/^    } B;$/;"	m	union:__anon193	typeref:struct:__anon193::__anon194
B	regsdram.h	/^    } B;$/;"	m	union:__anon195	typeref:struct:__anon195::__anon196
B	regsdram.h	/^    } B;$/;"	m	union:__anon197	typeref:struct:__anon197::__anon198
B	regsdram.h	/^    } B;$/;"	m	union:__anon199	typeref:struct:__anon199::__anon200
B	regsdram.h	/^    } B;$/;"	m	union:__anon201	typeref:struct:__anon201::__anon202
B	regsdram.h	/^    } B;$/;"	m	union:__anon203	typeref:struct:__anon203::__anon204
B	regsdram.h	/^    } B;$/;"	m	union:__anon205	typeref:struct:__anon205::__anon206
B	regsdram.h	/^    } B;$/;"	m	union:__anon207	typeref:struct:__anon207::__anon208
B	regsdram.h	/^    } B;$/;"	m	union:__anon209	typeref:struct:__anon209::__anon210
B	regsdram.h	/^    } B;$/;"	m	union:__anon211	typeref:struct:__anon211::__anon212
B	regsdram.h	/^    } B;$/;"	m	union:__anon213	typeref:struct:__anon213::__anon214
B	regsdram.h	/^    } B;$/;"	m	union:__anon215	typeref:struct:__anon215::__anon216
B	regsdram.h	/^    } B;$/;"	m	union:__anon217	typeref:struct:__anon217::__anon218
B	regsdram.h	/^    } B;$/;"	m	union:__anon219	typeref:struct:__anon219::__anon220
B	regsdram.h	/^    } B;$/;"	m	union:__anon221	typeref:struct:__anon221::__anon222
B	regsdram.h	/^    } B;$/;"	m	union:__anon223	typeref:struct:__anon223::__anon224
B	regsdram.h	/^    } B;$/;"	m	union:__anon225	typeref:struct:__anon225::__anon226
B	regsdram.h	/^    } B;$/;"	m	union:__anon227	typeref:struct:__anon227::__anon228
B	regsdram.h	/^    } B;$/;"	m	union:__anon229	typeref:struct:__anon229::__anon230
B	regsdram.h	/^    } B;$/;"	m	union:__anon231	typeref:struct:__anon231::__anon232
B	regsdram.h	/^    } B;$/;"	m	union:__anon233	typeref:struct:__anon233::__anon234
B	regsemi.h	/^    } B;$/;"	m	union:__anon235	typeref:struct:__anon235::__anon236
B	regsemi.h	/^    } B;$/;"	m	union:__anon237	typeref:struct:__anon237::__anon238
B	regsemi.h	/^    } B;$/;"	m	union:__anon239	typeref:struct:__anon239::__anon240
B	regsemi.h	/^    } B;$/;"	m	union:__anon241	typeref:struct:__anon241::__anon242
B	regsemi.h	/^    } B;$/;"	m	union:__anon243	typeref:struct:__anon243::__anon244
B	regsemi.h	/^    } B;$/;"	m	union:__anon245	typeref:struct:__anon245::__anon246
B	regsemi.h	/^    } B;$/;"	m	union:__anon247	typeref:struct:__anon247::__anon248
B	regsemi.h	/^    } B;$/;"	m	union:__anon249	typeref:struct:__anon249::__anon250
B	regsemi.h	/^    } B;$/;"	m	union:__anon251	typeref:struct:__anon251::__anon252
B	regsemi.h	/^    } B;$/;"	m	union:__anon253	typeref:struct:__anon253::__anon254
B	regslradc.h	/^    } B;$/;"	m	union:__anon258	typeref:struct:__anon258::__anon259
B	regslradc.h	/^    } B;$/;"	m	union:__anon260	typeref:struct:__anon260::__anon261
B	regslradc.h	/^    } B;$/;"	m	union:__anon262	typeref:struct:__anon262::__anon263
B	regslradc.h	/^    } B;$/;"	m	union:__anon264	typeref:struct:__anon264::__anon265
B	regslradc.h	/^    } B;$/;"	m	union:__anon266	typeref:struct:__anon266::__anon267
B	regslradc.h	/^    } B;$/;"	m	union:__anon268	typeref:struct:__anon268::__anon269
B	regslradc.h	/^    } B;$/;"	m	union:__anon270	typeref:struct:__anon270::__anon271
B	regslradc.h	/^    } B;$/;"	m	union:__anon272	typeref:struct:__anon272::__anon273
B	regslradc.h	/^    } B;$/;"	m	union:__anon274	typeref:struct:__anon274::__anon275
B	regslradc.h	/^    } B;$/;"	m	union:__anon276	typeref:struct:__anon276::__anon277
B	regslradc.h	/^    } B;$/;"	m	union:__anon278	typeref:struct:__anon278::__anon279
B	regslradc.h	/^    } B;$/;"	m	union:__anon280	typeref:struct:__anon280::__anon281
B	regslradc.h	/^    } B;$/;"	m	union:__anon282	typeref:struct:__anon282::__anon283
B	regslradc.h	/^    } B;$/;"	m	union:__anon284	typeref:struct:__anon284::__anon285
B	regsocotp.h	/^    } B;$/;"	m	union:__anon286	typeref:struct:__anon286::__anon287
B	regsocotp.h	/^    } B;$/;"	m	union:__anon288	typeref:struct:__anon288::__anon289
B	regsocotp.h	/^    } B;$/;"	m	union:__anon290	typeref:struct:__anon290::__anon291
B	regsocotp.h	/^    } B;$/;"	m	union:__anon292	typeref:struct:__anon292::__anon293
B	regsocotp.h	/^    } B;$/;"	m	union:__anon294	typeref:struct:__anon294::__anon295
B	regsocotp.h	/^    } B;$/;"	m	union:__anon296	typeref:struct:__anon296::__anon297
B	regsocotp.h	/^    } B;$/;"	m	union:__anon298	typeref:struct:__anon298::__anon299
B	regsocotp.h	/^    } B;$/;"	m	union:__anon300	typeref:struct:__anon300::__anon301
B	regsocotp.h	/^    } B;$/;"	m	union:__anon302	typeref:struct:__anon302::__anon303
B	regsocotp.h	/^    } B;$/;"	m	union:__anon304	typeref:struct:__anon304::__anon305
B	regsocotp.h	/^    } B;$/;"	m	union:__anon306	typeref:struct:__anon306::__anon307
B	regsocotp.h	/^    } B;$/;"	m	union:__anon308	typeref:struct:__anon308::__anon309
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon310	typeref:struct:__anon310::__anon311
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon312	typeref:struct:__anon312::__anon313
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon314	typeref:struct:__anon314::__anon315
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon316	typeref:struct:__anon316::__anon317
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon318	typeref:struct:__anon318::__anon319
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon320	typeref:struct:__anon320::__anon321
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon322	typeref:struct:__anon322::__anon323
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon324	typeref:struct:__anon324::__anon325
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon326	typeref:struct:__anon326::__anon327
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon328	typeref:struct:__anon328::__anon329
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon330	typeref:struct:__anon330::__anon331
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon332	typeref:struct:__anon332::__anon333
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon334	typeref:struct:__anon334::__anon335
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon336	typeref:struct:__anon336::__anon337
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon338	typeref:struct:__anon338::__anon339
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon340	typeref:struct:__anon340::__anon341
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon342	typeref:struct:__anon342::__anon343
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon344	typeref:struct:__anon344::__anon345
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon346	typeref:struct:__anon346::__anon347
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon348	typeref:struct:__anon348::__anon349
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon350	typeref:struct:__anon350::__anon351
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon352	typeref:struct:__anon352::__anon353
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon354	typeref:struct:__anon354::__anon355
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon356	typeref:struct:__anon356::__anon357
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon358	typeref:struct:__anon358::__anon359
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon360	typeref:struct:__anon360::__anon361
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon362	typeref:struct:__anon362::__anon363
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon364	typeref:struct:__anon364::__anon365
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon366	typeref:struct:__anon366::__anon367
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon368	typeref:struct:__anon368::__anon369
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon370	typeref:struct:__anon370::__anon371
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon372	typeref:struct:__anon372::__anon373
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon374	typeref:struct:__anon374::__anon375
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon376	typeref:struct:__anon376::__anon377
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon378	typeref:struct:__anon378::__anon379
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon380	typeref:struct:__anon380::__anon381
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon382	typeref:struct:__anon382::__anon383
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon384	typeref:struct:__anon384::__anon385
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon386	typeref:struct:__anon386::__anon387
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon388	typeref:struct:__anon388::__anon389
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon390	typeref:struct:__anon390::__anon391
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon392	typeref:struct:__anon392::__anon393
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon394	typeref:struct:__anon394::__anon395
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon396	typeref:struct:__anon396::__anon397
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon398	typeref:struct:__anon398::__anon399
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon400	typeref:struct:__anon400::__anon401
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon402	typeref:struct:__anon402::__anon403
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon404	typeref:struct:__anon404::__anon405
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon406	typeref:struct:__anon406::__anon407
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon408	typeref:struct:__anon408::__anon409
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon410	typeref:struct:__anon410::__anon411
B	regspinctrl.h	/^    } B;$/;"	m	union:__anon412	typeref:struct:__anon412::__anon413
B	regspower.h	/^    } B;$/;"	m	union:__anon414	typeref:struct:__anon414::__anon415
B	regspower.h	/^    } B;$/;"	m	union:__anon416	typeref:struct:__anon416::__anon417
B	regspower.h	/^    } B;$/;"	m	union:__anon418	typeref:struct:__anon418::__anon419
B	regspower.h	/^    } B;$/;"	m	union:__anon420	typeref:struct:__anon420::__anon421
B	regspower.h	/^    } B;$/;"	m	union:__anon422	typeref:struct:__anon422::__anon423
B	regspower.h	/^    } B;$/;"	m	union:__anon424	typeref:struct:__anon424::__anon425
B	regspower.h	/^    } B;$/;"	m	union:__anon426	typeref:struct:__anon426::__anon427
B	regspower.h	/^    } B;$/;"	m	union:__anon428	typeref:struct:__anon428::__anon429
B	regspower.h	/^    } B;$/;"	m	union:__anon430	typeref:struct:__anon430::__anon431
B	regspower.h	/^    } B;$/;"	m	union:__anon432	typeref:struct:__anon432::__anon433
B	regspower.h	/^    } B;$/;"	m	union:__anon434	typeref:struct:__anon434::__anon435
B	regspower.h	/^    } B;$/;"	m	union:__anon436	typeref:struct:__anon436::__anon437
B	regspower.h	/^    } B;$/;"	m	union:__anon438	typeref:struct:__anon438::__anon439
B	regspower.h	/^    } B;$/;"	m	union:__anon440	typeref:struct:__anon440::__anon441
B	regspower.h	/^    } B;$/;"	m	union:__anon442	typeref:struct:__anon442::__anon443
B	regspower.h	/^    } B;$/;"	m	union:__anon444	typeref:struct:__anon444::__anon445
B	regspower.h	/^    } B;$/;"	m	union:__anon446	typeref:struct:__anon446::__anon447
B	regspower.h	/^    } B;$/;"	m	union:__anon448	typeref:struct:__anon448::__anon449
B	regspower.h	/^    } B;$/;"	m	union:__anon450	typeref:struct:__anon450::__anon451
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon452	typeref:struct:__anon452::__anon453
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon454	typeref:struct:__anon454::__anon455
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon456	typeref:struct:__anon456::__anon457
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon458	typeref:struct:__anon458::__anon459
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon460	typeref:struct:__anon460::__anon461
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon462	typeref:struct:__anon462::__anon463
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon464	typeref:struct:__anon464::__anon465
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon466	typeref:struct:__anon466::__anon467
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon468	typeref:struct:__anon468::__anon469
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon470	typeref:struct:__anon470::__anon471
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon472	typeref:struct:__anon472::__anon473
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon474	typeref:struct:__anon474::__anon475
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon476	typeref:struct:__anon476::__anon477
B	regsuartdbg.h	/^    } B;$/;"	m	union:__anon478	typeref:struct:__anon478::__anon479
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon480	typeref:struct:__anon480::__anon481
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon482	typeref:struct:__anon482::__anon483
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon484	typeref:struct:__anon484::__anon485
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon486	typeref:struct:__anon486::__anon487
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon488	typeref:struct:__anon488::__anon489
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon490	typeref:struct:__anon490::__anon491
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon492	typeref:struct:__anon492::__anon493
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon494	typeref:struct:__anon494::__anon495
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon496	typeref:struct:__anon496::__anon497
B	regsusbphy.h	/^    } B;$/;"	m	union:__anon498	typeref:struct:__anon498::__anon499
BANK0_PIN00	regspinctrl.h	/^        unsigned BANK0_PIN00  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN00	regspinctrl.h	/^        unsigned BANK0_PIN00  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN00_MA	regspinctrl.h	/^        unsigned BANK0_PIN00_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN01	regspinctrl.h	/^        unsigned BANK0_PIN01  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN01	regspinctrl.h	/^        unsigned BANK0_PIN01  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN01_MA	regspinctrl.h	/^        unsigned BANK0_PIN01_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN02	regspinctrl.h	/^        unsigned BANK0_PIN02  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN02	regspinctrl.h	/^        unsigned BANK0_PIN02  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN02_MA	regspinctrl.h	/^        unsigned BANK0_PIN02_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN03	regspinctrl.h	/^        unsigned BANK0_PIN03  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN03	regspinctrl.h	/^        unsigned BANK0_PIN03  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN03_MA	regspinctrl.h	/^        unsigned BANK0_PIN03_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN04	regspinctrl.h	/^        unsigned BANK0_PIN04  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN04	regspinctrl.h	/^        unsigned BANK0_PIN04  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN04_MA	regspinctrl.h	/^        unsigned BANK0_PIN04_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN05	regspinctrl.h	/^        unsigned BANK0_PIN05  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN05	regspinctrl.h	/^        unsigned BANK0_PIN05  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN05_MA	regspinctrl.h	/^        unsigned BANK0_PIN05_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN06	regspinctrl.h	/^        unsigned BANK0_PIN06  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN06	regspinctrl.h	/^        unsigned BANK0_PIN06  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN06_MA	regspinctrl.h	/^        unsigned BANK0_PIN06_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN07	regspinctrl.h	/^        unsigned BANK0_PIN07  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN07	regspinctrl.h	/^        unsigned BANK0_PIN07  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN07_MA	regspinctrl.h	/^        unsigned BANK0_PIN07_MA  :  2;$/;"	m	struct:__anon328::__anon329
BANK0_PIN08	regspinctrl.h	/^        unsigned BANK0_PIN08  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN08	regspinctrl.h	/^        unsigned BANK0_PIN08  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN08_MA	regspinctrl.h	/^        unsigned BANK0_PIN08_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN09	regspinctrl.h	/^        unsigned BANK0_PIN09  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN09	regspinctrl.h	/^        unsigned BANK0_PIN09  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN09_MA	regspinctrl.h	/^        unsigned BANK0_PIN09_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN10	regspinctrl.h	/^        unsigned BANK0_PIN10  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN10	regspinctrl.h	/^        unsigned BANK0_PIN10  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN10_MA	regspinctrl.h	/^        unsigned BANK0_PIN10_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN11	regspinctrl.h	/^        unsigned BANK0_PIN11  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN11	regspinctrl.h	/^        unsigned BANK0_PIN11  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN11_MA	regspinctrl.h	/^        unsigned BANK0_PIN11_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN12	regspinctrl.h	/^        unsigned BANK0_PIN12  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN12_MA	regspinctrl.h	/^        unsigned BANK0_PIN12_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN13	regspinctrl.h	/^        unsigned BANK0_PIN13  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN13_MA	regspinctrl.h	/^        unsigned BANK0_PIN13_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN14	regspinctrl.h	/^        unsigned BANK0_PIN14  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN14_MA	regspinctrl.h	/^        unsigned BANK0_PIN14_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN15	regspinctrl.h	/^        unsigned BANK0_PIN15  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN15	regspinctrl.h	/^        unsigned BANK0_PIN15  :  2;$/;"	m	struct:__anon312::__anon313
BANK0_PIN15_MA	regspinctrl.h	/^        unsigned BANK0_PIN15_MA  :  2;$/;"	m	struct:__anon330::__anon331
BANK0_PIN16	regspinctrl.h	/^        unsigned BANK0_PIN16  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN16_MA	regspinctrl.h	/^        unsigned BANK0_PIN16_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN17	regspinctrl.h	/^        unsigned BANK0_PIN17  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN17_MA	regspinctrl.h	/^        unsigned BANK0_PIN17_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN18	regspinctrl.h	/^        unsigned BANK0_PIN18  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN18	regspinctrl.h	/^        unsigned BANK0_PIN18  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN18_MA	regspinctrl.h	/^        unsigned BANK0_PIN18_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN19	regspinctrl.h	/^        unsigned BANK0_PIN19  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN19	regspinctrl.h	/^        unsigned BANK0_PIN19  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN19_MA	regspinctrl.h	/^        unsigned BANK0_PIN19_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN20	regspinctrl.h	/^        unsigned BANK0_PIN20  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN20	regspinctrl.h	/^        unsigned BANK0_PIN20  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN20_MA	regspinctrl.h	/^        unsigned BANK0_PIN20_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN21	regspinctrl.h	/^        unsigned BANK0_PIN21  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN21	regspinctrl.h	/^        unsigned BANK0_PIN21  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN21_MA	regspinctrl.h	/^        unsigned BANK0_PIN21_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN22	regspinctrl.h	/^        unsigned BANK0_PIN22  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN22	regspinctrl.h	/^        unsigned BANK0_PIN22  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN22_MA	regspinctrl.h	/^        unsigned BANK0_PIN22_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN23	regspinctrl.h	/^        unsigned BANK0_PIN23  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN23_MA	regspinctrl.h	/^        unsigned BANK0_PIN23_MA  :  2;$/;"	m	struct:__anon332::__anon333
BANK0_PIN24	regspinctrl.h	/^        unsigned BANK0_PIN24  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN24_MA	regspinctrl.h	/^        unsigned BANK0_PIN24_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK0_PIN25	regspinctrl.h	/^        unsigned BANK0_PIN25  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN25_MA	regspinctrl.h	/^        unsigned BANK0_PIN25_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK0_PIN26	regspinctrl.h	/^        unsigned BANK0_PIN26  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN26	regspinctrl.h	/^        unsigned BANK0_PIN26  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN26_MA	regspinctrl.h	/^        unsigned BANK0_PIN26_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK0_PIN27	regspinctrl.h	/^        unsigned BANK0_PIN27  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN27	regspinctrl.h	/^        unsigned BANK0_PIN27  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN27_MA	regspinctrl.h	/^        unsigned BANK0_PIN27_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK0_PIN28	regspinctrl.h	/^        unsigned BANK0_PIN28  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN28	regspinctrl.h	/^        unsigned BANK0_PIN28  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN28_MA	regspinctrl.h	/^        unsigned BANK0_PIN28_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK0_PIN29	regspinctrl.h	/^        unsigned BANK0_PIN29  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN29	regspinctrl.h	/^        unsigned BANK0_PIN29  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN29_MA	regspinctrl.h	/^        unsigned BANK0_PIN29_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK0_PIN30	regspinctrl.h	/^        unsigned BANK0_PIN30  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN30	regspinctrl.h	/^        unsigned BANK0_PIN30  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN30_MA	regspinctrl.h	/^        unsigned BANK0_PIN30_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK0_PIN31	regspinctrl.h	/^        unsigned BANK0_PIN31  :  1;$/;"	m	struct:__anon358::__anon359
BANK0_PIN31	regspinctrl.h	/^        unsigned BANK0_PIN31  :  2;$/;"	m	struct:__anon314::__anon315
BANK0_PIN31_MA	regspinctrl.h	/^        unsigned BANK0_PIN31_MA  :  2;$/;"	m	struct:__anon334::__anon335
BANK1_PIN00	regspinctrl.h	/^        unsigned BANK1_PIN00  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN00_MA	regspinctrl.h	/^        unsigned BANK1_PIN00_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN01	regspinctrl.h	/^        unsigned BANK1_PIN01  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN01_MA	regspinctrl.h	/^        unsigned BANK1_PIN01_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN02	regspinctrl.h	/^        unsigned BANK1_PIN02  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN02_MA	regspinctrl.h	/^        unsigned BANK1_PIN02_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN03	regspinctrl.h	/^        unsigned BANK1_PIN03  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN03_MA	regspinctrl.h	/^        unsigned BANK1_PIN03_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN04	regspinctrl.h	/^        unsigned BANK1_PIN04  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN04_MA	regspinctrl.h	/^        unsigned BANK1_PIN04_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN05	regspinctrl.h	/^        unsigned BANK1_PIN05  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN05_MA	regspinctrl.h	/^        unsigned BANK1_PIN05_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN06	regspinctrl.h	/^        unsigned BANK1_PIN06  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN06_MA	regspinctrl.h	/^        unsigned BANK1_PIN06_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN07	regspinctrl.h	/^        unsigned BANK1_PIN07  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN07_MA	regspinctrl.h	/^        unsigned BANK1_PIN07_MA  :  2;$/;"	m	struct:__anon336::__anon337
BANK1_PIN08	regspinctrl.h	/^        unsigned BANK1_PIN08  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN08_MA	regspinctrl.h	/^        unsigned BANK1_PIN08_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN09	regspinctrl.h	/^        unsigned BANK1_PIN09  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN09_MA	regspinctrl.h	/^        unsigned BANK1_PIN09_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN10	regspinctrl.h	/^        unsigned BANK1_PIN10  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN10_MA	regspinctrl.h	/^        unsigned BANK1_PIN10_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN11	regspinctrl.h	/^        unsigned BANK1_PIN11  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN11_MA	regspinctrl.h	/^        unsigned BANK1_PIN11_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN12	regspinctrl.h	/^        unsigned BANK1_PIN12  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN12_MA	regspinctrl.h	/^        unsigned BANK1_PIN12_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN13	regspinctrl.h	/^        unsigned BANK1_PIN13  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN13_MA	regspinctrl.h	/^        unsigned BANK1_PIN13_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN14	regspinctrl.h	/^        unsigned BANK1_PIN14  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN14_MA	regspinctrl.h	/^        unsigned BANK1_PIN14_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN15	regspinctrl.h	/^        unsigned BANK1_PIN15  :  2;$/;"	m	struct:__anon316::__anon317
BANK1_PIN15_MA	regspinctrl.h	/^        unsigned BANK1_PIN15_MA  :  2;$/;"	m	struct:__anon338::__anon339
BANK1_PIN16	regspinctrl.h	/^        unsigned BANK1_PIN16  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN16_MA	regspinctrl.h	/^        unsigned BANK1_PIN16_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN17	regspinctrl.h	/^        unsigned BANK1_PIN17  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN17_MA	regspinctrl.h	/^        unsigned BANK1_PIN17_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN18	regspinctrl.h	/^        unsigned BANK1_PIN18  :  1;$/;"	m	struct:__anon360::__anon361
BANK1_PIN18	regspinctrl.h	/^        unsigned BANK1_PIN18  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN18_MA	regspinctrl.h	/^        unsigned BANK1_PIN18_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN19	regspinctrl.h	/^        unsigned BANK1_PIN19  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN19_MA	regspinctrl.h	/^        unsigned BANK1_PIN19_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN20	regspinctrl.h	/^        unsigned BANK1_PIN20  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN20_MA	regspinctrl.h	/^        unsigned BANK1_PIN20_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN21	regspinctrl.h	/^        unsigned BANK1_PIN21  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN21_MA	regspinctrl.h	/^        unsigned BANK1_PIN21_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN22	regspinctrl.h	/^        unsigned BANK1_PIN22  :  1;$/;"	m	struct:__anon360::__anon361
BANK1_PIN22	regspinctrl.h	/^        unsigned BANK1_PIN22  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN22_MA	regspinctrl.h	/^        unsigned BANK1_PIN22_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN23	regspinctrl.h	/^        unsigned BANK1_PIN23  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN23_MA	regspinctrl.h	/^        unsigned BANK1_PIN23_MA  :  2;$/;"	m	struct:__anon340::__anon341
BANK1_PIN24	regspinctrl.h	/^        unsigned BANK1_PIN24  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN24_MA	regspinctrl.h	/^        unsigned BANK1_PIN24_MA  :  2;$/;"	m	struct:__anon342::__anon343
BANK1_PIN25	regspinctrl.h	/^        unsigned BANK1_PIN25  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN25_MA	regspinctrl.h	/^        unsigned BANK1_PIN25_MA  :  2;$/;"	m	struct:__anon342::__anon343
BANK1_PIN26	regspinctrl.h	/^        unsigned BANK1_PIN26  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN26_MA	regspinctrl.h	/^        unsigned BANK1_PIN26_MA  :  2;$/;"	m	struct:__anon342::__anon343
BANK1_PIN27	regspinctrl.h	/^        unsigned BANK1_PIN27  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN27_MA	regspinctrl.h	/^        unsigned BANK1_PIN27_MA  :  2;$/;"	m	struct:__anon342::__anon343
BANK1_PIN28	regspinctrl.h	/^        unsigned BANK1_PIN28  :  1;$/;"	m	struct:__anon360::__anon361
BANK1_PIN28	regspinctrl.h	/^        unsigned BANK1_PIN28  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN28_MA	regspinctrl.h	/^        unsigned BANK1_PIN28_MA  :  2;$/;"	m	struct:__anon342::__anon343
BANK1_PIN29	regspinctrl.h	/^        unsigned BANK1_PIN29  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN29_MA	regspinctrl.h	/^        unsigned BANK1_PIN29_MA  :  2;$/;"	m	struct:__anon342::__anon343
BANK1_PIN30	regspinctrl.h	/^        unsigned BANK1_PIN30  :  2;$/;"	m	struct:__anon318::__anon319
BANK1_PIN30_MA	regspinctrl.h	/^        unsigned BANK1_PIN30_MA  :  2;$/;"	m	struct:__anon342::__anon343
BANK2_PIN00	regspinctrl.h	/^        unsigned BANK2_PIN00  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN00	regspinctrl.h	/^        unsigned BANK2_PIN00  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN00_MA	regspinctrl.h	/^        unsigned BANK2_PIN00_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN01	regspinctrl.h	/^        unsigned BANK2_PIN01  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN01	regspinctrl.h	/^        unsigned BANK2_PIN01  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN01_MA	regspinctrl.h	/^        unsigned BANK2_PIN01_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN02	regspinctrl.h	/^        unsigned BANK2_PIN02  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN02	regspinctrl.h	/^        unsigned BANK2_PIN02  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN02_MA	regspinctrl.h	/^        unsigned BANK2_PIN02_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN03	regspinctrl.h	/^        unsigned BANK2_PIN03  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN03	regspinctrl.h	/^        unsigned BANK2_PIN03  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN03_MA	regspinctrl.h	/^        unsigned BANK2_PIN03_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN04	regspinctrl.h	/^        unsigned BANK2_PIN04  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN04	regspinctrl.h	/^        unsigned BANK2_PIN04  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN04_MA	regspinctrl.h	/^        unsigned BANK2_PIN04_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN05	regspinctrl.h	/^        unsigned BANK2_PIN05  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN05	regspinctrl.h	/^        unsigned BANK2_PIN05  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN05_MA	regspinctrl.h	/^        unsigned BANK2_PIN05_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN06	regspinctrl.h	/^        unsigned BANK2_PIN06  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN06_MA	regspinctrl.h	/^        unsigned BANK2_PIN06_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN07	regspinctrl.h	/^        unsigned BANK2_PIN07  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN07_MA	regspinctrl.h	/^        unsigned BANK2_PIN07_MA  :  2;$/;"	m	struct:__anon344::__anon345
BANK2_PIN08	regspinctrl.h	/^        unsigned BANK2_PIN08  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN08	regspinctrl.h	/^        unsigned BANK2_PIN08  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN08_MA	regspinctrl.h	/^        unsigned BANK2_PIN08_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN09	regspinctrl.h	/^        unsigned BANK2_PIN09  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN09_MA	regspinctrl.h	/^        unsigned BANK2_PIN09_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN09_V	regspinctrl.h	/^        unsigned BANK2_PIN09_V   :  1;$/;"	m	struct:__anon346::__anon347
BANK2_PIN10	regspinctrl.h	/^        unsigned BANK2_PIN10  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN10_MA	regspinctrl.h	/^        unsigned BANK2_PIN10_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN10_V	regspinctrl.h	/^        unsigned BANK2_PIN10_V   :  1;$/;"	m	struct:__anon346::__anon347
BANK2_PIN11	regspinctrl.h	/^        unsigned BANK2_PIN11  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN11_MA	regspinctrl.h	/^        unsigned BANK2_PIN11_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN11_V	regspinctrl.h	/^        unsigned BANK2_PIN11_V   :  1;$/;"	m	struct:__anon346::__anon347
BANK2_PIN12	regspinctrl.h	/^        unsigned BANK2_PIN12  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN12_MA	regspinctrl.h	/^        unsigned BANK2_PIN12_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN12_V	regspinctrl.h	/^        unsigned BANK2_PIN12_V   :  1;$/;"	m	struct:__anon346::__anon347
BANK2_PIN13	regspinctrl.h	/^        unsigned BANK2_PIN13  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN13_MA	regspinctrl.h	/^        unsigned BANK2_PIN13_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN13_V	regspinctrl.h	/^        unsigned BANK2_PIN13_V   :  1;$/;"	m	struct:__anon346::__anon347
BANK2_PIN14	regspinctrl.h	/^        unsigned BANK2_PIN14  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN14_MA	regspinctrl.h	/^        unsigned BANK2_PIN14_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN14_V	regspinctrl.h	/^        unsigned BANK2_PIN14_V   :  1;$/;"	m	struct:__anon346::__anon347
BANK2_PIN15	regspinctrl.h	/^        unsigned BANK2_PIN15  :  2;$/;"	m	struct:__anon320::__anon321
BANK2_PIN15_MA	regspinctrl.h	/^        unsigned BANK2_PIN15_MA  :  2;$/;"	m	struct:__anon346::__anon347
BANK2_PIN15_V	regspinctrl.h	/^        unsigned BANK2_PIN15_V   :  1;$/;"	m	struct:__anon346::__anon347
BANK2_PIN16	regspinctrl.h	/^        unsigned BANK2_PIN16  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN16_MA	regspinctrl.h	/^        unsigned BANK2_PIN16_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN16_V	regspinctrl.h	/^        unsigned BANK2_PIN16_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN17	regspinctrl.h	/^        unsigned BANK2_PIN17  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN17_MA	regspinctrl.h	/^        unsigned BANK2_PIN17_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN17_V	regspinctrl.h	/^        unsigned BANK2_PIN17_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN18	regspinctrl.h	/^        unsigned BANK2_PIN18  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN18_MA	regspinctrl.h	/^        unsigned BANK2_PIN18_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN18_V	regspinctrl.h	/^        unsigned BANK2_PIN18_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN19	regspinctrl.h	/^        unsigned BANK2_PIN19  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN19_MA	regspinctrl.h	/^        unsigned BANK2_PIN19_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN19_V	regspinctrl.h	/^        unsigned BANK2_PIN19_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN20	regspinctrl.h	/^        unsigned BANK2_PIN20  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN20_MA	regspinctrl.h	/^        unsigned BANK2_PIN20_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN20_V	regspinctrl.h	/^        unsigned BANK2_PIN20_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN21	regspinctrl.h	/^        unsigned BANK2_PIN21  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN21_MA	regspinctrl.h	/^        unsigned BANK2_PIN21_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN21_V	regspinctrl.h	/^        unsigned BANK2_PIN21_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN22	regspinctrl.h	/^        unsigned BANK2_PIN22  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN22_MA	regspinctrl.h	/^        unsigned BANK2_PIN22_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN22_V	regspinctrl.h	/^        unsigned BANK2_PIN22_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN23	regspinctrl.h	/^        unsigned BANK2_PIN23  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN23_MA	regspinctrl.h	/^        unsigned BANK2_PIN23_MA  :  2;$/;"	m	struct:__anon348::__anon349
BANK2_PIN23_V	regspinctrl.h	/^        unsigned BANK2_PIN23_V   :  1;$/;"	m	struct:__anon348::__anon349
BANK2_PIN24	regspinctrl.h	/^        unsigned BANK2_PIN24  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN24_MA	regspinctrl.h	/^        unsigned BANK2_PIN24_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN24_V	regspinctrl.h	/^        unsigned BANK2_PIN24_V   :  1;$/;"	m	struct:__anon350::__anon351
BANK2_PIN25	regspinctrl.h	/^        unsigned BANK2_PIN25  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN25_MA	regspinctrl.h	/^        unsigned BANK2_PIN25_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN25_V	regspinctrl.h	/^        unsigned BANK2_PIN25_V   :  1;$/;"	m	struct:__anon350::__anon351
BANK2_PIN26	regspinctrl.h	/^        unsigned BANK2_PIN26  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN26_MA	regspinctrl.h	/^        unsigned BANK2_PIN26_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN26_V	regspinctrl.h	/^        unsigned BANK2_PIN26_V   :  1;$/;"	m	struct:__anon350::__anon351
BANK2_PIN27	regspinctrl.h	/^        unsigned BANK2_PIN27  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN27	regspinctrl.h	/^        unsigned BANK2_PIN27  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN27_MA	regspinctrl.h	/^        unsigned BANK2_PIN27_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN28	regspinctrl.h	/^        unsigned BANK2_PIN28  :  1;$/;"	m	struct:__anon362::__anon363
BANK2_PIN28	regspinctrl.h	/^        unsigned BANK2_PIN28  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN28_MA	regspinctrl.h	/^        unsigned BANK2_PIN28_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN29	regspinctrl.h	/^        unsigned BANK2_PIN29  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN29_MA	regspinctrl.h	/^        unsigned BANK2_PIN29_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN29_V	regspinctrl.h	/^        unsigned BANK2_PIN29_V   :  1;$/;"	m	struct:__anon350::__anon351
BANK2_PIN30	regspinctrl.h	/^        unsigned BANK2_PIN30  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN30_MA	regspinctrl.h	/^        unsigned BANK2_PIN30_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN30_V	regspinctrl.h	/^        unsigned BANK2_PIN30_V   :  1;$/;"	m	struct:__anon350::__anon351
BANK2_PIN31	regspinctrl.h	/^        unsigned BANK2_PIN31  :  2;$/;"	m	struct:__anon322::__anon323
BANK2_PIN31_MA	regspinctrl.h	/^        unsigned BANK2_PIN31_MA  :  2;$/;"	m	struct:__anon350::__anon351
BANK2_PIN31_V	regspinctrl.h	/^        unsigned BANK2_PIN31_V   :  1;$/;"	m	struct:__anon350::__anon351
BANK3_PIN00	regspinctrl.h	/^        unsigned BANK3_PIN00  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN00	regspinctrl.h	/^        unsigned BANK3_PIN00  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN00_MA	regspinctrl.h	/^        unsigned BANK3_PIN00_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN00_V	regspinctrl.h	/^        unsigned BANK3_PIN00_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN01	regspinctrl.h	/^        unsigned BANK3_PIN01  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN01	regspinctrl.h	/^        unsigned BANK3_PIN01  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN01_MA	regspinctrl.h	/^        unsigned BANK3_PIN01_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN01_V	regspinctrl.h	/^        unsigned BANK3_PIN01_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN02	regspinctrl.h	/^        unsigned BANK3_PIN02  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN02	regspinctrl.h	/^        unsigned BANK3_PIN02  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN02_MA	regspinctrl.h	/^        unsigned BANK3_PIN02_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN02_V	regspinctrl.h	/^        unsigned BANK3_PIN02_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN03	regspinctrl.h	/^        unsigned BANK3_PIN03  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN03	regspinctrl.h	/^        unsigned BANK3_PIN03  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN03_MA	regspinctrl.h	/^        unsigned BANK3_PIN03_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN03_V	regspinctrl.h	/^        unsigned BANK3_PIN03_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN04	regspinctrl.h	/^        unsigned BANK3_PIN04  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN04	regspinctrl.h	/^        unsigned BANK3_PIN04  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN04_MA	regspinctrl.h	/^        unsigned BANK3_PIN04_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN04_V	regspinctrl.h	/^        unsigned BANK3_PIN04_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN05	regspinctrl.h	/^        unsigned BANK3_PIN05  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN05	regspinctrl.h	/^        unsigned BANK3_PIN05  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN05_MA	regspinctrl.h	/^        unsigned BANK3_PIN05_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN05_V	regspinctrl.h	/^        unsigned BANK3_PIN05_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN06	regspinctrl.h	/^        unsigned BANK3_PIN06  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN06	regspinctrl.h	/^        unsigned BANK3_PIN06  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN06_MA	regspinctrl.h	/^        unsigned BANK3_PIN06_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN06_V	regspinctrl.h	/^        unsigned BANK3_PIN06_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN07	regspinctrl.h	/^        unsigned BANK3_PIN07  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN07	regspinctrl.h	/^        unsigned BANK3_PIN07  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN07_MA	regspinctrl.h	/^        unsigned BANK3_PIN07_MA  :  2;$/;"	m	struct:__anon352::__anon353
BANK3_PIN07_V	regspinctrl.h	/^        unsigned BANK3_PIN07_V   :  1;$/;"	m	struct:__anon352::__anon353
BANK3_PIN08	regspinctrl.h	/^        unsigned BANK3_PIN08  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN08	regspinctrl.h	/^        unsigned BANK3_PIN08  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN08_MA	regspinctrl.h	/^        unsigned BANK3_PIN08_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN08_V	regspinctrl.h	/^        unsigned BANK3_PIN08_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN09	regspinctrl.h	/^        unsigned BANK3_PIN09  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN09	regspinctrl.h	/^        unsigned BANK3_PIN09  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN09_MA	regspinctrl.h	/^        unsigned BANK3_PIN09_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN09_V	regspinctrl.h	/^        unsigned BANK3_PIN09_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN10	regspinctrl.h	/^        unsigned BANK3_PIN10  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN10	regspinctrl.h	/^        unsigned BANK3_PIN10  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN10_MA	regspinctrl.h	/^        unsigned BANK3_PIN10_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN10_V	regspinctrl.h	/^        unsigned BANK3_PIN10_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN11	regspinctrl.h	/^        unsigned BANK3_PIN11  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN11	regspinctrl.h	/^        unsigned BANK3_PIN11  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN11_MA	regspinctrl.h	/^        unsigned BANK3_PIN11_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN11_V	regspinctrl.h	/^        unsigned BANK3_PIN11_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN12	regspinctrl.h	/^        unsigned BANK3_PIN12  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN12	regspinctrl.h	/^        unsigned BANK3_PIN12  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN12_MA	regspinctrl.h	/^        unsigned BANK3_PIN12_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN12_V	regspinctrl.h	/^        unsigned BANK3_PIN12_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN13	regspinctrl.h	/^        unsigned BANK3_PIN13  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN13	regspinctrl.h	/^        unsigned BANK3_PIN13  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN13_MA	regspinctrl.h	/^        unsigned BANK3_PIN13_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN13_V	regspinctrl.h	/^        unsigned BANK3_PIN13_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN14	regspinctrl.h	/^        unsigned BANK3_PIN14  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN14	regspinctrl.h	/^        unsigned BANK3_PIN14  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN14_MA	regspinctrl.h	/^        unsigned BANK3_PIN14_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN14_V	regspinctrl.h	/^        unsigned BANK3_PIN14_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN15	regspinctrl.h	/^        unsigned BANK3_PIN15  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN15	regspinctrl.h	/^        unsigned BANK3_PIN15  :  2;$/;"	m	struct:__anon324::__anon325
BANK3_PIN15_MA	regspinctrl.h	/^        unsigned BANK3_PIN15_MA  :  2;$/;"	m	struct:__anon354::__anon355
BANK3_PIN15_V	regspinctrl.h	/^        unsigned BANK3_PIN15_V   :  1;$/;"	m	struct:__anon354::__anon355
BANK3_PIN16	regspinctrl.h	/^        unsigned BANK3_PIN16  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN16	regspinctrl.h	/^        unsigned BANK3_PIN16  :  2;$/;"	m	struct:__anon326::__anon327
BANK3_PIN16_MA	regspinctrl.h	/^        unsigned BANK3_PIN16_MA  :  2;$/;"	m	struct:__anon356::__anon357
BANK3_PIN16_V	regspinctrl.h	/^        unsigned BANK3_PIN16_V   :  1;$/;"	m	struct:__anon356::__anon357
BANK3_PIN17	regspinctrl.h	/^        unsigned BANK3_PIN17  :  1;$/;"	m	struct:__anon364::__anon365
BANK3_PIN17	regspinctrl.h	/^        unsigned BANK3_PIN17  :  2;$/;"	m	struct:__anon326::__anon327
BANK3_PIN17_MA	regspinctrl.h	/^        unsigned BANK3_PIN17_MA  :  2;$/;"	m	struct:__anon356::__anon357
BANK3_PIN17_V	regspinctrl.h	/^        unsigned BANK3_PIN17_V   :  1;$/;"	m	struct:__anon356::__anon357
BANK3_PIN18	regspinctrl.h	/^        unsigned BANK3_PIN18  :  2;$/;"	m	struct:__anon326::__anon327
BANK3_PIN18_MA	regspinctrl.h	/^        unsigned BANK3_PIN18_MA  :  2;$/;"	m	struct:__anon356::__anon357
BANK3_PIN18_V	regspinctrl.h	/^        unsigned BANK3_PIN18_V   :  1;$/;"	m	struct:__anon356::__anon357
BANK3_PIN19	regspinctrl.h	/^        unsigned BANK3_PIN19  :  2;$/;"	m	struct:__anon326::__anon327
BANK3_PIN19_MA	regspinctrl.h	/^        unsigned BANK3_PIN19_MA  :  2;$/;"	m	struct:__anon356::__anon357
BANK3_PIN19_V	regspinctrl.h	/^        unsigned BANK3_PIN19_V   :  1;$/;"	m	struct:__anon356::__anon357
BANK3_PIN20	regspinctrl.h	/^        unsigned BANK3_PIN20  :  2;$/;"	m	struct:__anon326::__anon327
BANK3_PIN20_MA	regspinctrl.h	/^        unsigned BANK3_PIN20_MA  :  2;$/;"	m	struct:__anon356::__anon357
BANK3_PIN20_V	regspinctrl.h	/^        unsigned BANK3_PIN20_V   :  1;$/;"	m	struct:__anon356::__anon357
BANK3_PIN21	regspinctrl.h	/^        unsigned BANK3_PIN21  :  2;$/;"	m	struct:__anon326::__anon327
BANK3_PIN21_MA	regspinctrl.h	/^        unsigned BANK3_PIN21_MA  :  2;$/;"	m	struct:__anon356::__anon357
BANK3_PIN21_V	regspinctrl.h	/^        unsigned BANK3_PIN21_V   :  1;$/;"	m	struct:__anon356::__anon357
BANK_SPLIT_EN	regsdram.h	/^        unsigned BANK_SPLIT_EN    :  1;$/;"	m	struct:__anon161::__anon162
BASEREG	soc_macros.h	17;"	d
BASE_REG_APBH	regs.h	276;"	d
BASE_REG_APBX	regs.h	292;"	d
BASE_REG_AUDIOIN	regs.h	316;"	d
BASE_REG_AUDIOOUT	regs.h	314;"	d
BASE_REG_BCH	regs.h	280;"	d
BASE_REG_CLKCTRL	regs.h	306;"	d
BASE_REG_DCP	regs.h	294;"	d
BASE_REG_DIGCTL	regs.h	288;"	d
BASE_REG_DRAM	regs.h	344;"	d
BASE_REG_DRI	regs.h	336;"	d
BASE_REG_ECC8	regs.h	278;"	d
BASE_REG_EMI	regs.h	290;"	d
BASE_REG_GPMI	regs.h	282;"	d
BASE_REG_I2C	regs.h	322;"	d
BASE_REG_ICOLL	regs.h	274;"	d
BASE_REG_IR	regs.h	338;"	d
BASE_REG_LCDIF	regs.h	300;"	d
BASE_REG_LRADC	regs.h	318;"	d
BASE_REG_OCOTP	regs.h	298;"	d
BASE_REG_PINCTRL	regs.h	286;"	d
BASE_REG_POWER	regs.h	310;"	d
BASE_REG_PWM	regs.h	326;"	d
BASE_REG_PXP	regs.h	296;"	d
BASE_REG_RTC	regs.h	324;"	d
BASE_REG_SAIF1	regs.h	308;"	d
BASE_REG_SAIF2	regs.h	312;"	d
BASE_REG_SPDIF	regs.h	320;"	d
BASE_REG_SSP1	regs.h	284;"	d
BASE_REG_SSP2	regs.h	302;"	d
BASE_REG_TIMROT	regs.h	328;"	d
BASE_REG_TVENC	regs.h	304;"	d
BASE_REG_UARTAPP0	regs.h	330;"	d
BASE_REG_UARTAPP1	regs.h	332;"	d
BASE_REG_UARTDBG	regs.h	334;"	d
BASE_REG_USB	regs.h	342;"	d
BASE_REG_USBPHY	regs.h	340;"	d
BATTCHRG_I	regspower.h	/^        unsigned BATTCHRG_I                :  6;$/;"	m	struct:__anon420::__anon421
BATT_BO	regspower.h	/^        unsigned BATT_BO           :  1;$/;"	m	struct:__anon438::__anon439
BATT_BO_IRQ	regspower.h	/^        unsigned BATT_BO_IRQ              :  1;$/;"	m	struct:__anon414::__anon415
BATT_VAL	regspower.h	/^        unsigned BATT_VAL         : 10;$/;"	m	struct:__anon442::__anon443
BATT_VOLTAGE_8_MV	xldr.h	64;"	d
BAUD_DIVFRAC	regsuartdbg.h	/^        unsigned BAUD_DIVFRAC  :  6;$/;"	m	struct:__anon462::__anon463
BAUD_DIVINT	regsuartdbg.h	/^        reg16_t BAUD_DIVINT;$/;"	m	struct:__anon460::__anon461
BE	regsuartdbg.h	/^        unsigned BE           :  1;$/;"	m	struct:__anon452::__anon453
BE	regsuartdbg.h	/^        unsigned BE           :  1;$/;"	m	struct:__anon454::__anon455
BEIC	regsuartdbg.h	/^        unsigned BEIC         :  1;$/;"	m	struct:__anon476::__anon477
BEIM	regsuartdbg.h	/^        unsigned BEIM         :  1;$/;"	m	struct:__anon470::__anon471
BEMIS	regsuartdbg.h	/^        unsigned BEMIS        :  1;$/;"	m	struct:__anon474::__anon475
BERIS	regsuartdbg.h	/^        unsigned BERIS        :  1;$/;"	m	struct:__anon472::__anon473
BF_CLKCTRL_CLKSEQ_BYPASS_CPU	regsclkctrl.h	1852;"	d
BF_CLKCTRL_CLKSEQ_BYPASS_EMI	regsclkctrl.h	1863;"	d
BF_CLKCTRL_CLKSEQ_BYPASS_ETM	regsclkctrl.h	1841;"	d
BF_CLKCTRL_CLKSEQ_BYPASS_GPMI	regsclkctrl.h	1885;"	d
BF_CLKCTRL_CLKSEQ_BYPASS_IR	regsclkctrl.h	1896;"	d
BF_CLKCTRL_CLKSEQ_BYPASS_PIX	regsclkctrl.h	1907;"	d
BF_CLKCTRL_CLKSEQ_BYPASS_SAIF	regsclkctrl.h	1918;"	d
BF_CLKCTRL_CLKSEQ_BYPASS_SSP	regsclkctrl.h	1874;"	d
BF_CLKCTRL_CPU_BUSY_REF_CPU	regsclkctrl.h	295;"	d
BF_CLKCTRL_CPU_BUSY_REF_XTAL	regsclkctrl.h	288;"	d
BF_CLKCTRL_CPU_DIV_CPU	regsclkctrl.h	346;"	d
BF_CLKCTRL_CPU_DIV_CPU_FRAC_EN	regsclkctrl.h	335;"	d
BF_CLKCTRL_CPU_DIV_XTAL	regsclkctrl.h	313;"	d
BF_CLKCTRL_CPU_DIV_XTAL_FRAC_EN	regsclkctrl.h	302;"	d
BF_CLKCTRL_CPU_INTERRUPT_WAIT	regsclkctrl.h	324;"	d
BF_CLKCTRL_EMI_BUSY_DCC_RESYNC	regsclkctrl.h	1173;"	d
BF_CLKCTRL_EMI_BUSY_REF_CPU	regsclkctrl.h	1159;"	d
BF_CLKCTRL_EMI_BUSY_REF_EMI	regsclkctrl.h	1152;"	d
BF_CLKCTRL_EMI_BUSY_REF_XTAL	regsclkctrl.h	1145;"	d
BF_CLKCTRL_EMI_BUSY_SYNC_MODE	regsclkctrl.h	1166;"	d
BF_CLKCTRL_EMI_CLKGATE	regsclkctrl.h	1120;"	d
BF_CLKCTRL_EMI_CLKGATE	regsclkctrl.h	1122;"	d
BF_CLKCTRL_EMI_DCC_RESYNC_ENABLE	regsclkctrl.h	1180;"	d
BF_CLKCTRL_EMI_DIV_EMI	regsclkctrl.h	1202;"	d
BF_CLKCTRL_EMI_DIV_XTAL	regsclkctrl.h	1191;"	d
BF_CLKCTRL_EMI_SYNC_MODE_EN	regsclkctrl.h	1134;"	d
BF_CLKCTRL_ETM_BUSY	regsclkctrl.h	1528;"	d
BF_CLKCTRL_ETM_CLKGATE	regsclkctrl.h	1514;"	d
BF_CLKCTRL_ETM_CLKGATE	regsclkctrl.h	1516;"	d
BF_CLKCTRL_ETM_DIV	regsclkctrl.h	1546;"	d
BF_CLKCTRL_ETM_DIV_FRAC_EN	regsclkctrl.h	1535;"	d
BF_CLKCTRL_FRAC1_CLKGATEVID	regsclkctrl.h	1771;"	d
BF_CLKCTRL_FRAC1_CLKGATEVID	regsclkctrl.h	1773;"	d
BF_CLKCTRL_FRAC1_VID_STABLE	regsclkctrl.h	1785;"	d
BF_CLKCTRL_FRAC_CLKGATECPU	regsclkctrl.h	1699;"	d
BF_CLKCTRL_FRAC_CLKGATEEMI	regsclkctrl.h	1670;"	d
BF_CLKCTRL_FRAC_CLKGATEIO	regsclkctrl.h	1609;"	d
BF_CLKCTRL_FRAC_CLKGATEIO	regsclkctrl.h	1611;"	d
BF_CLKCTRL_FRAC_CLKGATEPIX	regsclkctrl.h	1641;"	d
BF_CLKCTRL_FRAC_CPUFRAC	regsclkctrl.h	1717;"	d
BF_CLKCTRL_FRAC_CPU_STABLE	regsclkctrl.h	1710;"	d
BF_CLKCTRL_FRAC_EMIFRAC	regsclkctrl.h	1688;"	d
BF_CLKCTRL_FRAC_EMI_STABLE	regsclkctrl.h	1681;"	d
BF_CLKCTRL_FRAC_IOFRAC	regsclkctrl.h	1630;"	d
BF_CLKCTRL_FRAC_IO_STABLE	regsclkctrl.h	1623;"	d
BF_CLKCTRL_FRAC_PIXFRAC	regsclkctrl.h	1659;"	d
BF_CLKCTRL_FRAC_PIX_STABLE	regsclkctrl.h	1652;"	d
BF_CLKCTRL_GPMI_BUSY	regsclkctrl.h	988;"	d
BF_CLKCTRL_GPMI_CLKGATE	regsclkctrl.h	974;"	d
BF_CLKCTRL_GPMI_CLKGATE	regsclkctrl.h	976;"	d
BF_CLKCTRL_GPMI_DIV	regsclkctrl.h	1006;"	d
BF_CLKCTRL_GPMI_DIV_FRAC_EN	regsclkctrl.h	995;"	d
BF_CLKCTRL_HBUS_APBHDMA_AS_ENABLE	regsclkctrl.h	441;"	d
BF_CLKCTRL_HBUS_APBXDMA_AS_ENABLE	regsclkctrl.h	452;"	d
BF_CLKCTRL_HBUS_AUTO_SLOW_MODE	regsclkctrl.h	507;"	d
BF_CLKCTRL_HBUS_BUSY	regsclkctrl.h	412;"	d
BF_CLKCTRL_HBUS_CPU_DATA_AS_ENABLE	regsclkctrl.h	485;"	d
BF_CLKCTRL_HBUS_CPU_INSTR_AS_ENABLE	regsclkctrl.h	496;"	d
BF_CLKCTRL_HBUS_DCP_AS_ENABLE	regsclkctrl.h	419;"	d
BF_CLKCTRL_HBUS_DIV	regsclkctrl.h	547;"	d
BF_CLKCTRL_HBUS_DIV_FRAC_EN	regsclkctrl.h	536;"	d
BF_CLKCTRL_HBUS_PXP_AS_ENABLE	regsclkctrl.h	430;"	d
BF_CLKCTRL_HBUS_SLOW_DIV	regsclkctrl.h	518;"	d
BF_CLKCTRL_HBUS_TRAFFIC_AS_ENABLE	regsclkctrl.h	474;"	d
BF_CLKCTRL_HBUS_TRAFFIC_JAM_AS_ENABLE	regsclkctrl.h	463;"	d
BF_CLKCTRL_IR_AUTO_DIV	regsclkctrl.h	1273;"	d
BF_CLKCTRL_IR_CLKGATE	regsclkctrl.h	1259;"	d
BF_CLKCTRL_IR_CLKGATE	regsclkctrl.h	1261;"	d
BF_CLKCTRL_IR_IROV_BUSY	regsclkctrl.h	1291;"	d
BF_CLKCTRL_IR_IROV_DIV	regsclkctrl.h	1298;"	d
BF_CLKCTRL_IR_IR_BUSY	regsclkctrl.h	1284;"	d
BF_CLKCTRL_IR_IR_DIV	regsclkctrl.h	1309;"	d
BF_CLKCTRL_PIX_BUSY	regsclkctrl.h	816;"	d
BF_CLKCTRL_PIX_CLKGATE	regsclkctrl.h	802;"	d
BF_CLKCTRL_PIX_CLKGATE	regsclkctrl.h	804;"	d
BF_CLKCTRL_PIX_DIV	regsclkctrl.h	834;"	d
BF_CLKCTRL_PIX_DIV_FRAC_EN	regsclkctrl.h	823;"	d
BF_CLKCTRL_PLLCTRL0_CP_SEL	regsclkctrl.h	114;"	d
BF_CLKCTRL_PLLCTRL0_DIV_SEL	regsclkctrl.h	130;"	d
BF_CLKCTRL_PLLCTRL0_EN_USB_CLKS	regsclkctrl.h	146;"	d
BF_CLKCTRL_PLLCTRL0_LFR_SEL	regsclkctrl.h	98;"	d
BF_CLKCTRL_PLLCTRL0_POWER	regsclkctrl.h	157;"	d
BF_CLKCTRL_PLLCTRL1_FORCE_LOCK	regsclkctrl.h	219;"	d
BF_CLKCTRL_PLLCTRL1_LOCK	regsclkctrl.h	209;"	d
BF_CLKCTRL_PLLCTRL1_LOCK	regsclkctrl.h	211;"	d
BF_CLKCTRL_PLLCTRL1_LOCK_COUNT	regsclkctrl.h	230;"	d
BF_CLKCTRL_RESET_CHIP	regsclkctrl.h	1968;"	d
BF_CLKCTRL_RESET_DIG	regsclkctrl.h	1979;"	d
BF_CLKCTRL_SAIF_BUSY	regsclkctrl.h	1377;"	d
BF_CLKCTRL_SAIF_CLKGATE	regsclkctrl.h	1363;"	d
BF_CLKCTRL_SAIF_CLKGATE	regsclkctrl.h	1365;"	d
BF_CLKCTRL_SAIF_DIV	regsclkctrl.h	1395;"	d
BF_CLKCTRL_SAIF_DIV_FRAC_EN	regsclkctrl.h	1384;"	d
BF_CLKCTRL_SPDIF_CLKGATE	regsclkctrl.h	1056;"	d
BF_CLKCTRL_SPDIF_CLKGATE	regsclkctrl.h	1058;"	d
BF_CLKCTRL_SSP_BUSY	regsclkctrl.h	902;"	d
BF_CLKCTRL_SSP_CLKGATE	regsclkctrl.h	888;"	d
BF_CLKCTRL_SSP_CLKGATE	regsclkctrl.h	890;"	d
BF_CLKCTRL_SSP_DIV	regsclkctrl.h	920;"	d
BF_CLKCTRL_SSP_DIV_FRAC_EN	regsclkctrl.h	909;"	d
BF_CLKCTRL_STATUS_CPU_LIMIT	regsclkctrl.h	2025;"	d
BF_CLKCTRL_STATUS_CPU_LIMIT	regsclkctrl.h	2027;"	d
BF_CLKCTRL_TV_CLK_TV108M_GATE	regsclkctrl.h	1446;"	d
BF_CLKCTRL_TV_CLK_TV108M_GATE	regsclkctrl.h	1448;"	d
BF_CLKCTRL_TV_CLK_TV_GATE	regsclkctrl.h	1460;"	d
BF_CLKCTRL_VERSION_MAJOR	regsclkctrl.h	2071;"	d
BF_CLKCTRL_VERSION_MAJOR	regsclkctrl.h	2073;"	d
BF_CLKCTRL_VERSION_MINOR	regsclkctrl.h	2081;"	d
BF_CLKCTRL_VERSION_STEP	regsclkctrl.h	2088;"	d
BF_CLKCTRL_XBUS_BUSY	regsclkctrl.h	599;"	d
BF_CLKCTRL_XBUS_BUSY	regsclkctrl.h	601;"	d
BF_CLKCTRL_XBUS_DIV	regsclkctrl.h	620;"	d
BF_CLKCTRL_XBUS_DIV_FRAC_EN	regsclkctrl.h	609;"	d
BF_CLKCTRL_XTAL_DIGCTRL_CLK1M_GATE	regsclkctrl.h	726;"	d
BF_CLKCTRL_XTAL_DIV_UART	regsclkctrl.h	748;"	d
BF_CLKCTRL_XTAL_DRI_CLK24M_GATE	regsclkctrl.h	715;"	d
BF_CLKCTRL_XTAL_FILT_CLK24M_GATE	regsclkctrl.h	693;"	d
BF_CLKCTRL_XTAL_PWM_CLK24M_GATE	regsclkctrl.h	704;"	d
BF_CLKCTRL_XTAL_TIMROT_CLK32K_GATE	regsclkctrl.h	737;"	d
BF_CLKCTRL_XTAL_UART_CLK_GATE	regsclkctrl.h	679;"	d
BF_CLKCTRL_XTAL_UART_CLK_GATE	regsclkctrl.h	681;"	d
BF_CLR	soc_macros.h	68;"	d
BF_CLRV	soc_macros.h	72;"	d
BF_CLRVn	soc_macros.h	179;"	d
BF_CLRn	soc_macros.h	175;"	d
BF_CS1	soc_macros.h	81;"	d
BF_CS1n	soc_macros.h	188;"	d
BF_CS2	soc_macros.h	85;"	d
BF_CS2n	soc_macros.h	192;"	d
BF_CS3	soc_macros.h	91;"	d
BF_CS3n	soc_macros.h	198;"	d
BF_CS4	soc_macros.h	99;"	d
BF_CS4n	soc_macros.h	206;"	d
BF_CS5	soc_macros.h	109;"	d
BF_CS5n	soc_macros.h	216;"	d
BF_CS6	soc_macros.h	121;"	d
BF_CS6n	soc_macros.h	228;"	d
BF_CS7	soc_macros.h	135;"	d
BF_CS7n	soc_macros.h	242;"	d
BF_CS8	soc_macros.h	151;"	d
BF_CS8n	soc_macros.h	258;"	d
BF_DIGCTL_AHB_STATS_SELECT_L0_MASTER_SELECT	regsdigctl.h	2487;"	d
BF_DIGCTL_AHB_STATS_SELECT_L1_MASTER_SELECT	regsdigctl.h	2474;"	d
BF_DIGCTL_AHB_STATS_SELECT_L2_MASTER_SELECT	regsdigctl.h	2461;"	d
BF_DIGCTL_AHB_STATS_SELECT_L3_MASTER_SELECT	regsdigctl.h	2446;"	d
BF_DIGCTL_ARMCACHE_CACHE_SS	regsdigctl.h	2168;"	d
BF_DIGCTL_ARMCACHE_DRTY_SS	regsdigctl.h	2157;"	d
BF_DIGCTL_ARMCACHE_DTAG_SS	regsdigctl.h	2179;"	d
BF_DIGCTL_ARMCACHE_ITAG_SS	regsdigctl.h	2190;"	d
BF_DIGCTL_ARMCACHE_VALID_SS	regsdigctl.h	2146;"	d
BF_DIGCTL_CHIPID_PRODUCT_CODE	regsdigctl.h	2385;"	d
BF_DIGCTL_CHIPID_PRODUCT_CODE	regsdigctl.h	2387;"	d
BF_DIGCTL_CHIPID_REVISION	regsdigctl.h	2395;"	d
BF_DIGCTL_CTRL_ANALOG_TESTMODE	regsdigctl.h	216;"	d
BF_DIGCTL_CTRL_ARM_BIST_CLKEN	regsdigctl.h	194;"	d
BF_DIGCTL_CTRL_ARM_BIST_START	regsdigctl.h	238;"	d
BF_DIGCTL_CTRL_CACHE_BIST_TMODE	regsdigctl.h	139;"	d
BF_DIGCTL_CTRL_DCP_BIST_CLKEN	regsdigctl.h	172;"	d
BF_DIGCTL_CTRL_DCP_BIST_START	regsdigctl.h	183;"	d
BF_DIGCTL_CTRL_DEBUG_DISABLE	regsdigctl.h	387;"	d
BF_DIGCTL_CTRL_DIGITAL_TESTMODE	regsdigctl.h	227;"	d
BF_DIGCTL_CTRL_JTAG_SHIELD	regsdigctl.h	412;"	d
BF_DIGCTL_CTRL_LATCH_ENTROPY	regsdigctl.h	426;"	d
BF_DIGCTL_CTRL_LCD_BIST_CLKEN	regsdigctl.h	150;"	d
BF_DIGCTL_CTRL_LCD_BIST_START	regsdigctl.h	161;"	d
BF_DIGCTL_CTRL_SAIF_ALT_BITCLK_SEL	regsdigctl.h	307;"	d
BF_DIGCTL_CTRL_SAIF_CLKMST_SEL	regsdigctl.h	293;"	d
BF_DIGCTL_CTRL_SAIF_CLKMUX_SEL	regsdigctl.h	277;"	d
BF_DIGCTL_CTRL_SAIF_LOOPBACK	regsdigctl.h	263;"	d
BF_DIGCTL_CTRL_SY_CLKGATE	regsdigctl.h	340;"	d
BF_DIGCTL_CTRL_SY_ENDIAN	regsdigctl.h	318;"	d
BF_DIGCTL_CTRL_SY_SFTRST	regsdigctl.h	329;"	d
BF_DIGCTL_CTRL_TRAP_ENABLE	regsdigctl.h	376;"	d
BF_DIGCTL_CTRL_TRAP_IN_RANGE	regsdigctl.h	365;"	d
BF_DIGCTL_CTRL_TRAP_IRQ	regsdigctl.h	128;"	d
BF_DIGCTL_CTRL_UART_LOOPBACK	regsdigctl.h	249;"	d
BF_DIGCTL_CTRL_USB_CLKGATE	regsdigctl.h	398;"	d
BF_DIGCTL_CTRL_USB_TESTMODE	regsdigctl.h	205;"	d
BF_DIGCTL_CTRL_USE_SERIAL_JTAG	regsdigctl.h	351;"	d
BF_DIGCTL_CTRL_XTAL24M_GATE	regsdigctl.h	117;"	d
BF_DIGCTL_DBGRD_COMPLEMENT	regsdigctl.h	1141;"	d
BF_DIGCTL_DBGRD_COMPLEMENT	regsdigctl.h	1143;"	d
BF_DIGCTL_DBG_VALUE	regsdigctl.h	1185;"	d
BF_DIGCTL_DBG_VALUE	regsdigctl.h	1187;"	d
BF_DIGCTL_DEBUG_TRAP_ADDR_HIGH_ADDR	regsdigctl.h	2291;"	d
BF_DIGCTL_DEBUG_TRAP_ADDR_HIGH_ADDR	regsdigctl.h	2293;"	d
BF_DIGCTL_DEBUG_TRAP_ADDR_LOW_ADDR	regsdigctl.h	2239;"	d
BF_DIGCTL_DEBUG_TRAP_ADDR_LOW_ADDR	regsdigctl.h	2241;"	d
BF_DIGCTL_EMICLK_DELAY_NUM_TAPS	regsdigctl.h	3213;"	d
BF_DIGCTL_ENTROPY_LATCHED_VALUE	regsdigctl.h	921;"	d
BF_DIGCTL_ENTROPY_LATCHED_VALUE	regsdigctl.h	923;"	d
BF_DIGCTL_ENTROPY_VALUE	regsdigctl.h	877;"	d
BF_DIGCTL_ENTROPY_VALUE	regsdigctl.h	879;"	d
BF_DIGCTL_HCLKCOUNT_COUNT	regsdigctl.h	612;"	d
BF_DIGCTL_HCLKCOUNT_COUNT	regsdigctl.h	614;"	d
BF_DIGCTL_L0_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2539;"	d
BF_DIGCTL_L0_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2541;"	d
BF_DIGCTL_L0_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2643;"	d
BF_DIGCTL_L0_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2645;"	d
BF_DIGCTL_L0_AHB_DATA_STALLED_COUNT	regsdigctl.h	2591;"	d
BF_DIGCTL_L0_AHB_DATA_STALLED_COUNT	regsdigctl.h	2593;"	d
BF_DIGCTL_L1_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2695;"	d
BF_DIGCTL_L1_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2697;"	d
BF_DIGCTL_L1_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2799;"	d
BF_DIGCTL_L1_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2801;"	d
BF_DIGCTL_L1_AHB_DATA_STALLED_COUNT	regsdigctl.h	2747;"	d
BF_DIGCTL_L1_AHB_DATA_STALLED_COUNT	regsdigctl.h	2749;"	d
BF_DIGCTL_L2_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2851;"	d
BF_DIGCTL_L2_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2853;"	d
BF_DIGCTL_L2_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2955;"	d
BF_DIGCTL_L2_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2957;"	d
BF_DIGCTL_L2_AHB_DATA_STALLED_COUNT	regsdigctl.h	2903;"	d
BF_DIGCTL_L2_AHB_DATA_STALLED_COUNT	regsdigctl.h	2905;"	d
BF_DIGCTL_L3_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	3007;"	d
BF_DIGCTL_L3_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	3009;"	d
BF_DIGCTL_L3_AHB_DATA_CYCLES_COUNT	regsdigctl.h	3111;"	d
BF_DIGCTL_L3_AHB_DATA_CYCLES_COUNT	regsdigctl.h	3113;"	d
BF_DIGCTL_L3_AHB_DATA_STALLED_COUNT	regsdigctl.h	3059;"	d
BF_DIGCTL_L3_AHB_DATA_STALLED_COUNT	regsdigctl.h	3061;"	d
BF_DIGCTL_MICROSECONDS_VALUE	regsdigctl.h	1093;"	d
BF_DIGCTL_MICROSECONDS_VALUE	regsdigctl.h	1095;"	d
BF_DIGCTL_MPTEn_LOC_LOC	regsdigctl.h	3164;"	d
BF_DIGCTL_OCRAM_BIST_CSR_BIST_CLKEN	regsdigctl.h	1265;"	d
BF_DIGCTL_OCRAM_BIST_CSR_BIST_DATA_CHANGE	regsdigctl.h	1254;"	d
BF_DIGCTL_OCRAM_BIST_CSR_BIST_DEBUG_MODE	regsdigctl.h	1243;"	d
BF_DIGCTL_OCRAM_BIST_CSR_DONE	regsdigctl.h	1290;"	d
BF_DIGCTL_OCRAM_BIST_CSR_FAIL	regsdigctl.h	1276;"	d
BF_DIGCTL_OCRAM_BIST_CSR_PASS	regsdigctl.h	1283;"	d
BF_DIGCTL_OCRAM_BIST_CSR_START	regsdigctl.h	1297;"	d
BF_DIGCTL_OCRAM_STATUS0_FAILDATA00	regsdigctl.h	1342;"	d
BF_DIGCTL_OCRAM_STATUS0_FAILDATA00	regsdigctl.h	1344;"	d
BF_DIGCTL_OCRAM_STATUS10_FAILADDR20	regsdigctl.h	1803;"	d
BF_DIGCTL_OCRAM_STATUS10_FAILADDR21	regsdigctl.h	1796;"	d
BF_DIGCTL_OCRAM_STATUS11_FAILADDR30	regsdigctl.h	1853;"	d
BF_DIGCTL_OCRAM_STATUS11_FAILADDR31	regsdigctl.h	1846;"	d
BF_DIGCTL_OCRAM_STATUS12_FAILSTATE00	regsdigctl.h	1921;"	d
BF_DIGCTL_OCRAM_STATUS12_FAILSTATE01	regsdigctl.h	1914;"	d
BF_DIGCTL_OCRAM_STATUS12_FAILSTATE10	regsdigctl.h	1907;"	d
BF_DIGCTL_OCRAM_STATUS12_FAILSTATE11	regsdigctl.h	1900;"	d
BF_DIGCTL_OCRAM_STATUS13_FAILSTATE20	regsdigctl.h	1989;"	d
BF_DIGCTL_OCRAM_STATUS13_FAILSTATE21	regsdigctl.h	1982;"	d
BF_DIGCTL_OCRAM_STATUS13_FAILSTATE30	regsdigctl.h	1975;"	d
BF_DIGCTL_OCRAM_STATUS13_FAILSTATE31	regsdigctl.h	1968;"	d
BF_DIGCTL_OCRAM_STATUS1_FAILDATA01	regsdigctl.h	1386;"	d
BF_DIGCTL_OCRAM_STATUS1_FAILDATA01	regsdigctl.h	1388;"	d
BF_DIGCTL_OCRAM_STATUS2_FAILDATA10	regsdigctl.h	1430;"	d
BF_DIGCTL_OCRAM_STATUS2_FAILDATA10	regsdigctl.h	1432;"	d
BF_DIGCTL_OCRAM_STATUS3_FAILDATA11	regsdigctl.h	1474;"	d
BF_DIGCTL_OCRAM_STATUS3_FAILDATA11	regsdigctl.h	1476;"	d
BF_DIGCTL_OCRAM_STATUS4_FAILDATA20	regsdigctl.h	1518;"	d
BF_DIGCTL_OCRAM_STATUS4_FAILDATA20	regsdigctl.h	1520;"	d
BF_DIGCTL_OCRAM_STATUS5_FAILDATA21	regsdigctl.h	1562;"	d
BF_DIGCTL_OCRAM_STATUS5_FAILDATA21	regsdigctl.h	1564;"	d
BF_DIGCTL_OCRAM_STATUS6_FAILDATA30	regsdigctl.h	1606;"	d
BF_DIGCTL_OCRAM_STATUS6_FAILDATA30	regsdigctl.h	1608;"	d
BF_DIGCTL_OCRAM_STATUS7_FAILDATA31	regsdigctl.h	1650;"	d
BF_DIGCTL_OCRAM_STATUS7_FAILDATA31	regsdigctl.h	1652;"	d
BF_DIGCTL_OCRAM_STATUS8_FAILADDR00	regsdigctl.h	1703;"	d
BF_DIGCTL_OCRAM_STATUS8_FAILADDR01	regsdigctl.h	1696;"	d
BF_DIGCTL_OCRAM_STATUS9_FAILADDR10	regsdigctl.h	1753;"	d
BF_DIGCTL_OCRAM_STATUS9_FAILADDR11	regsdigctl.h	1746;"	d
BF_DIGCTL_RAMCTRL_RAM_REPAIR_EN	regsdigctl.h	676;"	d
BF_DIGCTL_RAMCTRL_SPEED_SELECT	regsdigctl.h	665;"	d
BF_DIGCTL_RAMREPAIR_ADDR	regsdigctl.h	728;"	d
BF_DIGCTL_ROMCTRL_RD_MARGIN	regsdigctl.h	780;"	d
BF_DIGCTL_SCRATCH0_PTR	regsdigctl.h	2034;"	d
BF_DIGCTL_SCRATCH0_PTR	regsdigctl.h	2036;"	d
BF_DIGCTL_SCRATCH1_PTR	regsdigctl.h	2086;"	d
BF_DIGCTL_SCRATCH1_PTR	regsdigctl.h	2088;"	d
BF_DIGCTL_SGTL_COPYRIGHT	regsdigctl.h	2339;"	d
BF_DIGCTL_SGTL_COPYRIGHT	regsdigctl.h	2341;"	d
BF_DIGCTL_SJTAGDBG_ACTIVE	regsdigctl.h	1016;"	d
BF_DIGCTL_SJTAGDBG_DELAYED_ACTIVE	regsdigctl.h	1009;"	d
BF_DIGCTL_SJTAGDBG_SJTAG_DEBUG_DATA	regsdigctl.h	1030;"	d
BF_DIGCTL_SJTAGDBG_SJTAG_DEBUG_OE	regsdigctl.h	1041;"	d
BF_DIGCTL_SJTAGDBG_SJTAG_MODE	regsdigctl.h	1002;"	d
BF_DIGCTL_SJTAGDBG_SJTAG_PIN_STATE	regsdigctl.h	1023;"	d
BF_DIGCTL_SJTAGDBG_SJTAG_STATE	regsdigctl.h	981;"	d
BF_DIGCTL_SJTAGDBG_SJTAG_TDI	regsdigctl.h	995;"	d
BF_DIGCTL_SJTAGDBG_SJTAG_TDO	regsdigctl.h	988;"	d
BF_DIGCTL_STATUS_DCP_BIST_DONE	regsdigctl.h	529;"	d
BF_DIGCTL_STATUS_DCP_BIST_FAIL	regsdigctl.h	515;"	d
BF_DIGCTL_STATUS_DCP_BIST_PASS	regsdigctl.h	522;"	d
BF_DIGCTL_STATUS_JTAG_IN_USE	regsdigctl.h	557;"	d
BF_DIGCTL_STATUS_LCD_BIST_DONE	regsdigctl.h	550;"	d
BF_DIGCTL_STATUS_LCD_BIST_FAIL	regsdigctl.h	536;"	d
BF_DIGCTL_STATUS_LCD_BIST_PASS	regsdigctl.h	543;"	d
BF_DIGCTL_STATUS_PACKAGE_TYPE	regsdigctl.h	564;"	d
BF_DIGCTL_STATUS_USB_DEVICE_PRESENT	regsdigctl.h	508;"	d
BF_DIGCTL_STATUS_USB_HOST_PRESENT	regsdigctl.h	501;"	d
BF_DIGCTL_STATUS_USB_HS_PRESENT	regsdigctl.h	484;"	d
BF_DIGCTL_STATUS_USB_HS_PRESENT	regsdigctl.h	486;"	d
BF_DIGCTL_STATUS_USB_OTG_PRESENT	regsdigctl.h	494;"	d
BF_DIGCTL_STATUS_WRITTEN	regsdigctl.h	571;"	d
BF_DIGCTL_WRITEONCE_BITS	regsdigctl.h	829;"	d
BF_DIGCTL_WRITEONCE_BITS	regsdigctl.h	831;"	d
BF_DRAM_CTL00_ADDR_CMP_EN	regsdram.h	125;"	d
BF_DRAM_CTL00_AHB0_FIFO_TYPE_REG	regsdram.h	114;"	d
BF_DRAM_CTL00_AHB0_R_PRIORITY	regsdram.h	103;"	d
BF_DRAM_CTL00_AHB0_W_PRIORITY	regsdram.h	92;"	d
BF_DRAM_CTL01_AHB1_FIFO_TYPE_REG	regsdram.h	213;"	d
BF_DRAM_CTL01_AHB1_R_PRIORITY	regsdram.h	202;"	d
BF_DRAM_CTL01_AHB1_W_PRIORITY	regsdram.h	191;"	d
BF_DRAM_CTL01_AHB2_FIFO_TYPE_REG	regsdram.h	180;"	d
BF_DRAM_CTL02_AHB2_R_PRIORITY	regsdram.h	301;"	d
BF_DRAM_CTL02_AHB2_W_PRIORITY	regsdram.h	290;"	d
BF_DRAM_CTL02_AHB3_FIFO_TYPE_REG	regsdram.h	279;"	d
BF_DRAM_CTL02_AHB3_R_PRIORITY	regsdram.h	268;"	d
BF_DRAM_CTL03_AHB3_W_PRIORITY	regsdram.h	389;"	d
BF_DRAM_CTL03_AP	regsdram.h	378;"	d
BF_DRAM_CTL03_AREFRESH	regsdram.h	367;"	d
BF_DRAM_CTL03_AUTO_REFRESH_MODE	regsdram.h	356;"	d
BF_DRAM_CTL04_BANK_SPLIT_EN	regsdram.h	473;"	d
BF_DRAM_CTL04_CONCURRENTAP	regsdram.h	462;"	d
BF_DRAM_CTL04_DLLLOCKREG	regsdram.h	455;"	d
BF_DRAM_CTL04_DLL_BYPASS_MODE	regsdram.h	444;"	d
BF_DRAM_CTL05_EN_LOWPOWER_MODE	regsdram.h	561;"	d
BF_DRAM_CTL05_FAST_WRITE	regsdram.h	550;"	d
BF_DRAM_CTL05_INTRPTAPBURST	regsdram.h	539;"	d
BF_DRAM_CTL05_INTRPTREADA	regsdram.h	528;"	d
BF_DRAM_CTL06_INTRPTWRITEA	regsdram.h	649;"	d
BF_DRAM_CTL06_NO_CMD_INIT	regsdram.h	638;"	d
BF_DRAM_CTL06_PLACEMENT_EN	regsdram.h	627;"	d
BF_DRAM_CTL06_POWER_DOWN	regsdram.h	616;"	d
BF_DRAM_CTL07_PRIORITY_EN	regsdram.h	737;"	d
BF_DRAM_CTL07_RD2RD_TURN	regsdram.h	726;"	d
BF_DRAM_CTL07_REG_DIMM_ENABLE	regsdram.h	715;"	d
BF_DRAM_CTL07_RW_SAME_EN	regsdram.h	704;"	d
BF_DRAM_CTL08_SDR_MODE	regsdram.h	825;"	d
BF_DRAM_CTL08_SREFRESH	regsdram.h	814;"	d
BF_DRAM_CTL08_START	regsdram.h	803;"	d
BF_DRAM_CTL08_TRAS_LOCKOUT	regsdram.h	792;"	d
BF_DRAM_CTL09_OUT_OF_RANGE_SOURCE_ID	regsdram.h	887;"	d
BF_DRAM_CTL09_OUT_OF_RANGE_TYPE	regsdram.h	880;"	d
BF_DRAM_CTL09_WRITEINTERP	regsdram.h	905;"	d
BF_DRAM_CTL09_WRITE_MODEREG	regsdram.h	894;"	d
BF_DRAM_CTL10_ADDR_PINS	regsdram.h	971;"	d
BF_DRAM_CTL10_AGE_COUNT	regsdram.h	960;"	d
BF_DRAM_CTL10_Q_FULLNESS	regsdram.h	993;"	d
BF_DRAM_CTL10_TEMRS	regsdram.h	982;"	d
BF_DRAM_CTL11_CASLAT	regsdram.h	1077;"	d
BF_DRAM_CTL11_COLUMN_SIZE	regsdram.h	1066;"	d
BF_DRAM_CTL11_COMMAND_AGE_COUNT	regsdram.h	1055;"	d
BF_DRAM_CTL11_MAX_CS_REG	regsdram.h	1048;"	d
BF_DRAM_CTL12_TCKE	regsdram.h	1153;"	d
BF_DRAM_CTL12_TRRD	regsdram.h	1142;"	d
BF_DRAM_CTL12_TWR_INT	regsdram.h	1131;"	d
BF_DRAM_CTL13_APREBIT	regsdram.h	1230;"	d
BF_DRAM_CTL13_CASLAT_LIN	regsdram.h	1219;"	d
BF_DRAM_CTL13_CASLAT_LIN_GATE	regsdram.h	1208;"	d
BF_DRAM_CTL13_TWTR	regsdram.h	1241;"	d
BF_DRAM_CTL14_CS_MAP	regsdram.h	1325;"	d
BF_DRAM_CTL14_INITAREF	regsdram.h	1314;"	d
BF_DRAM_CTL14_LOWPOWER_REFRESH_ENABLE	regsdram.h	1303;"	d
BF_DRAM_CTL14_MAX_COL_REG	regsdram.h	1296;"	d
BF_DRAM_CTL15_MAX_ROW_REG	regsdram.h	1409;"	d
BF_DRAM_CTL15_PORT_BUSY	regsdram.h	1402;"	d
BF_DRAM_CTL15_TDAL	regsdram.h	1391;"	d
BF_DRAM_CTL15_TRP	regsdram.h	1380;"	d
BF_DRAM_CTL16_INT_ACK	regsdram.h	1493;"	d
BF_DRAM_CTL16_LOWPOWER_AUTO_ENABLE	regsdram.h	1482;"	d
BF_DRAM_CTL16_LOWPOWER_CONTROL	regsdram.h	1471;"	d
BF_DRAM_CTL16_TMRD	regsdram.h	1460;"	d
BF_DRAM_CTL17_DLL_INCREMENT	regsdram.h	1567;"	d
BF_DRAM_CTL17_DLL_LOCK	regsdram.h	1560;"	d
BF_DRAM_CTL17_DLL_START_POINT	regsdram.h	1546;"	d
BF_DRAM_CTL17_DLL_START_POINT	regsdram.h	1548;"	d
BF_DRAM_CTL17_TRC	regsdram.h	1578;"	d
BF_DRAM_CTL18_DLL_DQS_DELAY_0	regsdram.h	1644;"	d
BF_DRAM_CTL18_DLL_DQS_DELAY_1	regsdram.h	1633;"	d
BF_DRAM_CTL18_INT_MASK	regsdram.h	1662;"	d
BF_DRAM_CTL18_INT_STATUS	regsdram.h	1655;"	d
BF_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_0	regsdram.h	1751;"	d
BF_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_1	regsdram.h	1740;"	d
BF_DRAM_CTL19_DQS_OUT_SHIFT	regsdram.h	1729;"	d
BF_DRAM_CTL19_DQS_OUT_SHIFT_BYPASS	regsdram.h	1715;"	d
BF_DRAM_CTL19_DQS_OUT_SHIFT_BYPASS	regsdram.h	1717;"	d
BF_DRAM_CTL20_TRAS_MIN	regsdram.h	1818;"	d
BF_DRAM_CTL20_TRCD_INT	regsdram.h	1804;"	d
BF_DRAM_CTL20_TRCD_INT	regsdram.h	1806;"	d
BF_DRAM_CTL20_WR_DQS_SHIFT	regsdram.h	1840;"	d
BF_DRAM_CTL20_WR_DQS_SHIFT_BYPASS	regsdram.h	1829;"	d
BF_DRAM_CTL21_OUT_OF_RANGE_LENGTH	regsdram.h	1891;"	d
BF_DRAM_CTL21_TRFC	regsdram.h	1898;"	d
BF_DRAM_CTL22_AHB0_RDCNT	regsdram.h	1960;"	d
BF_DRAM_CTL22_AHB0_WRCNT	regsdram.h	1949;"	d
BF_DRAM_CTL23_AHB1_RDCNT	regsdram.h	2022;"	d
BF_DRAM_CTL23_AHB1_WRCNT	regsdram.h	2011;"	d
BF_DRAM_CTL24_AHB2_RDCNT	regsdram.h	2084;"	d
BF_DRAM_CTL24_AHB2_WRCNT	regsdram.h	2073;"	d
BF_DRAM_CTL25_AHB3_RDCNT	regsdram.h	2146;"	d
BF_DRAM_CTL25_AHB3_WRCNT	regsdram.h	2135;"	d
BF_DRAM_CTL26_TREF	regsdram.h	2196;"	d
BF_DRAM_CTL29_LOWPOWER_EXTERNAL_CNT	regsdram.h	2326;"	d
BF_DRAM_CTL29_LOWPOWER_INTERNAL_CNT	regsdram.h	2312;"	d
BF_DRAM_CTL29_LOWPOWER_INTERNAL_CNT	regsdram.h	2314;"	d
BF_DRAM_CTL30_LOWPOWER_POWER_DOWN_CNT	regsdram.h	2390;"	d
BF_DRAM_CTL30_LOWPOWER_REFRESH_HOLD	regsdram.h	2376;"	d
BF_DRAM_CTL30_LOWPOWER_REFRESH_HOLD	regsdram.h	2378;"	d
BF_DRAM_CTL31_LOWPOWER_SELF_REFRESH_CNT	regsdram.h	2454;"	d
BF_DRAM_CTL31_TDLL	regsdram.h	2440;"	d
BF_DRAM_CTL31_TDLL	regsdram.h	2442;"	d
BF_DRAM_CTL32_TRAS_MAX	regsdram.h	2518;"	d
BF_DRAM_CTL32_TXSNR	regsdram.h	2504;"	d
BF_DRAM_CTL32_TXSNR	regsdram.h	2506;"	d
BF_DRAM_CTL33_TXSR	regsdram.h	2578;"	d
BF_DRAM_CTL33_VERSION	regsdram.h	2568;"	d
BF_DRAM_CTL33_VERSION	regsdram.h	2570;"	d
BF_DRAM_CTL34_TINIT	regsdram.h	2627;"	d
BF_DRAM_CTL35_OUT_OF_RANGE_ADDR	regsdram.h	2672;"	d
BF_DRAM_CTL36_ACTIVE_AGING	regsdram.h	2756;"	d
BF_DRAM_CTL36_BUS_SHARE_ENABLE	regsdram.h	2745;"	d
BF_DRAM_CTL36_ENABLE_QUICK_SREFRESH	regsdram.h	2734;"	d
BF_DRAM_CTL36_PWRUP_SREFRESH_EXIT	regsdram.h	2723;"	d
BF_DRAM_CTL37_BUS_SHARE_TIMEOUT	regsdram.h	2808;"	d
BF_DRAM_CTL37_TREF_ENABLE	regsdram.h	2819;"	d
BF_DRAM_CTL38_EMRS1_DATA	regsdram.h	2881;"	d
BF_DRAM_CTL38_EMRS2_DATA_0	regsdram.h	2870;"	d
BF_DRAM_CTL39_EMRS2_DATA_1	regsdram.h	2943;"	d
BF_DRAM_CTL39_EMRS2_DATA_2	regsdram.h	2932;"	d
BF_DRAM_CTL40_EMRS2_DATA_3	regsdram.h	3008;"	d
BF_DRAM_CTL40_TPDEX	regsdram.h	2994;"	d
BF_DRAM_CTL40_TPDEX	regsdram.h	2996;"	d
BF_EMI_CTRL_ARB_MODE	regsemi.h	195;"	d
BF_EMI_CTRL_AXI_DEPTH	regsemi.h	157;"	d
BF_EMI_CTRL_CE_SELECT	regsemi.h	301;"	d
BF_EMI_CTRL_CLKGATE	regsemi.h	124;"	d
BF_EMI_CTRL_DLL_RESET	regsemi.h	184;"	d
BF_EMI_CTRL_DLL_SHIFT_RESET	regsemi.h	173;"	d
BF_EMI_CTRL_HIGH_PRIORITY_WRITE	regsemi.h	257;"	d
BF_EMI_CTRL_MEM_WIDTH	regsemi.h	268;"	d
BF_EMI_CTRL_PORT_PRIORITY_ORDER	regsemi.h	210;"	d
BF_EMI_CTRL_PRIORITY_WRITE_ITER	regsemi.h	246;"	d
BF_EMI_CTRL_RESET_OUT	regsemi.h	290;"	d
BF_EMI_CTRL_SFTRST	regsemi.h	110;"	d
BF_EMI_CTRL_SFTRST	regsemi.h	112;"	d
BF_EMI_CTRL_TRAP_INIT	regsemi.h	146;"	d
BF_EMI_CTRL_TRAP_SR	regsemi.h	135;"	d
BF_EMI_CTRL_WRITE_PROTECT	regsemi.h	279;"	d
BF_EMI_DDR_TEST_MODE_CSR_DONE	regsemi.h	534;"	d
BF_EMI_DDR_TEST_MODE_CSR_START	regsemi.h	541;"	d
BF_EMI_DDR_TEST_MODE_STATUS0_ADDR0	regsemi.h	627;"	d
BF_EMI_DDR_TEST_MODE_STATUS1_ADDR1	regsemi.h	668;"	d
BF_EMI_DDR_TEST_MODE_STATUS2_DATA0	regsemi.h	709;"	d
BF_EMI_DDR_TEST_MODE_STATUS2_DATA0	regsemi.h	711;"	d
BF_EMI_DDR_TEST_MODE_STATUS3_DATA1	regsemi.h	753;"	d
BF_EMI_DDR_TEST_MODE_STATUS3_DATA1	regsemi.h	755;"	d
BF_EMI_DEBUG_NOR_STATE	regsemi.h	586;"	d
BF_EMI_STAT_DRAM_HALTED	regsemi.h	381;"	d
BF_EMI_STAT_DRAM_PRESENT	regsemi.h	357;"	d
BF_EMI_STAT_DRAM_PRESENT	regsemi.h	359;"	d
BF_EMI_STAT_LARGE_DRAM_ENABLED	regsemi.h	374;"	d
BF_EMI_STAT_NOR_BUSY	regsemi.h	391;"	d
BF_EMI_STAT_NOR_PRESENT	regsemi.h	367;"	d
BF_EMI_TIME_TAS	regsemi.h	481;"	d
BF_EMI_TIME_TDH	regsemi.h	459;"	d
BF_EMI_TIME_TDS	regsemi.h	470;"	d
BF_EMI_TIME_THZ	regsemi.h	448;"	d
BF_EMI_VERSION_MAJOR	regsemi.h	799;"	d
BF_EMI_VERSION_MAJOR	regsemi.h	801;"	d
BF_EMI_VERSION_MINOR	regsemi.h	809;"	d
BF_EMI_VERSION_STEP	regsemi.h	816;"	d
BF_LRADC_CH6_ACCUMULATE	regslradc.h	1213;"	d
BF_LRADC_CH6_NUM_SAMPLES	regslradc.h	1224;"	d
BF_LRADC_CH6_TOGGLE	regslradc.h	1199;"	d
BF_LRADC_CH6_TOGGLE	regslradc.h	1201;"	d
BF_LRADC_CH6_VALUE	regslradc.h	1235;"	d
BF_LRADC_CH7_ACCUMULATE	regslradc.h	1313;"	d
BF_LRADC_CH7_NUM_SAMPLES	regslradc.h	1324;"	d
BF_LRADC_CH7_TESTMODE_TOGGLE	regslradc.h	1306;"	d
BF_LRADC_CH7_TOGGLE	regslradc.h	1292;"	d
BF_LRADC_CH7_TOGGLE	regslradc.h	1294;"	d
BF_LRADC_CH7_VALUE	regslradc.h	1335;"	d
BF_LRADC_CHn_ACCUMULATE	regslradc.h	1120;"	d
BF_LRADC_CHn_NUM_SAMPLES	regslradc.h	1131;"	d
BF_LRADC_CHn_TOGGLE	regslradc.h	1106;"	d
BF_LRADC_CHn_TOGGLE	regslradc.h	1108;"	d
BF_LRADC_CHn_VALUE	regslradc.h	1142;"	d
BF_LRADC_CONVERSION_AUTOMATIC	regslradc.h	1656;"	d
BF_LRADC_CONVERSION_SCALED_BATT_VOLTAGE	regslradc.h	1686;"	d
BF_LRADC_CONVERSION_SCALE_FACTOR	regslradc.h	1670;"	d
BF_LRADC_CTRL0_CLKGATE	regslradc.h	117;"	d
BF_LRADC_CTRL0_ONCHIP_GROUNDREF	regslradc.h	128;"	d
BF_LRADC_CTRL0_SCHEDULE	regslradc.h	212;"	d
BF_LRADC_CTRL0_SFTRST	regslradc.h	103;"	d
BF_LRADC_CTRL0_SFTRST	regslradc.h	105;"	d
BF_LRADC_CTRL0_TOUCH_DETECT_ENABLE	regslradc.h	142;"	d
BF_LRADC_CTRL0_XMINUS_ENABLE	regslradc.h	170;"	d
BF_LRADC_CTRL0_XPLUS_ENABLE	regslradc.h	198;"	d
BF_LRADC_CTRL0_YMINUS_ENABLE	regslradc.h	156;"	d
BF_LRADC_CTRL0_YPLUS_ENABLE	regslradc.h	184;"	d
BF_LRADC_CTRL1_LRADC0_IRQ	regslradc.h	520;"	d
BF_LRADC_CTRL1_LRADC0_IRQ_EN	regslradc.h	394;"	d
BF_LRADC_CTRL1_LRADC1_IRQ	regslradc.h	506;"	d
BF_LRADC_CTRL1_LRADC1_IRQ_EN	regslradc.h	380;"	d
BF_LRADC_CTRL1_LRADC2_IRQ	regslradc.h	492;"	d
BF_LRADC_CTRL1_LRADC2_IRQ_EN	regslradc.h	366;"	d
BF_LRADC_CTRL1_LRADC3_IRQ	regslradc.h	478;"	d
BF_LRADC_CTRL1_LRADC3_IRQ_EN	regslradc.h	352;"	d
BF_LRADC_CTRL1_LRADC4_IRQ	regslradc.h	464;"	d
BF_LRADC_CTRL1_LRADC4_IRQ_EN	regslradc.h	338;"	d
BF_LRADC_CTRL1_LRADC5_IRQ	regslradc.h	450;"	d
BF_LRADC_CTRL1_LRADC5_IRQ_EN	regslradc.h	324;"	d
BF_LRADC_CTRL1_LRADC6_IRQ	regslradc.h	436;"	d
BF_LRADC_CTRL1_LRADC6_IRQ_EN	regslradc.h	310;"	d
BF_LRADC_CTRL1_LRADC7_IRQ	regslradc.h	422;"	d
BF_LRADC_CTRL1_LRADC7_IRQ_EN	regslradc.h	296;"	d
BF_LRADC_CTRL1_TOUCH_DETECT_IRQ	regslradc.h	408;"	d
BF_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN	regslradc.h	282;"	d
BF_LRADC_CTRL2_BL_AMP_BYPASS	regslradc.h	602;"	d
BF_LRADC_CTRL2_BL_BRIGHTNESS	regslradc.h	638;"	d
BF_LRADC_CTRL2_BL_ENABLE	regslradc.h	616;"	d
BF_LRADC_CTRL2_BL_MUX_SELECT	regslradc.h	627;"	d
BF_LRADC_CTRL2_DIVIDE_BY_TWO	regslradc.h	588;"	d
BF_LRADC_CTRL2_DIVIDE_BY_TWO	regslradc.h	590;"	d
BF_LRADC_CTRL2_EXT_EN0	regslradc.h	677;"	d
BF_LRADC_CTRL2_EXT_EN1	regslradc.h	663;"	d
BF_LRADC_CTRL2_TEMPSENSE_PWD	regslradc.h	649;"	d
BF_LRADC_CTRL2_TEMP_ISRC0	regslradc.h	744;"	d
BF_LRADC_CTRL2_TEMP_ISRC1	regslradc.h	716;"	d
BF_LRADC_CTRL2_TEMP_SENSOR_IENABLE0	regslradc.h	702;"	d
BF_LRADC_CTRL2_TEMP_SENSOR_IENABLE1	regslradc.h	688;"	d
BF_LRADC_CTRL3_CYCLE_TIME	regslradc.h	866;"	d
BF_LRADC_CTRL3_DELAY_CLOCK	regslradc.h	898;"	d
BF_LRADC_CTRL3_DISCARD	regslradc.h	823;"	d
BF_LRADC_CTRL3_FORCE_ANALOG_PWDN	regslradc.h	852;"	d
BF_LRADC_CTRL3_FORCE_ANALOG_PWUP	regslradc.h	838;"	d
BF_LRADC_CTRL3_HIGH_TIME	regslradc.h	882;"	d
BF_LRADC_CTRL3_INVERT_CLOCK	regslradc.h	912;"	d
BF_LRADC_CTRL4_LRADC0SELECT	regslradc.h	1944;"	d
BF_LRADC_CTRL4_LRADC1SELECT	regslradc.h	1916;"	d
BF_LRADC_CTRL4_LRADC2SELECT	regslradc.h	1888;"	d
BF_LRADC_CTRL4_LRADC3SELECT	regslradc.h	1860;"	d
BF_LRADC_CTRL4_LRADC4SELECT	regslradc.h	1832;"	d
BF_LRADC_CTRL4_LRADC5SELECT	regslradc.h	1804;"	d
BF_LRADC_CTRL4_LRADC6SELECT	regslradc.h	1776;"	d
BF_LRADC_CTRL4_LRADC7SELECT	regslradc.h	1745;"	d
BF_LRADC_CTRL4_LRADC7SELECT	regslradc.h	1747;"	d
BF_LRADC_DEBUG0_READONLY	regslradc.h	1487;"	d
BF_LRADC_DEBUG0_READONLY	regslradc.h	1489;"	d
BF_LRADC_DEBUG0_STATE	regslradc.h	1497;"	d
BF_LRADC_DEBUG1_REQUEST	regslradc.h	1551;"	d
BF_LRADC_DEBUG1_TESTMODE	regslradc.h	1597;"	d
BF_LRADC_DEBUG1_TESTMODE5	regslradc.h	1583;"	d
BF_LRADC_DEBUG1_TESTMODE6	regslradc.h	1569;"	d
BF_LRADC_DEBUG1_TESTMODE_COUNT	regslradc.h	1558;"	d
BF_LRADC_DELAYn_DELAY	regslradc.h	1440;"	d
BF_LRADC_DELAYn_KICK	regslradc.h	1407;"	d
BF_LRADC_DELAYn_LOOP_COUNT	regslradc.h	1429;"	d
BF_LRADC_DELAYn_TRIGGER_DELAYS	regslradc.h	1418;"	d
BF_LRADC_DELAYn_TRIGGER_LRADCS	regslradc.h	1393;"	d
BF_LRADC_DELAYn_TRIGGER_LRADCS	regslradc.h	1395;"	d
BF_LRADC_STATUS_CHANNEL0_PRESENT	regslradc.h	1042;"	d
BF_LRADC_STATUS_CHANNEL1_PRESENT	regslradc.h	1035;"	d
BF_LRADC_STATUS_CHANNEL2_PRESENT	regslradc.h	1028;"	d
BF_LRADC_STATUS_CHANNEL3_PRESENT	regslradc.h	1021;"	d
BF_LRADC_STATUS_CHANNEL4_PRESENT	regslradc.h	1014;"	d
BF_LRADC_STATUS_CHANNEL5_PRESENT	regslradc.h	1007;"	d
BF_LRADC_STATUS_CHANNEL6_PRESENT	regslradc.h	1000;"	d
BF_LRADC_STATUS_CHANNEL7_PRESENT	regslradc.h	993;"	d
BF_LRADC_STATUS_TEMP0_PRESENT	regslradc.h	979;"	d
BF_LRADC_STATUS_TEMP1_PRESENT	regslradc.h	972;"	d
BF_LRADC_STATUS_TOUCH_DETECT_RAW	regslradc.h	1049;"	d
BF_LRADC_STATUS_TOUCH_PANEL_PRESENT	regslradc.h	986;"	d
BF_LRADC_VERSION_MAJOR	regslradc.h	2008;"	d
BF_LRADC_VERSION_MAJOR	regslradc.h	2010;"	d
BF_LRADC_VERSION_MINOR	regslradc.h	2018;"	d
BF_LRADC_VERSION_STEP	regslradc.h	2025;"	d
BF_OCOTP_CRYPTOn_BITS	regsocotp.h	299;"	d
BF_OCOTP_CRYPTOn_BITS	regsocotp.h	301;"	d
BF_OCOTP_CTRL_ADDR	regsocotp.h	156;"	d
BF_OCOTP_CTRL_BUSY	regsocotp.h	149;"	d
BF_OCOTP_CTRL_ERROR	regsocotp.h	138;"	d
BF_OCOTP_CTRL_RD_BANK_OPEN	regsocotp.h	127;"	d
BF_OCOTP_CTRL_RELOAD_SHADOWS	regsocotp.h	116;"	d
BF_OCOTP_CTRL_WR_UNLOCK	regsocotp.h	100;"	d
BF_OCOTP_CTRL_WR_UNLOCK	regsocotp.h	102;"	d
BF_OCOTP_CUSTCAP_BITS	regsocotp.h	452;"	d
BF_OCOTP_CUSTCAP_BITS	regsocotp.h	454;"	d
BF_OCOTP_CUSTn_BITS	regsocotp.h	254;"	d
BF_OCOTP_CUSTn_BITS	regsocotp.h	256;"	d
BF_OCOTP_DATA_DATA	regsocotp.h	205;"	d
BF_OCOTP_DATA_DATA	regsocotp.h	207;"	d
BF_OCOTP_HWCAPn_BITS	regsocotp.h	348;"	d
BF_OCOTP_HWCAPn_BITS	regsocotp.h	350;"	d
BF_OCOTP_LOCK_CRYPTODCP	regsocotp.h	684;"	d
BF_OCOTP_LOCK_CRYPTODCP_ALT	regsocotp.h	593;"	d
BF_OCOTP_LOCK_CRYPTOKEY	regsocotp.h	691;"	d
BF_OCOTP_LOCK_CRYPTOKEY_ALT	regsocotp.h	600;"	d
BF_OCOTP_LOCK_CUST0	regsocotp.h	719;"	d
BF_OCOTP_LOCK_CUST1	regsocotp.h	712;"	d
BF_OCOTP_LOCK_CUST2	regsocotp.h	705;"	d
BF_OCOTP_LOCK_CUST3	regsocotp.h	698;"	d
BF_OCOTP_LOCK_CUSTCAP	regsocotp.h	656;"	d
BF_OCOTP_LOCK_CUSTCAP_SHADOW	regsocotp.h	670;"	d
BF_OCOTP_LOCK_HWSW	regsocotp.h	663;"	d
BF_OCOTP_LOCK_HWSW_SHADOW	regsocotp.h	677;"	d
BF_OCOTP_LOCK_HWSW_SHADOW_ALT	regsocotp.h	586;"	d
BF_OCOTP_LOCK_OPS	regsocotp.h	614;"	d
BF_OCOTP_LOCK_PIN	regsocotp.h	607;"	d
BF_OCOTP_LOCK_ROM0	regsocotp.h	579;"	d
BF_OCOTP_LOCK_ROM1	regsocotp.h	572;"	d
BF_OCOTP_LOCK_ROM2	regsocotp.h	565;"	d
BF_OCOTP_LOCK_ROM3	regsocotp.h	558;"	d
BF_OCOTP_LOCK_ROM4	regsocotp.h	551;"	d
BF_OCOTP_LOCK_ROM5	regsocotp.h	544;"	d
BF_OCOTP_LOCK_ROM6	regsocotp.h	537;"	d
BF_OCOTP_LOCK_ROM7	regsocotp.h	527;"	d
BF_OCOTP_LOCK_ROM7	regsocotp.h	529;"	d
BF_OCOTP_LOCK_ROM_SHADOW	regsocotp.h	649;"	d
BF_OCOTP_LOCK_UN0	regsocotp.h	635;"	d
BF_OCOTP_LOCK_UN1	regsocotp.h	628;"	d
BF_OCOTP_LOCK_UN2	regsocotp.h	621;"	d
BF_OCOTP_LOCK_UNALLOCATED	regsocotp.h	642;"	d
BF_OCOTP_OPSn_BITS	regsocotp.h	761;"	d
BF_OCOTP_OPSn_BITS	regsocotp.h	763;"	d
BF_OCOTP_ROMn_BITS	regsocotp.h	855;"	d
BF_OCOTP_ROMn_BITS	regsocotp.h	857;"	d
BF_OCOTP_SWCAP_BITS	regsocotp.h	400;"	d
BF_OCOTP_SWCAP_BITS	regsocotp.h	402;"	d
BF_OCOTP_UNn_BITS	regsocotp.h	806;"	d
BF_OCOTP_UNn_BITS	regsocotp.h	808;"	d
BF_OCOTP_VERSION_MAJOR	regsocotp.h	905;"	d
BF_OCOTP_VERSION_MAJOR	regsocotp.h	907;"	d
BF_OCOTP_VERSION_MINOR	regsocotp.h	915;"	d
BF_OCOTP_VERSION_STEP	regsocotp.h	922;"	d
BF_PINCTRL_CTRL_CLKGATE	regspinctrl.h	113;"	d
BF_PINCTRL_CTRL_IRQOUT0	regspinctrl.h	166;"	d
BF_PINCTRL_CTRL_IRQOUT1	regspinctrl.h	159;"	d
BF_PINCTRL_CTRL_IRQOUT2	regspinctrl.h	152;"	d
BF_PINCTRL_CTRL_PRESENT0	regspinctrl.h	145;"	d
BF_PINCTRL_CTRL_PRESENT1	regspinctrl.h	138;"	d
BF_PINCTRL_CTRL_PRESENT2	regspinctrl.h	131;"	d
BF_PINCTRL_CTRL_PRESENT3	regspinctrl.h	124;"	d
BF_PINCTRL_CTRL_SFTRST	regspinctrl.h	101;"	d
BF_PINCTRL_CTRL_SFTRST	regspinctrl.h	99;"	d
BF_PINCTRL_DIN0_DIN	regspinctrl.h	5554;"	d
BF_PINCTRL_DIN0_DIN	regspinctrl.h	5556;"	d
BF_PINCTRL_DIN1_DIN	regspinctrl.h	5598;"	d
BF_PINCTRL_DIN2_DIN	regspinctrl.h	5639;"	d
BF_PINCTRL_DIN2_DIN	regspinctrl.h	5641;"	d
BF_PINCTRL_DOE0_DOE	regspinctrl.h	5690;"	d
BF_PINCTRL_DOE0_DOE	regspinctrl.h	5692;"	d
BF_PINCTRL_DOE1_DOE	regspinctrl.h	5745;"	d
BF_PINCTRL_DOE2_DOE	regspinctrl.h	5797;"	d
BF_PINCTRL_DOE2_DOE	regspinctrl.h	5799;"	d
BF_PINCTRL_DOUT0_DOUT	regspinctrl.h	5399;"	d
BF_PINCTRL_DOUT0_DOUT	regspinctrl.h	5401;"	d
BF_PINCTRL_DOUT1_DOUT	regspinctrl.h	5454;"	d
BF_PINCTRL_DOUT2_DOUT	regspinctrl.h	5506;"	d
BF_PINCTRL_DOUT2_DOUT	regspinctrl.h	5508;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN00_MA	regspinctrl.h	2047;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN01_MA	regspinctrl.h	2036;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN02_MA	regspinctrl.h	2025;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN03_MA	regspinctrl.h	2014;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN04_MA	regspinctrl.h	2003;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN05_MA	regspinctrl.h	1992;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN06_MA	regspinctrl.h	1981;"	d
BF_PINCTRL_DRIVE0_BANK0_PIN07_MA	regspinctrl.h	1970;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN16_MA	regspinctrl.h	3645;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN16_V	regspinctrl.h	3634;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN17_MA	regspinctrl.h	3623;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN17_V	regspinctrl.h	3612;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN18_MA	regspinctrl.h	3601;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN18_V	regspinctrl.h	3590;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN19_MA	regspinctrl.h	3579;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN19_V	regspinctrl.h	3568;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN20_MA	regspinctrl.h	3557;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN20_V	regspinctrl.h	3546;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN21_MA	regspinctrl.h	3535;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN21_V	regspinctrl.h	3524;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN22_MA	regspinctrl.h	3513;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN22_V	regspinctrl.h	3502;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN23_MA	regspinctrl.h	3491;"	d
BF_PINCTRL_DRIVE10_BANK2_PIN23_V	regspinctrl.h	3480;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN24_MA	regspinctrl.h	3860;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN24_V	regspinctrl.h	3849;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN25_MA	regspinctrl.h	3838;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN25_V	regspinctrl.h	3827;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN26_MA	regspinctrl.h	3816;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN26_V	regspinctrl.h	3805;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN27_MA	regspinctrl.h	3794;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN28_MA	regspinctrl.h	3783;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN29_MA	regspinctrl.h	3772;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN29_V	regspinctrl.h	3761;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN30_MA	regspinctrl.h	3750;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN30_V	regspinctrl.h	3739;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN31_MA	regspinctrl.h	3728;"	d
BF_PINCTRL_DRIVE11_BANK2_PIN31_V	regspinctrl.h	3717;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN00_MA	regspinctrl.h	4099;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN00_V	regspinctrl.h	4088;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN01_MA	regspinctrl.h	4077;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN01_V	regspinctrl.h	4066;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN02_MA	regspinctrl.h	4055;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN02_V	regspinctrl.h	4044;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN03_MA	regspinctrl.h	4033;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN03_V	regspinctrl.h	4022;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN04_MA	regspinctrl.h	4011;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN04_V	regspinctrl.h	4000;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN05_MA	regspinctrl.h	3989;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN05_V	regspinctrl.h	3978;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN06_MA	regspinctrl.h	3967;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN06_V	regspinctrl.h	3956;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN07_MA	regspinctrl.h	3945;"	d
BF_PINCTRL_DRIVE12_BANK3_PIN07_V	regspinctrl.h	3934;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN08_MA	regspinctrl.h	4338;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN08_V	regspinctrl.h	4327;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN09_MA	regspinctrl.h	4316;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN09_V	regspinctrl.h	4305;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN10_MA	regspinctrl.h	4294;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN10_V	regspinctrl.h	4283;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN11_MA	regspinctrl.h	4272;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN11_V	regspinctrl.h	4261;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN12_MA	regspinctrl.h	4250;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN12_V	regspinctrl.h	4239;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN13_MA	regspinctrl.h	4228;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN13_V	regspinctrl.h	4217;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN14_MA	regspinctrl.h	4206;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN14_V	regspinctrl.h	4195;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN15_MA	regspinctrl.h	4184;"	d
BF_PINCTRL_DRIVE13_BANK3_PIN15_V	regspinctrl.h	4173;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN16_MA	regspinctrl.h	4528;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN16_V	regspinctrl.h	4517;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN17_MA	regspinctrl.h	4506;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN17_V	regspinctrl.h	4495;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN18_MA	regspinctrl.h	4484;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN18_V	regspinctrl.h	4473;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN19_MA	regspinctrl.h	4462;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN19_V	regspinctrl.h	4451;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN20_MA	regspinctrl.h	4440;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN20_V	regspinctrl.h	4429;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN21_MA	regspinctrl.h	4418;"	d
BF_PINCTRL_DRIVE14_BANK3_PIN21_V	regspinctrl.h	4407;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN08_MA	regspinctrl.h	2190;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN09_MA	regspinctrl.h	2179;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN10_MA	regspinctrl.h	2168;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN11_MA	regspinctrl.h	2157;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN12_MA	regspinctrl.h	2146;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN13_MA	regspinctrl.h	2135;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN14_MA	regspinctrl.h	2124;"	d
BF_PINCTRL_DRIVE1_BANK0_PIN15_MA	regspinctrl.h	2113;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN16_MA	regspinctrl.h	2333;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN17_MA	regspinctrl.h	2322;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN18_MA	regspinctrl.h	2311;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN19_MA	regspinctrl.h	2300;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN20_MA	regspinctrl.h	2289;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN21_MA	regspinctrl.h	2278;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN22_MA	regspinctrl.h	2267;"	d
BF_PINCTRL_DRIVE2_BANK0_PIN23_MA	regspinctrl.h	2256;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN24_MA	regspinctrl.h	2476;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN25_MA	regspinctrl.h	2465;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN26_MA	regspinctrl.h	2454;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN27_MA	regspinctrl.h	2443;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN28_MA	regspinctrl.h	2432;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN29_MA	regspinctrl.h	2421;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN30_MA	regspinctrl.h	2410;"	d
BF_PINCTRL_DRIVE3_BANK0_PIN31_MA	regspinctrl.h	2399;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN00_MA	regspinctrl.h	2619;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN01_MA	regspinctrl.h	2608;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN02_MA	regspinctrl.h	2597;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN03_MA	regspinctrl.h	2586;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN04_MA	regspinctrl.h	2575;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN05_MA	regspinctrl.h	2564;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN06_MA	regspinctrl.h	2553;"	d
BF_PINCTRL_DRIVE4_BANK1_PIN07_MA	regspinctrl.h	2542;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN08_MA	regspinctrl.h	2762;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN09_MA	regspinctrl.h	2751;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN10_MA	regspinctrl.h	2740;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN11_MA	regspinctrl.h	2729;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN12_MA	regspinctrl.h	2718;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN13_MA	regspinctrl.h	2707;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN14_MA	regspinctrl.h	2696;"	d
BF_PINCTRL_DRIVE5_BANK1_PIN15_MA	regspinctrl.h	2685;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN16_MA	regspinctrl.h	2905;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN17_MA	regspinctrl.h	2894;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN18_MA	regspinctrl.h	2883;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN19_MA	regspinctrl.h	2872;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN20_MA	regspinctrl.h	2861;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN21_MA	regspinctrl.h	2850;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN22_MA	regspinctrl.h	2839;"	d
BF_PINCTRL_DRIVE6_BANK1_PIN23_MA	regspinctrl.h	2828;"	d
BF_PINCTRL_DRIVE7_BANK1_PIN24_MA	regspinctrl.h	3036;"	d
BF_PINCTRL_DRIVE7_BANK1_PIN25_MA	regspinctrl.h	3025;"	d
BF_PINCTRL_DRIVE7_BANK1_PIN26_MA	regspinctrl.h	3014;"	d
BF_PINCTRL_DRIVE7_BANK1_PIN27_MA	regspinctrl.h	3003;"	d
BF_PINCTRL_DRIVE7_BANK1_PIN28_MA	regspinctrl.h	2992;"	d
BF_PINCTRL_DRIVE7_BANK1_PIN29_MA	regspinctrl.h	2981;"	d
BF_PINCTRL_DRIVE7_BANK1_PIN30_MA	regspinctrl.h	2970;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN00_MA	regspinctrl.h	3179;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN01_MA	regspinctrl.h	3168;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN02_MA	regspinctrl.h	3157;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN03_MA	regspinctrl.h	3146;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN04_MA	regspinctrl.h	3135;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN05_MA	regspinctrl.h	3124;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN06_MA	regspinctrl.h	3113;"	d
BF_PINCTRL_DRIVE8_BANK2_PIN07_MA	regspinctrl.h	3102;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN08_MA	regspinctrl.h	3406;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN09_MA	regspinctrl.h	3395;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN09_V	regspinctrl.h	3384;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN10_MA	regspinctrl.h	3373;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN10_V	regspinctrl.h	3362;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN11_MA	regspinctrl.h	3351;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN11_V	regspinctrl.h	3340;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN12_MA	regspinctrl.h	3329;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN12_V	regspinctrl.h	3318;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN13_MA	regspinctrl.h	3307;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN13_V	regspinctrl.h	3296;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN14_MA	regspinctrl.h	3285;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN14_V	regspinctrl.h	3274;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN15_MA	regspinctrl.h	3263;"	d
BF_PINCTRL_DRIVE9_BANK2_PIN15_V	regspinctrl.h	3252;"	d
BF_PINCTRL_IRQEN0_IRQEN	regspinctrl.h	6014;"	d
BF_PINCTRL_IRQEN0_IRQEN	regspinctrl.h	6016;"	d
BF_PINCTRL_IRQEN1_IRQEN	regspinctrl.h	6069;"	d
BF_PINCTRL_IRQEN2_IRQEN	regspinctrl.h	6121;"	d
BF_PINCTRL_IRQEN2_IRQEN	regspinctrl.h	6123;"	d
BF_PINCTRL_IRQLEVEL0_IRQLEVEL	regspinctrl.h	6176;"	d
BF_PINCTRL_IRQLEVEL0_IRQLEVEL	regspinctrl.h	6178;"	d
BF_PINCTRL_IRQLEVEL1_IRQLEVEL	regspinctrl.h	6231;"	d
BF_PINCTRL_IRQLEVEL2_IRQLEVEL	regspinctrl.h	6283;"	d
BF_PINCTRL_IRQLEVEL2_IRQLEVEL	regspinctrl.h	6285;"	d
BF_PINCTRL_IRQPOL0_IRQPOL	regspinctrl.h	6338;"	d
BF_PINCTRL_IRQPOL0_IRQPOL	regspinctrl.h	6340;"	d
BF_PINCTRL_IRQPOL1_IRQPOL	regspinctrl.h	6393;"	d
BF_PINCTRL_IRQPOL2_IRQPOL	regspinctrl.h	6445;"	d
BF_PINCTRL_IRQPOL2_IRQPOL	regspinctrl.h	6447;"	d
BF_PINCTRL_IRQSTAT0_IRQSTAT	regspinctrl.h	6500;"	d
BF_PINCTRL_IRQSTAT0_IRQSTAT	regspinctrl.h	6502;"	d
BF_PINCTRL_IRQSTAT1_IRQSTAT	regspinctrl.h	6555;"	d
BF_PINCTRL_IRQSTAT2_IRQSTAT	regspinctrl.h	6607;"	d
BF_PINCTRL_IRQSTAT2_IRQSTAT	regspinctrl.h	6609;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN00	regspinctrl.h	397;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN01	regspinctrl.h	386;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN02	regspinctrl.h	375;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN03	regspinctrl.h	364;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN04	regspinctrl.h	353;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN05	regspinctrl.h	342;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN06	regspinctrl.h	331;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN07	regspinctrl.h	320;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN08	regspinctrl.h	309;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN09	regspinctrl.h	298;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN10	regspinctrl.h	287;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN11	regspinctrl.h	276;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN12	regspinctrl.h	265;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN13	regspinctrl.h	254;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN14	regspinctrl.h	243;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN15	regspinctrl.h	229;"	d
BF_PINCTRL_MUXSEL0_BANK0_PIN15	regspinctrl.h	231;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN16	regspinctrl.h	632;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN17	regspinctrl.h	621;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN18	regspinctrl.h	610;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN19	regspinctrl.h	599;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN20	regspinctrl.h	588;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN21	regspinctrl.h	577;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN22	regspinctrl.h	566;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN23	regspinctrl.h	555;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN24	regspinctrl.h	544;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN25	regspinctrl.h	533;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN26	regspinctrl.h	522;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN27	regspinctrl.h	511;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN28	regspinctrl.h	500;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN29	regspinctrl.h	489;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN30	regspinctrl.h	478;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN31	regspinctrl.h	464;"	d
BF_PINCTRL_MUXSEL1_BANK0_PIN31	regspinctrl.h	466;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN00	regspinctrl.h	867;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN01	regspinctrl.h	856;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN02	regspinctrl.h	845;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN03	regspinctrl.h	834;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN04	regspinctrl.h	823;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN05	regspinctrl.h	812;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN06	regspinctrl.h	801;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN07	regspinctrl.h	790;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN08	regspinctrl.h	779;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN09	regspinctrl.h	768;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN10	regspinctrl.h	757;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN11	regspinctrl.h	746;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN12	regspinctrl.h	735;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN13	regspinctrl.h	724;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN14	regspinctrl.h	713;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN15	regspinctrl.h	699;"	d
BF_PINCTRL_MUXSEL2_BANK1_PIN15	regspinctrl.h	701;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN16	regspinctrl.h	1087;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN17	regspinctrl.h	1076;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN18	regspinctrl.h	1065;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN19	regspinctrl.h	1054;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN20	regspinctrl.h	1043;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN21	regspinctrl.h	1032;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN22	regspinctrl.h	1021;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN23	regspinctrl.h	1010;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN24	regspinctrl.h	999;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN25	regspinctrl.h	988;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN26	regspinctrl.h	977;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN27	regspinctrl.h	966;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN28	regspinctrl.h	955;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN29	regspinctrl.h	944;"	d
BF_PINCTRL_MUXSEL3_BANK1_PIN30	regspinctrl.h	933;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN00	regspinctrl.h	1322;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN01	regspinctrl.h	1311;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN02	regspinctrl.h	1300;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN03	regspinctrl.h	1289;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN04	regspinctrl.h	1278;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN05	regspinctrl.h	1267;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN06	regspinctrl.h	1256;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN07	regspinctrl.h	1245;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN08	regspinctrl.h	1234;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN09	regspinctrl.h	1223;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN10	regspinctrl.h	1212;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN11	regspinctrl.h	1201;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN12	regspinctrl.h	1190;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN13	regspinctrl.h	1179;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN14	regspinctrl.h	1168;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN15	regspinctrl.h	1154;"	d
BF_PINCTRL_MUXSEL4_BANK2_PIN15	regspinctrl.h	1156;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN16	regspinctrl.h	1557;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN17	regspinctrl.h	1546;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN18	regspinctrl.h	1535;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN19	regspinctrl.h	1524;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN20	regspinctrl.h	1513;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN21	regspinctrl.h	1502;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN22	regspinctrl.h	1491;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN23	regspinctrl.h	1480;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN24	regspinctrl.h	1469;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN25	regspinctrl.h	1458;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN26	regspinctrl.h	1447;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN27	regspinctrl.h	1436;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN28	regspinctrl.h	1425;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN29	regspinctrl.h	1414;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN30	regspinctrl.h	1403;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN31	regspinctrl.h	1389;"	d
BF_PINCTRL_MUXSEL5_BANK2_PIN31	regspinctrl.h	1391;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN00	regspinctrl.h	1792;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN01	regspinctrl.h	1781;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN02	regspinctrl.h	1770;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN03	regspinctrl.h	1759;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN04	regspinctrl.h	1748;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN05	regspinctrl.h	1737;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN06	regspinctrl.h	1726;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN07	regspinctrl.h	1715;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN08	regspinctrl.h	1704;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN09	regspinctrl.h	1693;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN10	regspinctrl.h	1682;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN11	regspinctrl.h	1671;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN12	regspinctrl.h	1660;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN13	regspinctrl.h	1649;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN14	regspinctrl.h	1638;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN15	regspinctrl.h	1624;"	d
BF_PINCTRL_MUXSEL6_BANK3_PIN15	regspinctrl.h	1626;"	d
BF_PINCTRL_MUXSEL7_BANK3_PIN16	regspinctrl.h	1904;"	d
BF_PINCTRL_MUXSEL7_BANK3_PIN17	regspinctrl.h	1893;"	d
BF_PINCTRL_MUXSEL7_BANK3_PIN18	regspinctrl.h	1882;"	d
BF_PINCTRL_MUXSEL7_BANK3_PIN19	regspinctrl.h	1871;"	d
BF_PINCTRL_MUXSEL7_BANK3_PIN20	regspinctrl.h	1860;"	d
BF_PINCTRL_MUXSEL7_BANK3_PIN21	regspinctrl.h	1849;"	d
BF_PINCTRL_PIN2IRQ0_PIN2IRQ	regspinctrl.h	5852;"	d
BF_PINCTRL_PIN2IRQ0_PIN2IRQ	regspinctrl.h	5854;"	d
BF_PINCTRL_PIN2IRQ1_PIN2IRQ	regspinctrl.h	5907;"	d
BF_PINCTRL_PIN2IRQ2_PIN2IRQ	regspinctrl.h	5959;"	d
BF_PINCTRL_PIN2IRQ2_PIN2IRQ	regspinctrl.h	5961;"	d
BF_PINCTRL_PULL0_BANK0_PIN00	regspinctrl.h	4862;"	d
BF_PINCTRL_PULL0_BANK0_PIN01	regspinctrl.h	4851;"	d
BF_PINCTRL_PULL0_BANK0_PIN02	regspinctrl.h	4840;"	d
BF_PINCTRL_PULL0_BANK0_PIN03	regspinctrl.h	4829;"	d
BF_PINCTRL_PULL0_BANK0_PIN04	regspinctrl.h	4818;"	d
BF_PINCTRL_PULL0_BANK0_PIN05	regspinctrl.h	4807;"	d
BF_PINCTRL_PULL0_BANK0_PIN06	regspinctrl.h	4796;"	d
BF_PINCTRL_PULL0_BANK0_PIN07	regspinctrl.h	4785;"	d
BF_PINCTRL_PULL0_BANK0_PIN08	regspinctrl.h	4774;"	d
BF_PINCTRL_PULL0_BANK0_PIN09	regspinctrl.h	4763;"	d
BF_PINCTRL_PULL0_BANK0_PIN10	regspinctrl.h	4752;"	d
BF_PINCTRL_PULL0_BANK0_PIN11	regspinctrl.h	4741;"	d
BF_PINCTRL_PULL0_BANK0_PIN15	regspinctrl.h	4730;"	d
BF_PINCTRL_PULL0_BANK0_PIN18	regspinctrl.h	4719;"	d
BF_PINCTRL_PULL0_BANK0_PIN19	regspinctrl.h	4708;"	d
BF_PINCTRL_PULL0_BANK0_PIN20	regspinctrl.h	4697;"	d
BF_PINCTRL_PULL0_BANK0_PIN21	regspinctrl.h	4686;"	d
BF_PINCTRL_PULL0_BANK0_PIN22	regspinctrl.h	4675;"	d
BF_PINCTRL_PULL0_BANK0_PIN26	regspinctrl.h	4664;"	d
BF_PINCTRL_PULL0_BANK0_PIN27	regspinctrl.h	4653;"	d
BF_PINCTRL_PULL0_BANK0_PIN28	regspinctrl.h	4642;"	d
BF_PINCTRL_PULL0_BANK0_PIN29	regspinctrl.h	4631;"	d
BF_PINCTRL_PULL0_BANK0_PIN30	regspinctrl.h	4620;"	d
BF_PINCTRL_PULL0_BANK0_PIN31	regspinctrl.h	4606;"	d
BF_PINCTRL_PULL0_BANK0_PIN31	regspinctrl.h	4608;"	d
BF_PINCTRL_PULL1_BANK1_PIN18	regspinctrl.h	4941;"	d
BF_PINCTRL_PULL1_BANK1_PIN22	regspinctrl.h	4930;"	d
BF_PINCTRL_PULL1_BANK1_PIN28	regspinctrl.h	4919;"	d
BF_PINCTRL_PULL2_BANK2_PIN00	regspinctrl.h	5091;"	d
BF_PINCTRL_PULL2_BANK2_PIN01	regspinctrl.h	5080;"	d
BF_PINCTRL_PULL2_BANK2_PIN02	regspinctrl.h	5069;"	d
BF_PINCTRL_PULL2_BANK2_PIN03	regspinctrl.h	5058;"	d
BF_PINCTRL_PULL2_BANK2_PIN04	regspinctrl.h	5047;"	d
BF_PINCTRL_PULL2_BANK2_PIN05	regspinctrl.h	5036;"	d
BF_PINCTRL_PULL2_BANK2_PIN08	regspinctrl.h	5025;"	d
BF_PINCTRL_PULL2_BANK2_PIN27	regspinctrl.h	5014;"	d
BF_PINCTRL_PULL2_BANK2_PIN28	regspinctrl.h	5003;"	d
BF_PINCTRL_PULL3_BANK3_PIN00	regspinctrl.h	5347;"	d
BF_PINCTRL_PULL3_BANK3_PIN01	regspinctrl.h	5336;"	d
BF_PINCTRL_PULL3_BANK3_PIN02	regspinctrl.h	5325;"	d
BF_PINCTRL_PULL3_BANK3_PIN03	regspinctrl.h	5314;"	d
BF_PINCTRL_PULL3_BANK3_PIN04	regspinctrl.h	5303;"	d
BF_PINCTRL_PULL3_BANK3_PIN05	regspinctrl.h	5292;"	d
BF_PINCTRL_PULL3_BANK3_PIN06	regspinctrl.h	5281;"	d
BF_PINCTRL_PULL3_BANK3_PIN07	regspinctrl.h	5270;"	d
BF_PINCTRL_PULL3_BANK3_PIN08	regspinctrl.h	5259;"	d
BF_PINCTRL_PULL3_BANK3_PIN09	regspinctrl.h	5248;"	d
BF_PINCTRL_PULL3_BANK3_PIN10	regspinctrl.h	5237;"	d
BF_PINCTRL_PULL3_BANK3_PIN11	regspinctrl.h	5226;"	d
BF_PINCTRL_PULL3_BANK3_PIN12	regspinctrl.h	5215;"	d
BF_PINCTRL_PULL3_BANK3_PIN13	regspinctrl.h	5204;"	d
BF_PINCTRL_PULL3_BANK3_PIN14	regspinctrl.h	5193;"	d
BF_PINCTRL_PULL3_BANK3_PIN15	regspinctrl.h	5182;"	d
BF_PINCTRL_PULL3_BANK3_PIN16	regspinctrl.h	5171;"	d
BF_PINCTRL_PULL3_BANK3_PIN17	regspinctrl.h	5160;"	d
BF_POWER_5VCTRL_CHARGE_4P2_ILIMIT	regspower.h	504;"	d
BF_POWER_5VCTRL_DCDC_XFER	regspower.h	548;"	d
BF_POWER_5VCTRL_ENABLE_DCDC	regspower.h	603;"	d
BF_POWER_5VCTRL_ENABLE_LINREG_ILIMIT	regspower.h	537;"	d
BF_POWER_5VCTRL_HEADROOM_ADJ	regspower.h	482;"	d
BF_POWER_5VCTRL_ILIMIT_EQ_ZERO	regspower.h	581;"	d
BF_POWER_5VCTRL_PWDN_5VBRNOUT	regspower.h	526;"	d
BF_POWER_5VCTRL_PWD_CHARGE_4P2	regspower.h	493;"	d
BF_POWER_5VCTRL_PWRUP_VBUS_CMPS	regspower.h	592;"	d
BF_POWER_5VCTRL_VBUSDROOP_TRSH	regspower.h	471;"	d
BF_POWER_5VCTRL_VBUSVALID_5VDETECT	regspower.h	559;"	d
BF_POWER_5VCTRL_VBUSVALID_TO_B	regspower.h	570;"	d
BF_POWER_5VCTRL_VBUSVALID_TRSH	regspower.h	515;"	d
BF_POWER_BATTMONITOR_BATT_VAL	regspower.h	2278;"	d
BF_POWER_BATTMONITOR_BRWNOUT_LVL	regspower.h	2322;"	d
BF_POWER_BATTMONITOR_BRWNOUT_PWD	regspower.h	2311;"	d
BF_POWER_BATTMONITOR_EN_BATADJ	regspower.h	2289;"	d
BF_POWER_BATTMONITOR_PWDN_BATTBRNOUT	regspower.h	2300;"	d
BF_POWER_CHARGE_ADJ_VOLT	regspower.h	887;"	d
BF_POWER_CHARGE_BATTCHRG_I	regspower.h	986;"	d
BF_POWER_CHARGE_CHRG_STS_OFF	regspower.h	942;"	d
BF_POWER_CHARGE_ENABLE_CHARGER_RESISTORS	regspower.h	920;"	d
BF_POWER_CHARGE_ENABLE_FAULT_DETECT	regspower.h	931;"	d
BF_POWER_CHARGE_ENABLE_LOAD	regspower.h	909;"	d
BF_POWER_CHARGE_PWD_BATTCHRG	regspower.h	964;"	d
BF_POWER_CHARGE_RSRVD3	regspower.h	898;"	d
BF_POWER_CHARGE_STOP_ILIMIT	regspower.h	975;"	d
BF_POWER_CHARGE_USE_EXTERN_R	regspower.h	953;"	d
BF_POWER_CTRL_BATT_BO_IRQ	regspower.h	260;"	d
BF_POWER_CTRL_CLKGATE	regspower.h	117;"	d
BF_POWER_CTRL_DCDC4P2_BO_IRQ	regspower.h	139;"	d
BF_POWER_CTRL_DC_OK_IRQ	regspower.h	238;"	d
BF_POWER_CTRL_ENIRQBATT_BO	regspower.h	271;"	d
BF_POWER_CTRL_ENIRQ_DCDC4P2_BO	regspower.h	150;"	d
BF_POWER_CTRL_ENIRQ_DC_OK	regspower.h	249;"	d
BF_POWER_CTRL_ENIRQ_PSWITCH	regspower.h	216;"	d
BF_POWER_CTRL_ENIRQ_VBUS_VALID	regspower.h	370;"	d
BF_POWER_CTRL_ENIRQ_VDD5V_DROOP	regspower.h	172;"	d
BF_POWER_CTRL_ENIRQ_VDD5V_GT_VDDIO	regspower.h	403;"	d
BF_POWER_CTRL_ENIRQ_VDDA_BO	regspower.h	315;"	d
BF_POWER_CTRL_ENIRQ_VDDD_BO	regspower.h	337;"	d
BF_POWER_CTRL_ENIRQ_VDDIO_BO	regspower.h	293;"	d
BF_POWER_CTRL_POLARITY_DC_OK	regspower.h	227;"	d
BF_POWER_CTRL_POLARITY_PSWITCH	regspower.h	205;"	d
BF_POWER_CTRL_POLARITY_VBUSVALID	regspower.h	348;"	d
BF_POWER_CTRL_POLARITY_VDD5V_GT_VDDIO	regspower.h	381;"	d
BF_POWER_CTRL_PSWITCH_IRQ	regspower.h	183;"	d
BF_POWER_CTRL_PSWITCH_IRQ_SRC	regspower.h	194;"	d
BF_POWER_CTRL_PSWITCH_MID_TRAN	regspower.h	128;"	d
BF_POWER_CTRL_VBUSVALID_IRQ	regspower.h	359;"	d
BF_POWER_CTRL_VDD5V_DROOP_IRQ	regspower.h	161;"	d
BF_POWER_CTRL_VDD5V_GT_VDDIO_IRQ	regspower.h	392;"	d
BF_POWER_CTRL_VDDA_BO_IRQ	regspower.h	304;"	d
BF_POWER_CTRL_VDDD_BO_IRQ	regspower.h	326;"	d
BF_POWER_CTRL_VDDIO_BO_IRQ	regspower.h	282;"	d
BF_POWER_DCDC4P2_BO	regspower.h	1602;"	d
BF_POWER_DCDC4P2_CMPTRIP	regspower.h	1613;"	d
BF_POWER_DCDC4P2_DROPOUT_CTRL	regspower.h	1522;"	d
BF_POWER_DCDC4P2_DROPOUT_CTRL	regspower.h	1524;"	d
BF_POWER_DCDC4P2_ENABLE_4P2	regspower.h	1547;"	d
BF_POWER_DCDC4P2_ENABLE_DCDC	regspower.h	1558;"	d
BF_POWER_DCDC4P2_HYST_DIR	regspower.h	1569;"	d
BF_POWER_DCDC4P2_HYST_THRESH	regspower.h	1580;"	d
BF_POWER_DCDC4P2_ISTEAL_THRESH	regspower.h	1536;"	d
BF_POWER_DCDC4P2_TRG	regspower.h	1591;"	d
BF_POWER_DCLIMITS_NEGLIMIT	regspower.h	1773;"	d
BF_POWER_DCLIMITS_POSLIMIT_BUCK	regspower.h	1762;"	d
BF_POWER_DEBUG_AVALIDPIOLOCK	regspower.h	2470;"	d
BF_POWER_DEBUG_BVALIDPIOLOCK	regspower.h	2481;"	d
BF_POWER_DEBUG_SESSENDPIOLOCK	regspower.h	2492;"	d
BF_POWER_DEBUG_VBUSVALIDPIOLOCK	regspower.h	2459;"	d
BF_POWER_LOOPCTRL_CM_HYST_THRESH	regspower.h	1881;"	d
BF_POWER_LOOPCTRL_DC_C	regspower.h	1947;"	d
BF_POWER_LOOPCTRL_DC_FF	regspower.h	1925;"	d
BF_POWER_LOOPCTRL_DC_R	regspower.h	1936;"	d
BF_POWER_LOOPCTRL_DF_HYST_THRESH	regspower.h	1892;"	d
BF_POWER_LOOPCTRL_EN_CM_HYST	regspower.h	1859;"	d
BF_POWER_LOOPCTRL_EN_DF_HYST	regspower.h	1870;"	d
BF_POWER_LOOPCTRL_EN_RCSCALE	regspower.h	1914;"	d
BF_POWER_LOOPCTRL_HYST_SIGN	regspower.h	1848;"	d
BF_POWER_LOOPCTRL_RCSCALE_THRESH	regspower.h	1903;"	d
BF_POWER_LOOPCTRL_TOGGLE_DIF	regspower.h	1837;"	d
BF_POWER_MINPWR_DC_HALFCLK	regspower.h	823;"	d
BF_POWER_MINPWR_DC_STOPCLK	regspower.h	801;"	d
BF_POWER_MINPWR_DOUBLE_FETS	regspower.h	757;"	d
BF_POWER_MINPWR_ENABLE_OSC	regspower.h	724;"	d
BF_POWER_MINPWR_EN_DC_PFM	regspower.h	812;"	d
BF_POWER_MINPWR_HALF_FETS	regspower.h	768;"	d
BF_POWER_MINPWR_LESSANA_I	regspower.h	779;"	d
BF_POWER_MINPWR_LOWPWR_4P2	regspower.h	669;"	d
BF_POWER_MINPWR_PWD_ANA_CMPS	regspower.h	713;"	d
BF_POWER_MINPWR_PWD_BO	regspower.h	691;"	d
BF_POWER_MINPWR_PWD_XTAL24	regspower.h	790;"	d
BF_POWER_MINPWR_SELECT_OSC	regspower.h	735;"	d
BF_POWER_MINPWR_USE_VDDXTAL_VBG	regspower.h	702;"	d
BF_POWER_MINPWR_VBG_OFF	regspower.h	746;"	d
BF_POWER_MINPWR_VDAC_DUMP_CTRL	regspower.h	680;"	d
BF_POWER_MISC_DELAY_TIMING	regspower.h	1688;"	d
BF_POWER_MISC_FREQSEL	regspower.h	1666;"	d
BF_POWER_MISC_RSRVD1	regspower.h	1677;"	d
BF_POWER_MISC_SEL_PLLCLK	regspower.h	1710;"	d
BF_POWER_MISC_TEST	regspower.h	1699;"	d
BF_POWER_RESET_PWD	regspower.h	2404;"	d
BF_POWER_RESET_PWD_OFF	regspower.h	2393;"	d
BF_POWER_RESET_UNLOCK	regspower.h	2377;"	d
BF_POWER_RESET_UNLOCK	regspower.h	2379;"	d
BF_POWER_SPECIAL_TEST	regspower.h	2544;"	d
BF_POWER_SPECIAL_TEST	regspower.h	2546;"	d
BF_POWER_SPEED_CTRL	regspower.h	2223;"	d
BF_POWER_SPEED_STATUS	regspower.h	2216;"	d
BF_POWER_STS_AVALID	regspower.h	2129;"	d
BF_POWER_STS_AVALID_STATUS	regspower.h	2031;"	d
BF_POWER_STS_BATT_BO	regspower.h	2059;"	d
BF_POWER_STS_BVALID	regspower.h	2140;"	d
BF_POWER_STS_BVALID_STATUS	regspower.h	2038;"	d
BF_POWER_STS_CHRGSTS	regspower.h	2073;"	d
BF_POWER_STS_DCDC_4P2_BO	regspower.h	2080;"	d
BF_POWER_STS_DC_OK	regspower.h	2087;"	d
BF_POWER_STS_PSWITCH	regspower.h	2024;"	d
BF_POWER_STS_PWRUP_SOURCE	regspower.h	2017;"	d
BF_POWER_STS_SESSEND	regspower.h	2162;"	d
BF_POWER_STS_SESSEND_STATUS	regspower.h	2052;"	d
BF_POWER_STS_VBUSVALID	regspower.h	2151;"	d
BF_POWER_STS_VBUSVALID_STATUS	regspower.h	2045;"	d
BF_POWER_STS_VDD5V_DROOP	regspower.h	2122;"	d
BF_POWER_STS_VDD5V_FAULT	regspower.h	2066;"	d
BF_POWER_STS_VDD5V_GT_VDDIO	regspower.h	2115;"	d
BF_POWER_STS_VDDA_BO	regspower.h	2101;"	d
BF_POWER_STS_VDDD_BO	regspower.h	2108;"	d
BF_POWER_STS_VDDIO_BO	regspower.h	2094;"	d
BF_POWER_VDDACTRL_BO_OFFSET	regspower.h	1239;"	d
BF_POWER_VDDACTRL_DISABLE_FET	regspower.h	1217;"	d
BF_POWER_VDDACTRL_DISABLE_STEPPING	regspower.h	1195;"	d
BF_POWER_VDDACTRL_ENABLE_LINREG	regspower.h	1206;"	d
BF_POWER_VDDACTRL_LINREG_OFFSET	regspower.h	1228;"	d
BF_POWER_VDDACTRL_PWDN_BRNOUT	regspower.h	1184;"	d
BF_POWER_VDDACTRL_TRG	regspower.h	1250;"	d
BF_POWER_VDDDCTRL_ADJTN	regspower.h	1046;"	d
BF_POWER_VDDDCTRL_ADJTN	regspower.h	1048;"	d
BF_POWER_VDDDCTRL_BO_OFFSET	regspower.h	1115;"	d
BF_POWER_VDDDCTRL_DISABLE_FET	regspower.h	1093;"	d
BF_POWER_VDDDCTRL_DISABLE_STEPPING	regspower.h	1071;"	d
BF_POWER_VDDDCTRL_ENABLE_LINREG	regspower.h	1082;"	d
BF_POWER_VDDDCTRL_LINREG_OFFSET	regspower.h	1104;"	d
BF_POWER_VDDDCTRL_PWDN_BRNOUT	regspower.h	1060;"	d
BF_POWER_VDDDCTRL_TRG	regspower.h	1126;"	d
BF_POWER_VDDIOCTRL_ADJTN	regspower.h	1309;"	d
BF_POWER_VDDIOCTRL_BO_OFFSET	regspower.h	1364;"	d
BF_POWER_VDDIOCTRL_DISABLE_FET	regspower.h	1342;"	d
BF_POWER_VDDIOCTRL_DISABLE_STEPPING	regspower.h	1331;"	d
BF_POWER_VDDIOCTRL_LINREG_OFFSET	regspower.h	1353;"	d
BF_POWER_VDDIOCTRL_PWDN_BRNOUT	regspower.h	1320;"	d
BF_POWER_VDDIOCTRL_TRG	regspower.h	1375;"	d
BF_POWER_VDDMEMCTRL_ENABLE_ILIMIT	regspower.h	1439;"	d
BF_POWER_VDDMEMCTRL_ENABLE_LINREG	regspower.h	1450;"	d
BF_POWER_VDDMEMCTRL_PULLDOWN_ACTIVE	regspower.h	1428;"	d
BF_POWER_VDDMEMCTRL_TRG	regspower.h	1461;"	d
BF_POWER_VERSION_MAJOR	regspower.h	2594;"	d
BF_POWER_VERSION_MAJOR	regspower.h	2596;"	d
BF_POWER_VERSION_MINOR	regspower.h	2604;"	d
BF_POWER_VERSION_STEP	regspower.h	2611;"	d
BF_RD	soc_macros.h	78;"	d
BF_RDn	soc_macros.h	185;"	d
BF_SET	soc_macros.h	67;"	d
BF_SETV	soc_macros.h	71;"	d
BF_SETVn	soc_macros.h	178;"	d
BF_SETn	soc_macros.h	174;"	d
BF_TOG	soc_macros.h	69;"	d
BF_TOGV	soc_macros.h	73;"	d
BF_TOGVn	soc_macros.h	180;"	d
BF_TOGn	soc_macros.h	176;"	d
BF_UARTDBGCR_CTSEN	regsuartdbg.h	750;"	d
BF_UARTDBGCR_DTR	regsuartdbg.h	805;"	d
BF_UARTDBGCR_LBE	regsuartdbg.h	838;"	d
BF_UARTDBGCR_OUT1	regsuartdbg.h	783;"	d
BF_UARTDBGCR_OUT2	regsuartdbg.h	772;"	d
BF_UARTDBGCR_RESERVED	regsuartdbg.h	849;"	d
BF_UARTDBGCR_RTS	regsuartdbg.h	794;"	d
BF_UARTDBGCR_RTSEN	regsuartdbg.h	761;"	d
BF_UARTDBGCR_RXE	regsuartdbg.h	816;"	d
BF_UARTDBGCR_SIREN	regsuartdbg.h	867;"	d
BF_UARTDBGCR_SIRLP	regsuartdbg.h	856;"	d
BF_UARTDBGCR_TXE	regsuartdbg.h	827;"	d
BF_UARTDBGCR_UARTEN	regsuartdbg.h	878;"	d
BF_UARTDBGCR_UNAVAILABLE	regsuartdbg.h	740;"	d
BF_UARTDBGCR_UNAVAILABLE	regsuartdbg.h	742;"	d
BF_UARTDBGDMACR_DMAONERR	regsuartdbg.h	1741;"	d
BF_UARTDBGDMACR_RESERVED	regsuartdbg.h	1734;"	d
BF_UARTDBGDMACR_RXDMAE	regsuartdbg.h	1763;"	d
BF_UARTDBGDMACR_TXDMAE	regsuartdbg.h	1752;"	d
BF_UARTDBGDMACR_UNAVAILABLE	regsuartdbg.h	1724;"	d
BF_UARTDBGDMACR_UNAVAILABLE	regsuartdbg.h	1726;"	d
BF_UARTDBGDR_BE	regsuartdbg.h	92;"	d
BF_UARTDBGDR_DATA	regsuartdbg.h	113;"	d
BF_UARTDBGDR_FE	regsuartdbg.h	106;"	d
BF_UARTDBGDR_OE	regsuartdbg.h	85;"	d
BF_UARTDBGDR_PE	regsuartdbg.h	99;"	d
BF_UARTDBGDR_RESERVED	regsuartdbg.h	78;"	d
BF_UARTDBGDR_UNAVAILABLE	regsuartdbg.h	68;"	d
BF_UARTDBGDR_UNAVAILABLE	regsuartdbg.h	70;"	d
BF_UARTDBGFBRD_BAUD_DIVFRAC	regsuartdbg.h	533;"	d
BF_UARTDBGFBRD_RESERVED	regsuartdbg.h	526;"	d
BF_UARTDBGFBRD_UNAVAILABLE	regsuartdbg.h	516;"	d
BF_UARTDBGFBRD_UNAVAILABLE	regsuartdbg.h	518;"	d
BF_UARTDBGFR_BUSY	regsuartdbg.h	328;"	d
BF_UARTDBGFR_CTS	regsuartdbg.h	349;"	d
BF_UARTDBGFR_DCD	regsuartdbg.h	335;"	d
BF_UARTDBGFR_DSR	regsuartdbg.h	342;"	d
BF_UARTDBGFR_RESERVED	regsuartdbg.h	286;"	d
BF_UARTDBGFR_RI	regsuartdbg.h	293;"	d
BF_UARTDBGFR_RXFE	regsuartdbg.h	321;"	d
BF_UARTDBGFR_RXFF	regsuartdbg.h	307;"	d
BF_UARTDBGFR_TXFE	regsuartdbg.h	300;"	d
BF_UARTDBGFR_TXFF	regsuartdbg.h	314;"	d
BF_UARTDBGFR_UNAVAILABLE	regsuartdbg.h	276;"	d
BF_UARTDBGFR_UNAVAILABLE	regsuartdbg.h	278;"	d
BF_UARTDBGIBRD_BAUD_DIVINT	regsuartdbg.h	465;"	d
BF_UARTDBGIBRD_UNAVAILABLE	regsuartdbg.h	455;"	d
BF_UARTDBGIBRD_UNAVAILABLE	regsuartdbg.h	457;"	d
BF_UARTDBGICR_BEIC	regsuartdbg.h	1533;"	d
BF_UARTDBGICR_CTSMIC	regsuartdbg.h	1621;"	d
BF_UARTDBGICR_DCDMIC	regsuartdbg.h	1610;"	d
BF_UARTDBGICR_DSRMIC	regsuartdbg.h	1599;"	d
BF_UARTDBGICR_FEIC	regsuartdbg.h	1555;"	d
BF_UARTDBGICR_OEIC	regsuartdbg.h	1522;"	d
BF_UARTDBGICR_PEIC	regsuartdbg.h	1544;"	d
BF_UARTDBGICR_RESERVED	regsuartdbg.h	1515;"	d
BF_UARTDBGICR_RIMIC	regsuartdbg.h	1632;"	d
BF_UARTDBGICR_RTIC	regsuartdbg.h	1566;"	d
BF_UARTDBGICR_RXIC	regsuartdbg.h	1588;"	d
BF_UARTDBGICR_TXIC	regsuartdbg.h	1577;"	d
BF_UARTDBGICR_UNAVAILABLE	regsuartdbg.h	1505;"	d
BF_UARTDBGICR_UNAVAILABLE	regsuartdbg.h	1507;"	d
BF_UARTDBGIFLS_RESERVED	regsuartdbg.h	940;"	d
BF_UARTDBGIFLS_RXIFLSEL	regsuartdbg.h	947;"	d
BF_UARTDBGIFLS_TXIFLSEL	regsuartdbg.h	967;"	d
BF_UARTDBGIFLS_UNAVAILABLE	regsuartdbg.h	930;"	d
BF_UARTDBGIFLS_UNAVAILABLE	regsuartdbg.h	932;"	d
BF_UARTDBGILPR_ILPDVSR	regsuartdbg.h	405;"	d
BF_UARTDBGILPR_UNAVAILABLE	regsuartdbg.h	395;"	d
BF_UARTDBGILPR_UNAVAILABLE	regsuartdbg.h	397;"	d
BF_UARTDBGIMSC_BEIM	regsuartdbg.h	1065;"	d
BF_UARTDBGIMSC_CTSMIM	regsuartdbg.h	1153;"	d
BF_UARTDBGIMSC_DCDMIM	regsuartdbg.h	1142;"	d
BF_UARTDBGIMSC_DSRMIM	regsuartdbg.h	1131;"	d
BF_UARTDBGIMSC_FEIM	regsuartdbg.h	1087;"	d
BF_UARTDBGIMSC_OEIM	regsuartdbg.h	1054;"	d
BF_UARTDBGIMSC_PEIM	regsuartdbg.h	1076;"	d
BF_UARTDBGIMSC_RESERVED	regsuartdbg.h	1047;"	d
BF_UARTDBGIMSC_RIMIM	regsuartdbg.h	1164;"	d
BF_UARTDBGIMSC_RTIM	regsuartdbg.h	1098;"	d
BF_UARTDBGIMSC_RXIM	regsuartdbg.h	1120;"	d
BF_UARTDBGIMSC_TXIM	regsuartdbg.h	1109;"	d
BF_UARTDBGIMSC_UNAVAILABLE	regsuartdbg.h	1037;"	d
BF_UARTDBGIMSC_UNAVAILABLE	regsuartdbg.h	1039;"	d
BF_UARTDBGLCR_H_BRK	regsuartdbg.h	678;"	d
BF_UARTDBGLCR_H_EPS	regsuartdbg.h	656;"	d
BF_UARTDBGLCR_H_FEN	regsuartdbg.h	634;"	d
BF_UARTDBGLCR_H_PEN	regsuartdbg.h	667;"	d
BF_UARTDBGLCR_H_RESERVED	regsuartdbg.h	599;"	d
BF_UARTDBGLCR_H_SPS	regsuartdbg.h	606;"	d
BF_UARTDBGLCR_H_STP2	regsuartdbg.h	645;"	d
BF_UARTDBGLCR_H_UNAVAILABLE	regsuartdbg.h	589;"	d
BF_UARTDBGLCR_H_UNAVAILABLE	regsuartdbg.h	591;"	d
BF_UARTDBGLCR_H_WLEN	regsuartdbg.h	617;"	d
BF_UARTDBGMIS_BEMIS	regsuartdbg.h	1385;"	d
BF_UARTDBGMIS_CTSMMIS	regsuartdbg.h	1441;"	d
BF_UARTDBGMIS_DCDMMIS	regsuartdbg.h	1434;"	d
BF_UARTDBGMIS_DSRMMIS	regsuartdbg.h	1427;"	d
BF_UARTDBGMIS_FEMIS	regsuartdbg.h	1399;"	d
BF_UARTDBGMIS_OEMIS	regsuartdbg.h	1378;"	d
BF_UARTDBGMIS_PEMIS	regsuartdbg.h	1392;"	d
BF_UARTDBGMIS_RESERVED	regsuartdbg.h	1371;"	d
BF_UARTDBGMIS_RIMMIS	regsuartdbg.h	1448;"	d
BF_UARTDBGMIS_RTMIS	regsuartdbg.h	1406;"	d
BF_UARTDBGMIS_RXMIS	regsuartdbg.h	1420;"	d
BF_UARTDBGMIS_TXMIS	regsuartdbg.h	1413;"	d
BF_UARTDBGMIS_UNAVAILABLE	regsuartdbg.h	1361;"	d
BF_UARTDBGMIS_UNAVAILABLE	regsuartdbg.h	1363;"	d
BF_UARTDBGRIS_BERIS	regsuartdbg.h	1245;"	d
BF_UARTDBGRIS_CTSRMIS	regsuartdbg.h	1301;"	d
BF_UARTDBGRIS_DCDRMIS	regsuartdbg.h	1294;"	d
BF_UARTDBGRIS_DSRRMIS	regsuartdbg.h	1287;"	d
BF_UARTDBGRIS_FERIS	regsuartdbg.h	1259;"	d
BF_UARTDBGRIS_OERIS	regsuartdbg.h	1238;"	d
BF_UARTDBGRIS_PERIS	regsuartdbg.h	1252;"	d
BF_UARTDBGRIS_RESERVED	regsuartdbg.h	1231;"	d
BF_UARTDBGRIS_RIRMIS	regsuartdbg.h	1308;"	d
BF_UARTDBGRIS_RTRIS	regsuartdbg.h	1266;"	d
BF_UARTDBGRIS_RXRIS	regsuartdbg.h	1280;"	d
BF_UARTDBGRIS_TXRIS	regsuartdbg.h	1273;"	d
BF_UARTDBGRIS_UNAVAILABLE	regsuartdbg.h	1221;"	d
BF_UARTDBGRIS_UNAVAILABLE	regsuartdbg.h	1223;"	d
BF_UARTDBGRSR_ECR_BE	regsuartdbg.h	199;"	d
BF_UARTDBGRSR_ECR_EC	regsuartdbg.h	177;"	d
BF_UARTDBGRSR_ECR_FE	regsuartdbg.h	221;"	d
BF_UARTDBGRSR_ECR_OE	regsuartdbg.h	188;"	d
BF_UARTDBGRSR_ECR_PE	regsuartdbg.h	210;"	d
BF_UARTDBGRSR_ECR_UNAVAILABLE	regsuartdbg.h	167;"	d
BF_UARTDBGRSR_ECR_UNAVAILABLE	regsuartdbg.h	169;"	d
BF_USBPHY_CTRL_CLKGATE	regsusbphy.h	595;"	d
BF_USBPHY_CTRL_DATA_ON_LRADC	regsusbphy.h	624;"	d
BF_USBPHY_CTRL_DEVPLUGIN_IRQ	regsusbphy.h	635;"	d
BF_USBPHY_CTRL_DEVPLUGIN_POLARITY	regsusbphy.h	690;"	d
BF_USBPHY_CTRL_ENDEVPLUGINDETECT	regsusbphy.h	701;"	d
BF_USBPHY_CTRL_ENHOSTDISCONDETECT	regsusbphy.h	734;"	d
BF_USBPHY_CTRL_ENIRQDEVPLUGIN	regsusbphy.h	646;"	d
BF_USBPHY_CTRL_ENIRQHOSTDISCON	regsusbphy.h	723;"	d
BF_USBPHY_CTRL_ENIRQRESUMEDETECT	regsusbphy.h	668;"	d
BF_USBPHY_CTRL_ENOTGIDDETECT	regsusbphy.h	679;"	d
BF_USBPHY_CTRL_HOSTDISCONDETECT_IRQ	regsusbphy.h	712;"	d
BF_USBPHY_CTRL_HOST_FORCE_LS_SE0	regsusbphy.h	613;"	d
BF_USBPHY_CTRL_RESUME_IRQ	regsusbphy.h	657;"	d
BF_USBPHY_CTRL_SFTRST	regsusbphy.h	581;"	d
BF_USBPHY_CTRL_SFTRST	regsusbphy.h	583;"	d
BF_USBPHY_CTRL_UTMI_SUSPENDM	regsusbphy.h	606;"	d
BF_USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT	regsusbphy.h	1112;"	d
BF_USBPHY_DEBUG0_STATUS_SQUELCH_COUNT	regsusbphy.h	1095;"	d
BF_USBPHY_DEBUG0_STATUS_SQUELCH_COUNT	regsusbphy.h	1097;"	d
BF_USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT	regsusbphy.h	1105;"	d
BF_USBPHY_DEBUG1_DBG_ADDRESS	regsusbphy.h	1196;"	d
BF_USBPHY_DEBUG1_ENTAILADJVD	regsusbphy.h	1174;"	d
BF_USBPHY_DEBUG1_ENTX2TX	regsusbphy.h	1185;"	d
BF_USBPHY_DEBUG_CLKGATE	regsusbphy.h	928;"	d
BF_USBPHY_DEBUG_DEBUG_INTERFACE_HOLD	regsusbphy.h	1027;"	d
BF_USBPHY_DEBUG_ENHSTPULLDOWN	regsusbphy.h	1005;"	d
BF_USBPHY_DEBUG_ENSQUELCHRESET	regsusbphy.h	961;"	d
BF_USBPHY_DEBUG_ENTX2RXCOUNT	regsusbphy.h	983;"	d
BF_USBPHY_DEBUG_HOST_RESUME_DEBUG	regsusbphy.h	939;"	d
BF_USBPHY_DEBUG_HSTPULLDOWN	regsusbphy.h	1016;"	d
BF_USBPHY_DEBUG_OTGIDPIOLOCK	regsusbphy.h	1038;"	d
BF_USBPHY_DEBUG_SQUELCHRESETCOUNT	regsusbphy.h	972;"	d
BF_USBPHY_DEBUG_SQUELCHRESETLENGTH	regsusbphy.h	950;"	d
BF_USBPHY_DEBUG_TX2RXCOUNT	regsusbphy.h	994;"	d
BF_USBPHY_IP_ANALOG_TESTMODE	regsusbphy.h	1424;"	d
BF_USBPHY_IP_CP_SEL	regsusbphy.h	1386;"	d
BF_USBPHY_IP_DIV_SEL	regsusbphy.h	1354;"	d
BF_USBPHY_IP_EN_USB_CLKS	regsusbphy.h	1435;"	d
BF_USBPHY_IP_LFR_SEL	regsusbphy.h	1370;"	d
BF_USBPHY_IP_PLL_LOCKED	regsusbphy.h	1446;"	d
BF_USBPHY_IP_PLL_POWER	regsusbphy.h	1457;"	d
BF_USBPHY_IP_TSTI_TX_DM	regsusbphy.h	1413;"	d
BF_USBPHY_IP_TSTI_TX_DP	regsusbphy.h	1402;"	d
BF_USBPHY_PWD_RXPWD1PT1	regsusbphy.h	154;"	d
BF_USBPHY_PWD_RXPWDDIFF	regsusbphy.h	143;"	d
BF_USBPHY_PWD_RXPWDENV	regsusbphy.h	165;"	d
BF_USBPHY_PWD_RXPWDRX	regsusbphy.h	132;"	d
BF_USBPHY_PWD_TXPWDFS	regsusbphy.h	198;"	d
BF_USBPHY_PWD_TXPWDIBIAS	regsusbphy.h	187;"	d
BF_USBPHY_PWD_TXPWDV2I	regsusbphy.h	176;"	d
BF_USBPHY_RX_DISCONADJ	regsusbphy.h	442;"	d
BF_USBPHY_RX_ENVADJ	regsusbphy.h	453;"	d
BF_USBPHY_RX_RXDBYPASS	regsusbphy.h	431;"	d
BF_USBPHY_STATUS_DEVPLUGIN_STATUS	regsusbphy.h	819;"	d
BF_USBPHY_STATUS_HOSTDISCONDETECT_STATUS	regsusbphy.h	826;"	d
BF_USBPHY_STATUS_OTGID_STATUS	regsusbphy.h	808;"	d
BF_USBPHY_STATUS_RESUME_STATUS	regsusbphy.h	801;"	d
BF_USBPHY_TX_D_CAL	regsusbphy.h	358;"	d
BF_USBPHY_TX_TXCAL45DN	regsusbphy.h	347;"	d
BF_USBPHY_TX_TXCAL45DP	regsusbphy.h	325;"	d
BF_USBPHY_TX_TXENCAL45DN	regsusbphy.h	336;"	d
BF_USBPHY_TX_TXENCAL45DP	regsusbphy.h	314;"	d
BF_USBPHY_TX_USBPHY_TX_EDGECTRL	regsusbphy.h	281;"	d
BF_USBPHY_TX_USBPHY_TX_SYNC_INVERT	regsusbphy.h	292;"	d
BF_USBPHY_TX_USBPHY_TX_SYNC_MUX	regsusbphy.h	303;"	d
BF_USBPHY_VERSION_MAJOR	regsusbphy.h	1252;"	d
BF_USBPHY_VERSION_MAJOR	regsusbphy.h	1254;"	d
BF_USBPHY_VERSION_MINOR	regsusbphy.h	1262;"	d
BF_USBPHY_VERSION_STEP	regsusbphy.h	1269;"	d
BF_WR	soc_macros.h	79;"	d
BF_WRn	soc_macros.h	186;"	d
BFi_CLR	soc_macros.h	283;"	d
BFi_CLRV	soc_macros.h	287;"	d
BFi_CLRVn	soc_macros.h	391;"	d
BFi_CLRn	soc_macros.h	387;"	d
BFi_CS1	soc_macros.h	293;"	d
BFi_CS1n	soc_macros.h	397;"	d
BFi_CS2	soc_macros.h	297;"	d
BFi_CS2n	soc_macros.h	401;"	d
BFi_CS3	soc_macros.h	303;"	d
BFi_CS3n	soc_macros.h	407;"	d
BFi_CS4	soc_macros.h	311;"	d
BFi_CS4n	soc_macros.h	415;"	d
BFi_CS5	soc_macros.h	321;"	d
BFi_CS5n	soc_macros.h	425;"	d
BFi_CS6	soc_macros.h	333;"	d
BFi_CS6n	soc_macros.h	437;"	d
BFi_CS7	soc_macros.h	347;"	d
BFi_CS7n	soc_macros.h	451;"	d
BFi_CS8	soc_macros.h	363;"	d
BFi_CS8n	soc_macros.h	467;"	d
BFi_RD	soc_macros.h	290;"	d
BFi_RDn	soc_macros.h	394;"	d
BFi_SET	soc_macros.h	282;"	d
BFi_SETV	soc_macros.h	286;"	d
BFi_SETVn	soc_macros.h	390;"	d
BFi_SETn	soc_macros.h	386;"	d
BFi_TOG	soc_macros.h	284;"	d
BFi_TOGV	soc_macros.h	288;"	d
BFi_TOGVn	soc_macros.h	392;"	d
BFi_TOGn	soc_macros.h	388;"	d
BFi_WR	soc_macros.h	291;"	d
BFi_WRn	soc_macros.h	395;"	d
BIST_CLKEN	regsdigctl.h	/^        unsigned BIST_CLKEN        :  1;$/;"	m	struct:__anon79::__anon80
BIST_DATA_CHANGE	regsdigctl.h	/^        unsigned BIST_DATA_CHANGE  :  1;$/;"	m	struct:__anon79::__anon80
BIST_DEBUG_MODE	regsdigctl.h	/^        unsigned BIST_DEBUG_MODE   :  1;$/;"	m	struct:__anon79::__anon80
BITS	regsdigctl.h	/^        reg32_t BITS;$/;"	m	struct:__anon65::__anon66
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon290::__anon291
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon292::__anon293
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon294::__anon295
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon296::__anon297
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon298::__anon299
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon302::__anon303
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon304::__anon305
BITS	regsocotp.h	/^        reg32_t BITS;$/;"	m	struct:__anon306::__anon307
BL_AMP_BYPASS	regslradc.h	/^        unsigned BL_AMP_BYPASS         :  1;$/;"	m	struct:__anon262::__anon263
BL_BRIGHTNESS	regslradc.h	/^        unsigned BL_BRIGHTNESS         :  5;$/;"	m	struct:__anon262::__anon263
BL_ENABLE	regslradc.h	/^        unsigned BL_ENABLE             :  1;$/;"	m	struct:__anon262::__anon263
BL_MUX_SELECT	regslradc.h	/^        unsigned BL_MUX_SELECT         :  1;$/;"	m	struct:__anon262::__anon263
BM_CLKCTRL_CLKSEQ_BYPASS_CPU	regsclkctrl.h	1850;"	d
BM_CLKCTRL_CLKSEQ_BYPASS_EMI	regsclkctrl.h	1861;"	d
BM_CLKCTRL_CLKSEQ_BYPASS_ETM	regsclkctrl.h	1839;"	d
BM_CLKCTRL_CLKSEQ_BYPASS_GPMI	regsclkctrl.h	1883;"	d
BM_CLKCTRL_CLKSEQ_BYPASS_IR	regsclkctrl.h	1894;"	d
BM_CLKCTRL_CLKSEQ_BYPASS_PIX	regsclkctrl.h	1905;"	d
BM_CLKCTRL_CLKSEQ_BYPASS_SAIF	regsclkctrl.h	1916;"	d
BM_CLKCTRL_CLKSEQ_BYPASS_SSP	regsclkctrl.h	1872;"	d
BM_CLKCTRL_CPU_BUSY_REF_CPU	regsclkctrl.h	293;"	d
BM_CLKCTRL_CPU_BUSY_REF_XTAL	regsclkctrl.h	286;"	d
BM_CLKCTRL_CPU_DIV_CPU	regsclkctrl.h	344;"	d
BM_CLKCTRL_CPU_DIV_CPU_FRAC_EN	regsclkctrl.h	333;"	d
BM_CLKCTRL_CPU_DIV_XTAL	regsclkctrl.h	311;"	d
BM_CLKCTRL_CPU_DIV_XTAL_FRAC_EN	regsclkctrl.h	300;"	d
BM_CLKCTRL_CPU_INTERRUPT_WAIT	regsclkctrl.h	322;"	d
BM_CLKCTRL_EMI_BUSY_DCC_RESYNC	regsclkctrl.h	1171;"	d
BM_CLKCTRL_EMI_BUSY_REF_CPU	regsclkctrl.h	1157;"	d
BM_CLKCTRL_EMI_BUSY_REF_EMI	regsclkctrl.h	1150;"	d
BM_CLKCTRL_EMI_BUSY_REF_XTAL	regsclkctrl.h	1143;"	d
BM_CLKCTRL_EMI_BUSY_SYNC_MODE	regsclkctrl.h	1164;"	d
BM_CLKCTRL_EMI_CLKGATE	regsclkctrl.h	1117;"	d
BM_CLKCTRL_EMI_DCC_RESYNC_ENABLE	regsclkctrl.h	1178;"	d
BM_CLKCTRL_EMI_DIV_EMI	regsclkctrl.h	1200;"	d
BM_CLKCTRL_EMI_DIV_XTAL	regsclkctrl.h	1189;"	d
BM_CLKCTRL_EMI_SYNC_MODE_EN	regsclkctrl.h	1132;"	d
BM_CLKCTRL_ETM_BUSY	regsclkctrl.h	1526;"	d
BM_CLKCTRL_ETM_CLKGATE	regsclkctrl.h	1511;"	d
BM_CLKCTRL_ETM_DIV	regsclkctrl.h	1544;"	d
BM_CLKCTRL_ETM_DIV_FRAC_EN	regsclkctrl.h	1533;"	d
BM_CLKCTRL_FRAC1_CLKGATEVID	regsclkctrl.h	1768;"	d
BM_CLKCTRL_FRAC1_VID_STABLE	regsclkctrl.h	1783;"	d
BM_CLKCTRL_FRAC_CLKGATECPU	regsclkctrl.h	1697;"	d
BM_CLKCTRL_FRAC_CLKGATEEMI	regsclkctrl.h	1668;"	d
BM_CLKCTRL_FRAC_CLKGATEIO	regsclkctrl.h	1606;"	d
BM_CLKCTRL_FRAC_CLKGATEPIX	regsclkctrl.h	1639;"	d
BM_CLKCTRL_FRAC_CPUFRAC	regsclkctrl.h	1715;"	d
BM_CLKCTRL_FRAC_CPU_STABLE	regsclkctrl.h	1708;"	d
BM_CLKCTRL_FRAC_EMIFRAC	regsclkctrl.h	1686;"	d
BM_CLKCTRL_FRAC_EMI_STABLE	regsclkctrl.h	1679;"	d
BM_CLKCTRL_FRAC_IOFRAC	regsclkctrl.h	1628;"	d
BM_CLKCTRL_FRAC_IO_STABLE	regsclkctrl.h	1621;"	d
BM_CLKCTRL_FRAC_PIXFRAC	regsclkctrl.h	1657;"	d
BM_CLKCTRL_FRAC_PIX_STABLE	regsclkctrl.h	1650;"	d
BM_CLKCTRL_GPMI_BUSY	regsclkctrl.h	986;"	d
BM_CLKCTRL_GPMI_CLKGATE	regsclkctrl.h	971;"	d
BM_CLKCTRL_GPMI_DIV	regsclkctrl.h	1004;"	d
BM_CLKCTRL_GPMI_DIV_FRAC_EN	regsclkctrl.h	993;"	d
BM_CLKCTRL_HBUS_APBHDMA_AS_ENABLE	regsclkctrl.h	439;"	d
BM_CLKCTRL_HBUS_APBXDMA_AS_ENABLE	regsclkctrl.h	450;"	d
BM_CLKCTRL_HBUS_AUTO_SLOW_MODE	regsclkctrl.h	505;"	d
BM_CLKCTRL_HBUS_BUSY	regsclkctrl.h	410;"	d
BM_CLKCTRL_HBUS_CPU_DATA_AS_ENABLE	regsclkctrl.h	483;"	d
BM_CLKCTRL_HBUS_CPU_INSTR_AS_ENABLE	regsclkctrl.h	494;"	d
BM_CLKCTRL_HBUS_DCP_AS_ENABLE	regsclkctrl.h	417;"	d
BM_CLKCTRL_HBUS_DIV	regsclkctrl.h	545;"	d
BM_CLKCTRL_HBUS_DIV_FRAC_EN	regsclkctrl.h	534;"	d
BM_CLKCTRL_HBUS_PXP_AS_ENABLE	regsclkctrl.h	428;"	d
BM_CLKCTRL_HBUS_SLOW_DIV	regsclkctrl.h	516;"	d
BM_CLKCTRL_HBUS_TRAFFIC_AS_ENABLE	regsclkctrl.h	472;"	d
BM_CLKCTRL_HBUS_TRAFFIC_JAM_AS_ENABLE	regsclkctrl.h	461;"	d
BM_CLKCTRL_IR_AUTO_DIV	regsclkctrl.h	1271;"	d
BM_CLKCTRL_IR_CLKGATE	regsclkctrl.h	1256;"	d
BM_CLKCTRL_IR_IROV_BUSY	regsclkctrl.h	1289;"	d
BM_CLKCTRL_IR_IROV_DIV	regsclkctrl.h	1296;"	d
BM_CLKCTRL_IR_IR_BUSY	regsclkctrl.h	1282;"	d
BM_CLKCTRL_IR_IR_DIV	regsclkctrl.h	1307;"	d
BM_CLKCTRL_PIX_BUSY	regsclkctrl.h	814;"	d
BM_CLKCTRL_PIX_CLKGATE	regsclkctrl.h	799;"	d
BM_CLKCTRL_PIX_DIV	regsclkctrl.h	832;"	d
BM_CLKCTRL_PIX_DIV_FRAC_EN	regsclkctrl.h	821;"	d
BM_CLKCTRL_PLLCTRL0_CP_SEL	regsclkctrl.h	112;"	d
BM_CLKCTRL_PLLCTRL0_DIV_SEL	regsclkctrl.h	128;"	d
BM_CLKCTRL_PLLCTRL0_EN_USB_CLKS	regsclkctrl.h	144;"	d
BM_CLKCTRL_PLLCTRL0_LFR_SEL	regsclkctrl.h	96;"	d
BM_CLKCTRL_PLLCTRL0_POWER	regsclkctrl.h	155;"	d
BM_CLKCTRL_PLLCTRL1_FORCE_LOCK	regsclkctrl.h	217;"	d
BM_CLKCTRL_PLLCTRL1_LOCK	regsclkctrl.h	206;"	d
BM_CLKCTRL_PLLCTRL1_LOCK_COUNT	regsclkctrl.h	228;"	d
BM_CLKCTRL_RESET_CHIP	regsclkctrl.h	1966;"	d
BM_CLKCTRL_RESET_DIG	regsclkctrl.h	1977;"	d
BM_CLKCTRL_SAIF_BUSY	regsclkctrl.h	1375;"	d
BM_CLKCTRL_SAIF_CLKGATE	regsclkctrl.h	1360;"	d
BM_CLKCTRL_SAIF_DIV	regsclkctrl.h	1393;"	d
BM_CLKCTRL_SAIF_DIV_FRAC_EN	regsclkctrl.h	1382;"	d
BM_CLKCTRL_SPDIF_CLKGATE	regsclkctrl.h	1053;"	d
BM_CLKCTRL_SSP_BUSY	regsclkctrl.h	900;"	d
BM_CLKCTRL_SSP_CLKGATE	regsclkctrl.h	885;"	d
BM_CLKCTRL_SSP_DIV	regsclkctrl.h	918;"	d
BM_CLKCTRL_SSP_DIV_FRAC_EN	regsclkctrl.h	907;"	d
BM_CLKCTRL_STATUS_CPU_LIMIT	regsclkctrl.h	2022;"	d
BM_CLKCTRL_TV_CLK_TV108M_GATE	regsclkctrl.h	1443;"	d
BM_CLKCTRL_TV_CLK_TV_GATE	regsclkctrl.h	1458;"	d
BM_CLKCTRL_VERSION_MAJOR	regsclkctrl.h	2068;"	d
BM_CLKCTRL_VERSION_MINOR	regsclkctrl.h	2079;"	d
BM_CLKCTRL_VERSION_STEP	regsclkctrl.h	2086;"	d
BM_CLKCTRL_XBUS_BUSY	regsclkctrl.h	596;"	d
BM_CLKCTRL_XBUS_DIV	regsclkctrl.h	618;"	d
BM_CLKCTRL_XBUS_DIV_FRAC_EN	regsclkctrl.h	607;"	d
BM_CLKCTRL_XTAL_DIGCTRL_CLK1M_GATE	regsclkctrl.h	724;"	d
BM_CLKCTRL_XTAL_DIV_UART	regsclkctrl.h	746;"	d
BM_CLKCTRL_XTAL_DRI_CLK24M_GATE	regsclkctrl.h	713;"	d
BM_CLKCTRL_XTAL_FILT_CLK24M_GATE	regsclkctrl.h	691;"	d
BM_CLKCTRL_XTAL_PWM_CLK24M_GATE	regsclkctrl.h	702;"	d
BM_CLKCTRL_XTAL_TIMROT_CLK32K_GATE	regsclkctrl.h	735;"	d
BM_CLKCTRL_XTAL_UART_CLK_GATE	regsclkctrl.h	676;"	d
BM_DIGCTL_AHB_STATS_SELECT_L0_MASTER_SELECT	regsdigctl.h	2485;"	d
BM_DIGCTL_AHB_STATS_SELECT_L1_MASTER_SELECT	regsdigctl.h	2472;"	d
BM_DIGCTL_AHB_STATS_SELECT_L2_MASTER_SELECT	regsdigctl.h	2459;"	d
BM_DIGCTL_AHB_STATS_SELECT_L3_MASTER_SELECT	regsdigctl.h	2444;"	d
BM_DIGCTL_ARMCACHE_CACHE_SS	regsdigctl.h	2166;"	d
BM_DIGCTL_ARMCACHE_DRTY_SS	regsdigctl.h	2155;"	d
BM_DIGCTL_ARMCACHE_DTAG_SS	regsdigctl.h	2177;"	d
BM_DIGCTL_ARMCACHE_ITAG_SS	regsdigctl.h	2188;"	d
BM_DIGCTL_ARMCACHE_VALID_SS	regsdigctl.h	2144;"	d
BM_DIGCTL_CHIPID_PRODUCT_CODE	regsdigctl.h	2382;"	d
BM_DIGCTL_CHIPID_REVISION	regsdigctl.h	2393;"	d
BM_DIGCTL_CTRL_ANALOG_TESTMODE	regsdigctl.h	214;"	d
BM_DIGCTL_CTRL_ARM_BIST_CLKEN	regsdigctl.h	192;"	d
BM_DIGCTL_CTRL_ARM_BIST_START	regsdigctl.h	236;"	d
BM_DIGCTL_CTRL_CACHE_BIST_TMODE	regsdigctl.h	137;"	d
BM_DIGCTL_CTRL_DCP_BIST_CLKEN	regsdigctl.h	170;"	d
BM_DIGCTL_CTRL_DCP_BIST_START	regsdigctl.h	181;"	d
BM_DIGCTL_CTRL_DEBUG_DISABLE	regsdigctl.h	385;"	d
BM_DIGCTL_CTRL_DIGITAL_TESTMODE	regsdigctl.h	225;"	d
BM_DIGCTL_CTRL_JTAG_SHIELD	regsdigctl.h	410;"	d
BM_DIGCTL_CTRL_LATCH_ENTROPY	regsdigctl.h	424;"	d
BM_DIGCTL_CTRL_LCD_BIST_CLKEN	regsdigctl.h	148;"	d
BM_DIGCTL_CTRL_LCD_BIST_START	regsdigctl.h	159;"	d
BM_DIGCTL_CTRL_SAIF_ALT_BITCLK_SEL	regsdigctl.h	305;"	d
BM_DIGCTL_CTRL_SAIF_CLKMST_SEL	regsdigctl.h	291;"	d
BM_DIGCTL_CTRL_SAIF_CLKMUX_SEL	regsdigctl.h	275;"	d
BM_DIGCTL_CTRL_SAIF_LOOPBACK	regsdigctl.h	261;"	d
BM_DIGCTL_CTRL_SY_CLKGATE	regsdigctl.h	338;"	d
BM_DIGCTL_CTRL_SY_ENDIAN	regsdigctl.h	316;"	d
BM_DIGCTL_CTRL_SY_SFTRST	regsdigctl.h	327;"	d
BM_DIGCTL_CTRL_TRAP_ENABLE	regsdigctl.h	374;"	d
BM_DIGCTL_CTRL_TRAP_IN_RANGE	regsdigctl.h	363;"	d
BM_DIGCTL_CTRL_TRAP_IRQ	regsdigctl.h	126;"	d
BM_DIGCTL_CTRL_UART_LOOPBACK	regsdigctl.h	247;"	d
BM_DIGCTL_CTRL_USB_CLKGATE	regsdigctl.h	396;"	d
BM_DIGCTL_CTRL_USB_TESTMODE	regsdigctl.h	203;"	d
BM_DIGCTL_CTRL_USE_SERIAL_JTAG	regsdigctl.h	349;"	d
BM_DIGCTL_CTRL_XTAL24M_GATE	regsdigctl.h	115;"	d
BM_DIGCTL_DBGRD_COMPLEMENT	regsdigctl.h	1138;"	d
BM_DIGCTL_DBG_VALUE	regsdigctl.h	1182;"	d
BM_DIGCTL_DEBUG_TRAP_ADDR_HIGH_ADDR	regsdigctl.h	2288;"	d
BM_DIGCTL_DEBUG_TRAP_ADDR_LOW_ADDR	regsdigctl.h	2236;"	d
BM_DIGCTL_EMICLK_DELAY_NUM_TAPS	regsdigctl.h	3211;"	d
BM_DIGCTL_ENTROPY_LATCHED_VALUE	regsdigctl.h	918;"	d
BM_DIGCTL_ENTROPY_VALUE	regsdigctl.h	874;"	d
BM_DIGCTL_HCLKCOUNT_COUNT	regsdigctl.h	609;"	d
BM_DIGCTL_L0_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2536;"	d
BM_DIGCTL_L0_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2640;"	d
BM_DIGCTL_L0_AHB_DATA_STALLED_COUNT	regsdigctl.h	2588;"	d
BM_DIGCTL_L1_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2692;"	d
BM_DIGCTL_L1_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2796;"	d
BM_DIGCTL_L1_AHB_DATA_STALLED_COUNT	regsdigctl.h	2744;"	d
BM_DIGCTL_L2_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2848;"	d
BM_DIGCTL_L2_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2952;"	d
BM_DIGCTL_L2_AHB_DATA_STALLED_COUNT	regsdigctl.h	2900;"	d
BM_DIGCTL_L3_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	3004;"	d
BM_DIGCTL_L3_AHB_DATA_CYCLES_COUNT	regsdigctl.h	3108;"	d
BM_DIGCTL_L3_AHB_DATA_STALLED_COUNT	regsdigctl.h	3056;"	d
BM_DIGCTL_MICROSECONDS_VALUE	regsdigctl.h	1090;"	d
BM_DIGCTL_MPTEn_LOC_LOC	regsdigctl.h	3162;"	d
BM_DIGCTL_OCRAM_BIST_CSR_BIST_CLKEN	regsdigctl.h	1263;"	d
BM_DIGCTL_OCRAM_BIST_CSR_BIST_DATA_CHANGE	regsdigctl.h	1252;"	d
BM_DIGCTL_OCRAM_BIST_CSR_BIST_DEBUG_MODE	regsdigctl.h	1241;"	d
BM_DIGCTL_OCRAM_BIST_CSR_DONE	regsdigctl.h	1288;"	d
BM_DIGCTL_OCRAM_BIST_CSR_FAIL	regsdigctl.h	1274;"	d
BM_DIGCTL_OCRAM_BIST_CSR_PASS	regsdigctl.h	1281;"	d
BM_DIGCTL_OCRAM_BIST_CSR_START	regsdigctl.h	1295;"	d
BM_DIGCTL_OCRAM_STATUS0_FAILDATA00	regsdigctl.h	1339;"	d
BM_DIGCTL_OCRAM_STATUS10_FAILADDR20	regsdigctl.h	1801;"	d
BM_DIGCTL_OCRAM_STATUS10_FAILADDR21	regsdigctl.h	1794;"	d
BM_DIGCTL_OCRAM_STATUS11_FAILADDR30	regsdigctl.h	1851;"	d
BM_DIGCTL_OCRAM_STATUS11_FAILADDR31	regsdigctl.h	1844;"	d
BM_DIGCTL_OCRAM_STATUS12_FAILSTATE00	regsdigctl.h	1919;"	d
BM_DIGCTL_OCRAM_STATUS12_FAILSTATE01	regsdigctl.h	1912;"	d
BM_DIGCTL_OCRAM_STATUS12_FAILSTATE10	regsdigctl.h	1905;"	d
BM_DIGCTL_OCRAM_STATUS12_FAILSTATE11	regsdigctl.h	1898;"	d
BM_DIGCTL_OCRAM_STATUS13_FAILSTATE20	regsdigctl.h	1987;"	d
BM_DIGCTL_OCRAM_STATUS13_FAILSTATE21	regsdigctl.h	1980;"	d
BM_DIGCTL_OCRAM_STATUS13_FAILSTATE30	regsdigctl.h	1973;"	d
BM_DIGCTL_OCRAM_STATUS13_FAILSTATE31	regsdigctl.h	1966;"	d
BM_DIGCTL_OCRAM_STATUS1_FAILDATA01	regsdigctl.h	1383;"	d
BM_DIGCTL_OCRAM_STATUS2_FAILDATA10	regsdigctl.h	1427;"	d
BM_DIGCTL_OCRAM_STATUS3_FAILDATA11	regsdigctl.h	1471;"	d
BM_DIGCTL_OCRAM_STATUS4_FAILDATA20	regsdigctl.h	1515;"	d
BM_DIGCTL_OCRAM_STATUS5_FAILDATA21	regsdigctl.h	1559;"	d
BM_DIGCTL_OCRAM_STATUS6_FAILDATA30	regsdigctl.h	1603;"	d
BM_DIGCTL_OCRAM_STATUS7_FAILDATA31	regsdigctl.h	1647;"	d
BM_DIGCTL_OCRAM_STATUS8_FAILADDR00	regsdigctl.h	1701;"	d
BM_DIGCTL_OCRAM_STATUS8_FAILADDR01	regsdigctl.h	1694;"	d
BM_DIGCTL_OCRAM_STATUS9_FAILADDR10	regsdigctl.h	1751;"	d
BM_DIGCTL_OCRAM_STATUS9_FAILADDR11	regsdigctl.h	1744;"	d
BM_DIGCTL_RAMCTRL_RAM_REPAIR_EN	regsdigctl.h	674;"	d
BM_DIGCTL_RAMCTRL_SPEED_SELECT	regsdigctl.h	663;"	d
BM_DIGCTL_RAMREPAIR_ADDR	regsdigctl.h	726;"	d
BM_DIGCTL_ROMCTRL_RD_MARGIN	regsdigctl.h	778;"	d
BM_DIGCTL_SCRATCH0_PTR	regsdigctl.h	2031;"	d
BM_DIGCTL_SCRATCH1_PTR	regsdigctl.h	2083;"	d
BM_DIGCTL_SGTL_COPYRIGHT	regsdigctl.h	2336;"	d
BM_DIGCTL_SJTAGDBG_ACTIVE	regsdigctl.h	1014;"	d
BM_DIGCTL_SJTAGDBG_DELAYED_ACTIVE	regsdigctl.h	1007;"	d
BM_DIGCTL_SJTAGDBG_SJTAG_DEBUG_DATA	regsdigctl.h	1028;"	d
BM_DIGCTL_SJTAGDBG_SJTAG_DEBUG_OE	regsdigctl.h	1039;"	d
BM_DIGCTL_SJTAGDBG_SJTAG_MODE	regsdigctl.h	1000;"	d
BM_DIGCTL_SJTAGDBG_SJTAG_PIN_STATE	regsdigctl.h	1021;"	d
BM_DIGCTL_SJTAGDBG_SJTAG_STATE	regsdigctl.h	979;"	d
BM_DIGCTL_SJTAGDBG_SJTAG_TDI	regsdigctl.h	993;"	d
BM_DIGCTL_SJTAGDBG_SJTAG_TDO	regsdigctl.h	986;"	d
BM_DIGCTL_STATUS_DCP_BIST_DONE	regsdigctl.h	527;"	d
BM_DIGCTL_STATUS_DCP_BIST_FAIL	regsdigctl.h	513;"	d
BM_DIGCTL_STATUS_DCP_BIST_PASS	regsdigctl.h	520;"	d
BM_DIGCTL_STATUS_JTAG_IN_USE	regsdigctl.h	555;"	d
BM_DIGCTL_STATUS_LCD_BIST_DONE	regsdigctl.h	548;"	d
BM_DIGCTL_STATUS_LCD_BIST_FAIL	regsdigctl.h	534;"	d
BM_DIGCTL_STATUS_LCD_BIST_PASS	regsdigctl.h	541;"	d
BM_DIGCTL_STATUS_PACKAGE_TYPE	regsdigctl.h	562;"	d
BM_DIGCTL_STATUS_USB_DEVICE_PRESENT	regsdigctl.h	506;"	d
BM_DIGCTL_STATUS_USB_HOST_PRESENT	regsdigctl.h	499;"	d
BM_DIGCTL_STATUS_USB_HS_PRESENT	regsdigctl.h	481;"	d
BM_DIGCTL_STATUS_USB_OTG_PRESENT	regsdigctl.h	492;"	d
BM_DIGCTL_STATUS_WRITTEN	regsdigctl.h	569;"	d
BM_DIGCTL_WRITEONCE_BITS	regsdigctl.h	826;"	d
BM_DRAM_CTL00_ADDR_CMP_EN	regsdram.h	123;"	d
BM_DRAM_CTL00_AHB0_FIFO_TYPE_REG	regsdram.h	112;"	d
BM_DRAM_CTL00_AHB0_R_PRIORITY	regsdram.h	101;"	d
BM_DRAM_CTL00_AHB0_W_PRIORITY	regsdram.h	90;"	d
BM_DRAM_CTL01_AHB1_FIFO_TYPE_REG	regsdram.h	211;"	d
BM_DRAM_CTL01_AHB1_R_PRIORITY	regsdram.h	200;"	d
BM_DRAM_CTL01_AHB1_W_PRIORITY	regsdram.h	189;"	d
BM_DRAM_CTL01_AHB2_FIFO_TYPE_REG	regsdram.h	178;"	d
BM_DRAM_CTL02_AHB2_R_PRIORITY	regsdram.h	299;"	d
BM_DRAM_CTL02_AHB2_W_PRIORITY	regsdram.h	288;"	d
BM_DRAM_CTL02_AHB3_FIFO_TYPE_REG	regsdram.h	277;"	d
BM_DRAM_CTL02_AHB3_R_PRIORITY	regsdram.h	266;"	d
BM_DRAM_CTL03_AHB3_W_PRIORITY	regsdram.h	387;"	d
BM_DRAM_CTL03_AP	regsdram.h	376;"	d
BM_DRAM_CTL03_AREFRESH	regsdram.h	365;"	d
BM_DRAM_CTL03_AUTO_REFRESH_MODE	regsdram.h	354;"	d
BM_DRAM_CTL04_BANK_SPLIT_EN	regsdram.h	471;"	d
BM_DRAM_CTL04_CONCURRENTAP	regsdram.h	460;"	d
BM_DRAM_CTL04_DLLLOCKREG	regsdram.h	453;"	d
BM_DRAM_CTL04_DLL_BYPASS_MODE	regsdram.h	442;"	d
BM_DRAM_CTL05_EN_LOWPOWER_MODE	regsdram.h	559;"	d
BM_DRAM_CTL05_FAST_WRITE	regsdram.h	548;"	d
BM_DRAM_CTL05_INTRPTAPBURST	regsdram.h	537;"	d
BM_DRAM_CTL05_INTRPTREADA	regsdram.h	526;"	d
BM_DRAM_CTL06_INTRPTWRITEA	regsdram.h	647;"	d
BM_DRAM_CTL06_NO_CMD_INIT	regsdram.h	636;"	d
BM_DRAM_CTL06_PLACEMENT_EN	regsdram.h	625;"	d
BM_DRAM_CTL06_POWER_DOWN	regsdram.h	614;"	d
BM_DRAM_CTL07_PRIORITY_EN	regsdram.h	735;"	d
BM_DRAM_CTL07_RD2RD_TURN	regsdram.h	724;"	d
BM_DRAM_CTL07_REG_DIMM_ENABLE	regsdram.h	713;"	d
BM_DRAM_CTL07_RW_SAME_EN	regsdram.h	702;"	d
BM_DRAM_CTL08_SDR_MODE	regsdram.h	823;"	d
BM_DRAM_CTL08_SREFRESH	regsdram.h	812;"	d
BM_DRAM_CTL08_START	regsdram.h	801;"	d
BM_DRAM_CTL08_TRAS_LOCKOUT	regsdram.h	790;"	d
BM_DRAM_CTL09_OUT_OF_RANGE_SOURCE_ID	regsdram.h	885;"	d
BM_DRAM_CTL09_OUT_OF_RANGE_TYPE	regsdram.h	878;"	d
BM_DRAM_CTL09_WRITEINTERP	regsdram.h	903;"	d
BM_DRAM_CTL09_WRITE_MODEREG	regsdram.h	892;"	d
BM_DRAM_CTL10_ADDR_PINS	regsdram.h	969;"	d
BM_DRAM_CTL10_AGE_COUNT	regsdram.h	958;"	d
BM_DRAM_CTL10_Q_FULLNESS	regsdram.h	991;"	d
BM_DRAM_CTL10_TEMRS	regsdram.h	980;"	d
BM_DRAM_CTL11_CASLAT	regsdram.h	1075;"	d
BM_DRAM_CTL11_COLUMN_SIZE	regsdram.h	1064;"	d
BM_DRAM_CTL11_COMMAND_AGE_COUNT	regsdram.h	1053;"	d
BM_DRAM_CTL11_MAX_CS_REG	regsdram.h	1046;"	d
BM_DRAM_CTL12_TCKE	regsdram.h	1151;"	d
BM_DRAM_CTL12_TRRD	regsdram.h	1140;"	d
BM_DRAM_CTL12_TWR_INT	regsdram.h	1129;"	d
BM_DRAM_CTL13_APREBIT	regsdram.h	1228;"	d
BM_DRAM_CTL13_CASLAT_LIN	regsdram.h	1217;"	d
BM_DRAM_CTL13_CASLAT_LIN_GATE	regsdram.h	1206;"	d
BM_DRAM_CTL13_TWTR	regsdram.h	1239;"	d
BM_DRAM_CTL14_CS_MAP	regsdram.h	1323;"	d
BM_DRAM_CTL14_INITAREF	regsdram.h	1312;"	d
BM_DRAM_CTL14_LOWPOWER_REFRESH_ENABLE	regsdram.h	1301;"	d
BM_DRAM_CTL14_MAX_COL_REG	regsdram.h	1294;"	d
BM_DRAM_CTL15_MAX_ROW_REG	regsdram.h	1407;"	d
BM_DRAM_CTL15_PORT_BUSY	regsdram.h	1400;"	d
BM_DRAM_CTL15_TDAL	regsdram.h	1389;"	d
BM_DRAM_CTL15_TRP	regsdram.h	1378;"	d
BM_DRAM_CTL16_INT_ACK	regsdram.h	1491;"	d
BM_DRAM_CTL16_LOWPOWER_AUTO_ENABLE	regsdram.h	1480;"	d
BM_DRAM_CTL16_LOWPOWER_CONTROL	regsdram.h	1469;"	d
BM_DRAM_CTL16_TMRD	regsdram.h	1458;"	d
BM_DRAM_CTL17_DLL_INCREMENT	regsdram.h	1565;"	d
BM_DRAM_CTL17_DLL_LOCK	regsdram.h	1558;"	d
BM_DRAM_CTL17_DLL_START_POINT	regsdram.h	1543;"	d
BM_DRAM_CTL17_TRC	regsdram.h	1576;"	d
BM_DRAM_CTL18_DLL_DQS_DELAY_0	regsdram.h	1642;"	d
BM_DRAM_CTL18_DLL_DQS_DELAY_1	regsdram.h	1631;"	d
BM_DRAM_CTL18_INT_MASK	regsdram.h	1660;"	d
BM_DRAM_CTL18_INT_STATUS	regsdram.h	1653;"	d
BM_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_0	regsdram.h	1749;"	d
BM_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_1	regsdram.h	1738;"	d
BM_DRAM_CTL19_DQS_OUT_SHIFT	regsdram.h	1727;"	d
BM_DRAM_CTL19_DQS_OUT_SHIFT_BYPASS	regsdram.h	1712;"	d
BM_DRAM_CTL20_TRAS_MIN	regsdram.h	1816;"	d
BM_DRAM_CTL20_TRCD_INT	regsdram.h	1801;"	d
BM_DRAM_CTL20_WR_DQS_SHIFT	regsdram.h	1838;"	d
BM_DRAM_CTL20_WR_DQS_SHIFT_BYPASS	regsdram.h	1827;"	d
BM_DRAM_CTL21_OUT_OF_RANGE_LENGTH	regsdram.h	1889;"	d
BM_DRAM_CTL21_TRFC	regsdram.h	1896;"	d
BM_DRAM_CTL22_AHB0_RDCNT	regsdram.h	1958;"	d
BM_DRAM_CTL22_AHB0_WRCNT	regsdram.h	1947;"	d
BM_DRAM_CTL23_AHB1_RDCNT	regsdram.h	2020;"	d
BM_DRAM_CTL23_AHB1_WRCNT	regsdram.h	2009;"	d
BM_DRAM_CTL24_AHB2_RDCNT	regsdram.h	2082;"	d
BM_DRAM_CTL24_AHB2_WRCNT	regsdram.h	2071;"	d
BM_DRAM_CTL25_AHB3_RDCNT	regsdram.h	2144;"	d
BM_DRAM_CTL25_AHB3_WRCNT	regsdram.h	2133;"	d
BM_DRAM_CTL26_TREF	regsdram.h	2194;"	d
BM_DRAM_CTL29_LOWPOWER_EXTERNAL_CNT	regsdram.h	2324;"	d
BM_DRAM_CTL29_LOWPOWER_INTERNAL_CNT	regsdram.h	2309;"	d
BM_DRAM_CTL30_LOWPOWER_POWER_DOWN_CNT	regsdram.h	2388;"	d
BM_DRAM_CTL30_LOWPOWER_REFRESH_HOLD	regsdram.h	2373;"	d
BM_DRAM_CTL31_LOWPOWER_SELF_REFRESH_CNT	regsdram.h	2452;"	d
BM_DRAM_CTL31_TDLL	regsdram.h	2437;"	d
BM_DRAM_CTL32_TRAS_MAX	regsdram.h	2516;"	d
BM_DRAM_CTL32_TXSNR	regsdram.h	2501;"	d
BM_DRAM_CTL33_TXSR	regsdram.h	2576;"	d
BM_DRAM_CTL33_VERSION	regsdram.h	2565;"	d
BM_DRAM_CTL34_TINIT	regsdram.h	2625;"	d
BM_DRAM_CTL35_OUT_OF_RANGE_ADDR	regsdram.h	2670;"	d
BM_DRAM_CTL36_ACTIVE_AGING	regsdram.h	2754;"	d
BM_DRAM_CTL36_BUS_SHARE_ENABLE	regsdram.h	2743;"	d
BM_DRAM_CTL36_ENABLE_QUICK_SREFRESH	regsdram.h	2732;"	d
BM_DRAM_CTL36_PWRUP_SREFRESH_EXIT	regsdram.h	2721;"	d
BM_DRAM_CTL37_BUS_SHARE_TIMEOUT	regsdram.h	2806;"	d
BM_DRAM_CTL37_TREF_ENABLE	regsdram.h	2817;"	d
BM_DRAM_CTL38_EMRS1_DATA	regsdram.h	2879;"	d
BM_DRAM_CTL38_EMRS2_DATA_0	regsdram.h	2868;"	d
BM_DRAM_CTL39_EMRS2_DATA_1	regsdram.h	2941;"	d
BM_DRAM_CTL39_EMRS2_DATA_2	regsdram.h	2930;"	d
BM_DRAM_CTL40_EMRS2_DATA_3	regsdram.h	3006;"	d
BM_DRAM_CTL40_TPDEX	regsdram.h	2991;"	d
BM_EMI_CTRL_ARB_MODE	regsemi.h	193;"	d
BM_EMI_CTRL_AXI_DEPTH	regsemi.h	155;"	d
BM_EMI_CTRL_CE_SELECT	regsemi.h	299;"	d
BM_EMI_CTRL_CLKGATE	regsemi.h	122;"	d
BM_EMI_CTRL_DLL_RESET	regsemi.h	182;"	d
BM_EMI_CTRL_DLL_SHIFT_RESET	regsemi.h	171;"	d
BM_EMI_CTRL_HIGH_PRIORITY_WRITE	regsemi.h	255;"	d
BM_EMI_CTRL_MEM_WIDTH	regsemi.h	266;"	d
BM_EMI_CTRL_PORT_PRIORITY_ORDER	regsemi.h	208;"	d
BM_EMI_CTRL_PRIORITY_WRITE_ITER	regsemi.h	244;"	d
BM_EMI_CTRL_RESET_OUT	regsemi.h	288;"	d
BM_EMI_CTRL_SFTRST	regsemi.h	107;"	d
BM_EMI_CTRL_TRAP_INIT	regsemi.h	144;"	d
BM_EMI_CTRL_TRAP_SR	regsemi.h	133;"	d
BM_EMI_CTRL_WRITE_PROTECT	regsemi.h	277;"	d
BM_EMI_DDR_TEST_MODE_CSR_DONE	regsemi.h	532;"	d
BM_EMI_DDR_TEST_MODE_CSR_START	regsemi.h	539;"	d
BM_EMI_DDR_TEST_MODE_STATUS0_ADDR0	regsemi.h	625;"	d
BM_EMI_DDR_TEST_MODE_STATUS1_ADDR1	regsemi.h	666;"	d
BM_EMI_DDR_TEST_MODE_STATUS2_DATA0	regsemi.h	706;"	d
BM_EMI_DDR_TEST_MODE_STATUS3_DATA1	regsemi.h	750;"	d
BM_EMI_DEBUG_NOR_STATE	regsemi.h	584;"	d
BM_EMI_STAT_DRAM_HALTED	regsemi.h	379;"	d
BM_EMI_STAT_DRAM_PRESENT	regsemi.h	354;"	d
BM_EMI_STAT_LARGE_DRAM_ENABLED	regsemi.h	372;"	d
BM_EMI_STAT_NOR_BUSY	regsemi.h	389;"	d
BM_EMI_STAT_NOR_PRESENT	regsemi.h	365;"	d
BM_EMI_TIME_TAS	regsemi.h	479;"	d
BM_EMI_TIME_TDH	regsemi.h	457;"	d
BM_EMI_TIME_TDS	regsemi.h	468;"	d
BM_EMI_TIME_THZ	regsemi.h	446;"	d
BM_EMI_VERSION_MAJOR	regsemi.h	796;"	d
BM_EMI_VERSION_MINOR	regsemi.h	807;"	d
BM_EMI_VERSION_STEP	regsemi.h	814;"	d
BM_GROUP	xldr.h	75;"	d
BM_LRADC_CH6_ACCUMULATE	regslradc.h	1211;"	d
BM_LRADC_CH6_NUM_SAMPLES	regslradc.h	1222;"	d
BM_LRADC_CH6_TOGGLE	regslradc.h	1196;"	d
BM_LRADC_CH6_VALUE	regslradc.h	1233;"	d
BM_LRADC_CH7_ACCUMULATE	regslradc.h	1311;"	d
BM_LRADC_CH7_NUM_SAMPLES	regslradc.h	1322;"	d
BM_LRADC_CH7_TESTMODE_TOGGLE	regslradc.h	1304;"	d
BM_LRADC_CH7_TOGGLE	regslradc.h	1289;"	d
BM_LRADC_CH7_VALUE	regslradc.h	1333;"	d
BM_LRADC_CHn_ACCUMULATE	regslradc.h	1118;"	d
BM_LRADC_CHn_NUM_SAMPLES	regslradc.h	1129;"	d
BM_LRADC_CHn_TOGGLE	regslradc.h	1103;"	d
BM_LRADC_CHn_VALUE	regslradc.h	1140;"	d
BM_LRADC_CONVERSION_AUTOMATIC	regslradc.h	1654;"	d
BM_LRADC_CONVERSION_SCALED_BATT_VOLTAGE	regslradc.h	1684;"	d
BM_LRADC_CONVERSION_SCALE_FACTOR	regslradc.h	1668;"	d
BM_LRADC_CTRL0_CLKGATE	regslradc.h	115;"	d
BM_LRADC_CTRL0_ONCHIP_GROUNDREF	regslradc.h	126;"	d
BM_LRADC_CTRL0_SCHEDULE	regslradc.h	210;"	d
BM_LRADC_CTRL0_SFTRST	regslradc.h	100;"	d
BM_LRADC_CTRL0_TOUCH_DETECT_ENABLE	regslradc.h	140;"	d
BM_LRADC_CTRL0_XMINUS_ENABLE	regslradc.h	168;"	d
BM_LRADC_CTRL0_XPLUS_ENABLE	regslradc.h	196;"	d
BM_LRADC_CTRL0_YMINUS_ENABLE	regslradc.h	154;"	d
BM_LRADC_CTRL0_YPLUS_ENABLE	regslradc.h	182;"	d
BM_LRADC_CTRL1_LRADC0_IRQ	regslradc.h	518;"	d
BM_LRADC_CTRL1_LRADC0_IRQ_EN	regslradc.h	392;"	d
BM_LRADC_CTRL1_LRADC1_IRQ	regslradc.h	504;"	d
BM_LRADC_CTRL1_LRADC1_IRQ_EN	regslradc.h	378;"	d
BM_LRADC_CTRL1_LRADC2_IRQ	regslradc.h	490;"	d
BM_LRADC_CTRL1_LRADC2_IRQ_EN	regslradc.h	364;"	d
BM_LRADC_CTRL1_LRADC3_IRQ	regslradc.h	476;"	d
BM_LRADC_CTRL1_LRADC3_IRQ_EN	regslradc.h	350;"	d
BM_LRADC_CTRL1_LRADC4_IRQ	regslradc.h	462;"	d
BM_LRADC_CTRL1_LRADC4_IRQ_EN	regslradc.h	336;"	d
BM_LRADC_CTRL1_LRADC5_IRQ	regslradc.h	448;"	d
BM_LRADC_CTRL1_LRADC5_IRQ_EN	regslradc.h	322;"	d
BM_LRADC_CTRL1_LRADC6_IRQ	regslradc.h	434;"	d
BM_LRADC_CTRL1_LRADC6_IRQ_EN	regslradc.h	308;"	d
BM_LRADC_CTRL1_LRADC7_IRQ	regslradc.h	420;"	d
BM_LRADC_CTRL1_LRADC7_IRQ_EN	regslradc.h	294;"	d
BM_LRADC_CTRL1_TOUCH_DETECT_IRQ	regslradc.h	406;"	d
BM_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN	regslradc.h	280;"	d
BM_LRADC_CTRL2_BL_AMP_BYPASS	regslradc.h	600;"	d
BM_LRADC_CTRL2_BL_BRIGHTNESS	regslradc.h	636;"	d
BM_LRADC_CTRL2_BL_ENABLE	regslradc.h	614;"	d
BM_LRADC_CTRL2_BL_MUX_SELECT	regslradc.h	625;"	d
BM_LRADC_CTRL2_DIVIDE_BY_TWO	regslradc.h	585;"	d
BM_LRADC_CTRL2_EXT_EN0	regslradc.h	675;"	d
BM_LRADC_CTRL2_EXT_EN1	regslradc.h	661;"	d
BM_LRADC_CTRL2_TEMPSENSE_PWD	regslradc.h	647;"	d
BM_LRADC_CTRL2_TEMP_ISRC0	regslradc.h	742;"	d
BM_LRADC_CTRL2_TEMP_ISRC1	regslradc.h	714;"	d
BM_LRADC_CTRL2_TEMP_SENSOR_IENABLE0	regslradc.h	700;"	d
BM_LRADC_CTRL2_TEMP_SENSOR_IENABLE1	regslradc.h	686;"	d
BM_LRADC_CTRL3_CYCLE_TIME	regslradc.h	864;"	d
BM_LRADC_CTRL3_DELAY_CLOCK	regslradc.h	896;"	d
BM_LRADC_CTRL3_DISCARD	regslradc.h	821;"	d
BM_LRADC_CTRL3_FORCE_ANALOG_PWDN	regslradc.h	850;"	d
BM_LRADC_CTRL3_FORCE_ANALOG_PWUP	regslradc.h	836;"	d
BM_LRADC_CTRL3_HIGH_TIME	regslradc.h	880;"	d
BM_LRADC_CTRL3_INVERT_CLOCK	regslradc.h	910;"	d
BM_LRADC_CTRL4_LRADC0SELECT	regslradc.h	1942;"	d
BM_LRADC_CTRL4_LRADC1SELECT	regslradc.h	1914;"	d
BM_LRADC_CTRL4_LRADC2SELECT	regslradc.h	1886;"	d
BM_LRADC_CTRL4_LRADC3SELECT	regslradc.h	1858;"	d
BM_LRADC_CTRL4_LRADC4SELECT	regslradc.h	1830;"	d
BM_LRADC_CTRL4_LRADC5SELECT	regslradc.h	1802;"	d
BM_LRADC_CTRL4_LRADC6SELECT	regslradc.h	1774;"	d
BM_LRADC_CTRL4_LRADC7SELECT	regslradc.h	1742;"	d
BM_LRADC_DEBUG0_READONLY	regslradc.h	1484;"	d
BM_LRADC_DEBUG0_STATE	regslradc.h	1495;"	d
BM_LRADC_DEBUG1_REQUEST	regslradc.h	1549;"	d
BM_LRADC_DEBUG1_TESTMODE	regslradc.h	1595;"	d
BM_LRADC_DEBUG1_TESTMODE5	regslradc.h	1581;"	d
BM_LRADC_DEBUG1_TESTMODE6	regslradc.h	1567;"	d
BM_LRADC_DEBUG1_TESTMODE_COUNT	regslradc.h	1556;"	d
BM_LRADC_DELAYn_DELAY	regslradc.h	1438;"	d
BM_LRADC_DELAYn_KICK	regslradc.h	1405;"	d
BM_LRADC_DELAYn_LOOP_COUNT	regslradc.h	1427;"	d
BM_LRADC_DELAYn_TRIGGER_DELAYS	regslradc.h	1416;"	d
BM_LRADC_DELAYn_TRIGGER_LRADCS	regslradc.h	1390;"	d
BM_LRADC_STATUS_CHANNEL0_PRESENT	regslradc.h	1040;"	d
BM_LRADC_STATUS_CHANNEL1_PRESENT	regslradc.h	1033;"	d
BM_LRADC_STATUS_CHANNEL2_PRESENT	regslradc.h	1026;"	d
BM_LRADC_STATUS_CHANNEL3_PRESENT	regslradc.h	1019;"	d
BM_LRADC_STATUS_CHANNEL4_PRESENT	regslradc.h	1012;"	d
BM_LRADC_STATUS_CHANNEL5_PRESENT	regslradc.h	1005;"	d
BM_LRADC_STATUS_CHANNEL6_PRESENT	regslradc.h	998;"	d
BM_LRADC_STATUS_CHANNEL7_PRESENT	regslradc.h	991;"	d
BM_LRADC_STATUS_TEMP0_PRESENT	regslradc.h	977;"	d
BM_LRADC_STATUS_TEMP1_PRESENT	regslradc.h	970;"	d
BM_LRADC_STATUS_TOUCH_DETECT_RAW	regslradc.h	1047;"	d
BM_LRADC_STATUS_TOUCH_PANEL_PRESENT	regslradc.h	984;"	d
BM_LRADC_VERSION_MAJOR	regslradc.h	2005;"	d
BM_LRADC_VERSION_MINOR	regslradc.h	2016;"	d
BM_LRADC_VERSION_STEP	regslradc.h	2023;"	d
BM_OCOTP_CRYPTOn_BITS	regsocotp.h	296;"	d
BM_OCOTP_CTRL_ADDR	regsocotp.h	154;"	d
BM_OCOTP_CTRL_BUSY	regsocotp.h	147;"	d
BM_OCOTP_CTRL_ERROR	regsocotp.h	136;"	d
BM_OCOTP_CTRL_RD_BANK_OPEN	regsocotp.h	125;"	d
BM_OCOTP_CTRL_RELOAD_SHADOWS	regsocotp.h	114;"	d
BM_OCOTP_CTRL_WR_UNLOCK	regsocotp.h	97;"	d
BM_OCOTP_CUSTCAP_BITS	regsocotp.h	449;"	d
BM_OCOTP_CUSTn_BITS	regsocotp.h	251;"	d
BM_OCOTP_DATA_DATA	regsocotp.h	202;"	d
BM_OCOTP_HWCAPn_BITS	regsocotp.h	345;"	d
BM_OCOTP_LOCK_CRYPTODCP	regsocotp.h	682;"	d
BM_OCOTP_LOCK_CRYPTODCP_ALT	regsocotp.h	591;"	d
BM_OCOTP_LOCK_CRYPTOKEY	regsocotp.h	689;"	d
BM_OCOTP_LOCK_CRYPTOKEY_ALT	regsocotp.h	598;"	d
BM_OCOTP_LOCK_CUST0	regsocotp.h	717;"	d
BM_OCOTP_LOCK_CUST1	regsocotp.h	710;"	d
BM_OCOTP_LOCK_CUST2	regsocotp.h	703;"	d
BM_OCOTP_LOCK_CUST3	regsocotp.h	696;"	d
BM_OCOTP_LOCK_CUSTCAP	regsocotp.h	654;"	d
BM_OCOTP_LOCK_CUSTCAP_SHADOW	regsocotp.h	668;"	d
BM_OCOTP_LOCK_HWSW	regsocotp.h	661;"	d
BM_OCOTP_LOCK_HWSW_SHADOW	regsocotp.h	675;"	d
BM_OCOTP_LOCK_HWSW_SHADOW_ALT	regsocotp.h	584;"	d
BM_OCOTP_LOCK_OPS	regsocotp.h	612;"	d
BM_OCOTP_LOCK_PIN	regsocotp.h	605;"	d
BM_OCOTP_LOCK_ROM0	regsocotp.h	577;"	d
BM_OCOTP_LOCK_ROM1	regsocotp.h	570;"	d
BM_OCOTP_LOCK_ROM2	regsocotp.h	563;"	d
BM_OCOTP_LOCK_ROM3	regsocotp.h	556;"	d
BM_OCOTP_LOCK_ROM4	regsocotp.h	549;"	d
BM_OCOTP_LOCK_ROM5	regsocotp.h	542;"	d
BM_OCOTP_LOCK_ROM6	regsocotp.h	535;"	d
BM_OCOTP_LOCK_ROM7	regsocotp.h	524;"	d
BM_OCOTP_LOCK_ROM_SHADOW	regsocotp.h	647;"	d
BM_OCOTP_LOCK_UN0	regsocotp.h	633;"	d
BM_OCOTP_LOCK_UN1	regsocotp.h	626;"	d
BM_OCOTP_LOCK_UN2	regsocotp.h	619;"	d
BM_OCOTP_LOCK_UNALLOCATED	regsocotp.h	640;"	d
BM_OCOTP_OPSn_BITS	regsocotp.h	758;"	d
BM_OCOTP_ROMn_BITS	regsocotp.h	852;"	d
BM_OCOTP_SWCAP_BITS	regsocotp.h	397;"	d
BM_OCOTP_UNn_BITS	regsocotp.h	803;"	d
BM_OCOTP_VERSION_MAJOR	regsocotp.h	902;"	d
BM_OCOTP_VERSION_MINOR	regsocotp.h	913;"	d
BM_OCOTP_VERSION_STEP	regsocotp.h	920;"	d
BM_PINCTRL_CTRL_CLKGATE	regspinctrl.h	111;"	d
BM_PINCTRL_CTRL_IRQOUT0	regspinctrl.h	164;"	d
BM_PINCTRL_CTRL_IRQOUT1	regspinctrl.h	157;"	d
BM_PINCTRL_CTRL_IRQOUT2	regspinctrl.h	150;"	d
BM_PINCTRL_CTRL_PRESENT0	regspinctrl.h	143;"	d
BM_PINCTRL_CTRL_PRESENT1	regspinctrl.h	136;"	d
BM_PINCTRL_CTRL_PRESENT2	regspinctrl.h	129;"	d
BM_PINCTRL_CTRL_PRESENT3	regspinctrl.h	122;"	d
BM_PINCTRL_CTRL_SFTRST	regspinctrl.h	96;"	d
BM_PINCTRL_DIN0_DIN	regspinctrl.h	5551;"	d
BM_PINCTRL_DIN1_DIN	regspinctrl.h	5596;"	d
BM_PINCTRL_DIN2_DIN	regspinctrl.h	5636;"	d
BM_PINCTRL_DOE0_DOE	regspinctrl.h	5687;"	d
BM_PINCTRL_DOE1_DOE	regspinctrl.h	5743;"	d
BM_PINCTRL_DOE2_DOE	regspinctrl.h	5794;"	d
BM_PINCTRL_DOUT0_DOUT	regspinctrl.h	5396;"	d
BM_PINCTRL_DOUT1_DOUT	regspinctrl.h	5452;"	d
BM_PINCTRL_DOUT2_DOUT	regspinctrl.h	5503;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN00_MA	regspinctrl.h	2045;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN01_MA	regspinctrl.h	2034;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN02_MA	regspinctrl.h	2023;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN03_MA	regspinctrl.h	2012;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN04_MA	regspinctrl.h	2001;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN05_MA	regspinctrl.h	1990;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN06_MA	regspinctrl.h	1979;"	d
BM_PINCTRL_DRIVE0_BANK0_PIN07_MA	regspinctrl.h	1968;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN16_MA	regspinctrl.h	3643;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN16_V	regspinctrl.h	3632;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN17_MA	regspinctrl.h	3621;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN17_V	regspinctrl.h	3610;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN18_MA	regspinctrl.h	3599;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN18_V	regspinctrl.h	3588;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN19_MA	regspinctrl.h	3577;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN19_V	regspinctrl.h	3566;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN20_MA	regspinctrl.h	3555;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN20_V	regspinctrl.h	3544;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN21_MA	regspinctrl.h	3533;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN21_V	regspinctrl.h	3522;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN22_MA	regspinctrl.h	3511;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN22_V	regspinctrl.h	3500;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN23_MA	regspinctrl.h	3489;"	d
BM_PINCTRL_DRIVE10_BANK2_PIN23_V	regspinctrl.h	3478;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN24_MA	regspinctrl.h	3858;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN24_V	regspinctrl.h	3847;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN25_MA	regspinctrl.h	3836;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN25_V	regspinctrl.h	3825;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN26_MA	regspinctrl.h	3814;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN26_V	regspinctrl.h	3803;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN27_MA	regspinctrl.h	3792;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN28_MA	regspinctrl.h	3781;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN29_MA	regspinctrl.h	3770;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN29_V	regspinctrl.h	3759;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN30_MA	regspinctrl.h	3748;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN30_V	regspinctrl.h	3737;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN31_MA	regspinctrl.h	3726;"	d
BM_PINCTRL_DRIVE11_BANK2_PIN31_V	regspinctrl.h	3715;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN00_MA	regspinctrl.h	4097;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN00_V	regspinctrl.h	4086;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN01_MA	regspinctrl.h	4075;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN01_V	regspinctrl.h	4064;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN02_MA	regspinctrl.h	4053;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN02_V	regspinctrl.h	4042;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN03_MA	regspinctrl.h	4031;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN03_V	regspinctrl.h	4020;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN04_MA	regspinctrl.h	4009;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN04_V	regspinctrl.h	3998;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN05_MA	regspinctrl.h	3987;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN05_V	regspinctrl.h	3976;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN06_MA	regspinctrl.h	3965;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN06_V	regspinctrl.h	3954;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN07_MA	regspinctrl.h	3943;"	d
BM_PINCTRL_DRIVE12_BANK3_PIN07_V	regspinctrl.h	3932;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN08_MA	regspinctrl.h	4336;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN08_V	regspinctrl.h	4325;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN09_MA	regspinctrl.h	4314;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN09_V	regspinctrl.h	4303;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN10_MA	regspinctrl.h	4292;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN10_V	regspinctrl.h	4281;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN11_MA	regspinctrl.h	4270;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN11_V	regspinctrl.h	4259;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN12_MA	regspinctrl.h	4248;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN12_V	regspinctrl.h	4237;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN13_MA	regspinctrl.h	4226;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN13_V	regspinctrl.h	4215;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN14_MA	regspinctrl.h	4204;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN14_V	regspinctrl.h	4193;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN15_MA	regspinctrl.h	4182;"	d
BM_PINCTRL_DRIVE13_BANK3_PIN15_V	regspinctrl.h	4171;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN16_MA	regspinctrl.h	4526;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN16_V	regspinctrl.h	4515;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN17_MA	regspinctrl.h	4504;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN17_V	regspinctrl.h	4493;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN18_MA	regspinctrl.h	4482;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN18_V	regspinctrl.h	4471;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN19_MA	regspinctrl.h	4460;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN19_V	regspinctrl.h	4449;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN20_MA	regspinctrl.h	4438;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN20_V	regspinctrl.h	4427;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN21_MA	regspinctrl.h	4416;"	d
BM_PINCTRL_DRIVE14_BANK3_PIN21_V	regspinctrl.h	4405;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN08_MA	regspinctrl.h	2188;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN09_MA	regspinctrl.h	2177;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN10_MA	regspinctrl.h	2166;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN11_MA	regspinctrl.h	2155;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN12_MA	regspinctrl.h	2144;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN13_MA	regspinctrl.h	2133;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN14_MA	regspinctrl.h	2122;"	d
BM_PINCTRL_DRIVE1_BANK0_PIN15_MA	regspinctrl.h	2111;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN16_MA	regspinctrl.h	2331;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN17_MA	regspinctrl.h	2320;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN18_MA	regspinctrl.h	2309;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN19_MA	regspinctrl.h	2298;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN20_MA	regspinctrl.h	2287;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN21_MA	regspinctrl.h	2276;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN22_MA	regspinctrl.h	2265;"	d
BM_PINCTRL_DRIVE2_BANK0_PIN23_MA	regspinctrl.h	2254;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN24_MA	regspinctrl.h	2474;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN25_MA	regspinctrl.h	2463;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN26_MA	regspinctrl.h	2452;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN27_MA	regspinctrl.h	2441;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN28_MA	regspinctrl.h	2430;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN29_MA	regspinctrl.h	2419;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN30_MA	regspinctrl.h	2408;"	d
BM_PINCTRL_DRIVE3_BANK0_PIN31_MA	regspinctrl.h	2397;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN00_MA	regspinctrl.h	2617;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN01_MA	regspinctrl.h	2606;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN02_MA	regspinctrl.h	2595;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN03_MA	regspinctrl.h	2584;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN04_MA	regspinctrl.h	2573;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN05_MA	regspinctrl.h	2562;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN06_MA	regspinctrl.h	2551;"	d
BM_PINCTRL_DRIVE4_BANK1_PIN07_MA	regspinctrl.h	2540;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN08_MA	regspinctrl.h	2760;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN09_MA	regspinctrl.h	2749;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN10_MA	regspinctrl.h	2738;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN11_MA	regspinctrl.h	2727;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN12_MA	regspinctrl.h	2716;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN13_MA	regspinctrl.h	2705;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN14_MA	regspinctrl.h	2694;"	d
BM_PINCTRL_DRIVE5_BANK1_PIN15_MA	regspinctrl.h	2683;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN16_MA	regspinctrl.h	2903;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN17_MA	regspinctrl.h	2892;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN18_MA	regspinctrl.h	2881;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN19_MA	regspinctrl.h	2870;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN20_MA	regspinctrl.h	2859;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN21_MA	regspinctrl.h	2848;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN22_MA	regspinctrl.h	2837;"	d
BM_PINCTRL_DRIVE6_BANK1_PIN23_MA	regspinctrl.h	2826;"	d
BM_PINCTRL_DRIVE7_BANK1_PIN24_MA	regspinctrl.h	3034;"	d
BM_PINCTRL_DRIVE7_BANK1_PIN25_MA	regspinctrl.h	3023;"	d
BM_PINCTRL_DRIVE7_BANK1_PIN26_MA	regspinctrl.h	3012;"	d
BM_PINCTRL_DRIVE7_BANK1_PIN27_MA	regspinctrl.h	3001;"	d
BM_PINCTRL_DRIVE7_BANK1_PIN28_MA	regspinctrl.h	2990;"	d
BM_PINCTRL_DRIVE7_BANK1_PIN29_MA	regspinctrl.h	2979;"	d
BM_PINCTRL_DRIVE7_BANK1_PIN30_MA	regspinctrl.h	2968;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN00_MA	regspinctrl.h	3177;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN01_MA	regspinctrl.h	3166;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN02_MA	regspinctrl.h	3155;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN03_MA	regspinctrl.h	3144;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN04_MA	regspinctrl.h	3133;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN05_MA	regspinctrl.h	3122;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN06_MA	regspinctrl.h	3111;"	d
BM_PINCTRL_DRIVE8_BANK2_PIN07_MA	regspinctrl.h	3100;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN08_MA	regspinctrl.h	3404;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN09_MA	regspinctrl.h	3393;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN09_V	regspinctrl.h	3382;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN10_MA	regspinctrl.h	3371;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN10_V	regspinctrl.h	3360;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN11_MA	regspinctrl.h	3349;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN11_V	regspinctrl.h	3338;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN12_MA	regspinctrl.h	3327;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN12_V	regspinctrl.h	3316;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN13_MA	regspinctrl.h	3305;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN13_V	regspinctrl.h	3294;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN14_MA	regspinctrl.h	3283;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN14_V	regspinctrl.h	3272;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN15_MA	regspinctrl.h	3261;"	d
BM_PINCTRL_DRIVE9_BANK2_PIN15_V	regspinctrl.h	3250;"	d
BM_PINCTRL_IRQEN0_IRQEN	regspinctrl.h	6011;"	d
BM_PINCTRL_IRQEN1_IRQEN	regspinctrl.h	6067;"	d
BM_PINCTRL_IRQEN2_IRQEN	regspinctrl.h	6118;"	d
BM_PINCTRL_IRQLEVEL0_IRQLEVEL	regspinctrl.h	6173;"	d
BM_PINCTRL_IRQLEVEL1_IRQLEVEL	regspinctrl.h	6229;"	d
BM_PINCTRL_IRQLEVEL2_IRQLEVEL	regspinctrl.h	6280;"	d
BM_PINCTRL_IRQPOL0_IRQPOL	regspinctrl.h	6335;"	d
BM_PINCTRL_IRQPOL1_IRQPOL	regspinctrl.h	6391;"	d
BM_PINCTRL_IRQPOL2_IRQPOL	regspinctrl.h	6442;"	d
BM_PINCTRL_IRQSTAT0_IRQSTAT	regspinctrl.h	6497;"	d
BM_PINCTRL_IRQSTAT1_IRQSTAT	regspinctrl.h	6553;"	d
BM_PINCTRL_IRQSTAT2_IRQSTAT	regspinctrl.h	6604;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN00	regspinctrl.h	395;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN01	regspinctrl.h	384;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN02	regspinctrl.h	373;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN03	regspinctrl.h	362;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN04	regspinctrl.h	351;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN05	regspinctrl.h	340;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN06	regspinctrl.h	329;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN07	regspinctrl.h	318;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN08	regspinctrl.h	307;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN09	regspinctrl.h	296;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN10	regspinctrl.h	285;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN11	regspinctrl.h	274;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN12	regspinctrl.h	263;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN13	regspinctrl.h	252;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN14	regspinctrl.h	241;"	d
BM_PINCTRL_MUXSEL0_BANK0_PIN15	regspinctrl.h	226;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN16	regspinctrl.h	630;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN17	regspinctrl.h	619;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN18	regspinctrl.h	608;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN19	regspinctrl.h	597;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN20	regspinctrl.h	586;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN21	regspinctrl.h	575;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN22	regspinctrl.h	564;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN23	regspinctrl.h	553;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN24	regspinctrl.h	542;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN25	regspinctrl.h	531;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN26	regspinctrl.h	520;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN27	regspinctrl.h	509;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN28	regspinctrl.h	498;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN29	regspinctrl.h	487;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN30	regspinctrl.h	476;"	d
BM_PINCTRL_MUXSEL1_BANK0_PIN31	regspinctrl.h	461;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN00	regspinctrl.h	865;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN01	regspinctrl.h	854;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN02	regspinctrl.h	843;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN03	regspinctrl.h	832;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN04	regspinctrl.h	821;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN05	regspinctrl.h	810;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN06	regspinctrl.h	799;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN07	regspinctrl.h	788;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN08	regspinctrl.h	777;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN09	regspinctrl.h	766;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN10	regspinctrl.h	755;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN11	regspinctrl.h	744;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN12	regspinctrl.h	733;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN13	regspinctrl.h	722;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN14	regspinctrl.h	711;"	d
BM_PINCTRL_MUXSEL2_BANK1_PIN15	regspinctrl.h	696;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN16	regspinctrl.h	1085;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN17	regspinctrl.h	1074;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN18	regspinctrl.h	1063;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN19	regspinctrl.h	1052;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN20	regspinctrl.h	1041;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN21	regspinctrl.h	1030;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN22	regspinctrl.h	1019;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN23	regspinctrl.h	1008;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN24	regspinctrl.h	997;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN25	regspinctrl.h	986;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN26	regspinctrl.h	975;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN27	regspinctrl.h	964;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN28	regspinctrl.h	953;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN29	regspinctrl.h	942;"	d
BM_PINCTRL_MUXSEL3_BANK1_PIN30	regspinctrl.h	931;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN00	regspinctrl.h	1320;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN01	regspinctrl.h	1309;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN02	regspinctrl.h	1298;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN03	regspinctrl.h	1287;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN04	regspinctrl.h	1276;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN05	regspinctrl.h	1265;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN06	regspinctrl.h	1254;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN07	regspinctrl.h	1243;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN08	regspinctrl.h	1232;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN09	regspinctrl.h	1221;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN10	regspinctrl.h	1210;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN11	regspinctrl.h	1199;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN12	regspinctrl.h	1188;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN13	regspinctrl.h	1177;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN14	regspinctrl.h	1166;"	d
BM_PINCTRL_MUXSEL4_BANK2_PIN15	regspinctrl.h	1151;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN16	regspinctrl.h	1555;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN17	regspinctrl.h	1544;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN18	regspinctrl.h	1533;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN19	regspinctrl.h	1522;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN20	regspinctrl.h	1511;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN21	regspinctrl.h	1500;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN22	regspinctrl.h	1489;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN23	regspinctrl.h	1478;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN24	regspinctrl.h	1467;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN25	regspinctrl.h	1456;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN26	regspinctrl.h	1445;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN27	regspinctrl.h	1434;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN28	regspinctrl.h	1423;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN29	regspinctrl.h	1412;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN30	regspinctrl.h	1401;"	d
BM_PINCTRL_MUXSEL5_BANK2_PIN31	regspinctrl.h	1386;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN00	regspinctrl.h	1790;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN01	regspinctrl.h	1779;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN02	regspinctrl.h	1768;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN03	regspinctrl.h	1757;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN04	regspinctrl.h	1746;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN05	regspinctrl.h	1735;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN06	regspinctrl.h	1724;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN07	regspinctrl.h	1713;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN08	regspinctrl.h	1702;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN09	regspinctrl.h	1691;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN10	regspinctrl.h	1680;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN11	regspinctrl.h	1669;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN12	regspinctrl.h	1658;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN13	regspinctrl.h	1647;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN14	regspinctrl.h	1636;"	d
BM_PINCTRL_MUXSEL6_BANK3_PIN15	regspinctrl.h	1621;"	d
BM_PINCTRL_MUXSEL7_BANK3_PIN16	regspinctrl.h	1902;"	d
BM_PINCTRL_MUXSEL7_BANK3_PIN17	regspinctrl.h	1891;"	d
BM_PINCTRL_MUXSEL7_BANK3_PIN18	regspinctrl.h	1880;"	d
BM_PINCTRL_MUXSEL7_BANK3_PIN19	regspinctrl.h	1869;"	d
BM_PINCTRL_MUXSEL7_BANK3_PIN20	regspinctrl.h	1858;"	d
BM_PINCTRL_MUXSEL7_BANK3_PIN21	regspinctrl.h	1847;"	d
BM_PINCTRL_PIN2IRQ0_PIN2IRQ	regspinctrl.h	5849;"	d
BM_PINCTRL_PIN2IRQ1_PIN2IRQ	regspinctrl.h	5905;"	d
BM_PINCTRL_PIN2IRQ2_PIN2IRQ	regspinctrl.h	5956;"	d
BM_PINCTRL_PULL0_BANK0_PIN00	regspinctrl.h	4860;"	d
BM_PINCTRL_PULL0_BANK0_PIN01	regspinctrl.h	4849;"	d
BM_PINCTRL_PULL0_BANK0_PIN02	regspinctrl.h	4838;"	d
BM_PINCTRL_PULL0_BANK0_PIN03	regspinctrl.h	4827;"	d
BM_PINCTRL_PULL0_BANK0_PIN04	regspinctrl.h	4816;"	d
BM_PINCTRL_PULL0_BANK0_PIN05	regspinctrl.h	4805;"	d
BM_PINCTRL_PULL0_BANK0_PIN06	regspinctrl.h	4794;"	d
BM_PINCTRL_PULL0_BANK0_PIN07	regspinctrl.h	4783;"	d
BM_PINCTRL_PULL0_BANK0_PIN08	regspinctrl.h	4772;"	d
BM_PINCTRL_PULL0_BANK0_PIN09	regspinctrl.h	4761;"	d
BM_PINCTRL_PULL0_BANK0_PIN10	regspinctrl.h	4750;"	d
BM_PINCTRL_PULL0_BANK0_PIN11	regspinctrl.h	4739;"	d
BM_PINCTRL_PULL0_BANK0_PIN15	regspinctrl.h	4728;"	d
BM_PINCTRL_PULL0_BANK0_PIN18	regspinctrl.h	4717;"	d
BM_PINCTRL_PULL0_BANK0_PIN19	regspinctrl.h	4706;"	d
BM_PINCTRL_PULL0_BANK0_PIN20	regspinctrl.h	4695;"	d
BM_PINCTRL_PULL0_BANK0_PIN21	regspinctrl.h	4684;"	d
BM_PINCTRL_PULL0_BANK0_PIN22	regspinctrl.h	4673;"	d
BM_PINCTRL_PULL0_BANK0_PIN26	regspinctrl.h	4662;"	d
BM_PINCTRL_PULL0_BANK0_PIN27	regspinctrl.h	4651;"	d
BM_PINCTRL_PULL0_BANK0_PIN28	regspinctrl.h	4640;"	d
BM_PINCTRL_PULL0_BANK0_PIN29	regspinctrl.h	4629;"	d
BM_PINCTRL_PULL0_BANK0_PIN30	regspinctrl.h	4618;"	d
BM_PINCTRL_PULL0_BANK0_PIN31	regspinctrl.h	4603;"	d
BM_PINCTRL_PULL1_BANK1_PIN18	regspinctrl.h	4939;"	d
BM_PINCTRL_PULL1_BANK1_PIN22	regspinctrl.h	4928;"	d
BM_PINCTRL_PULL1_BANK1_PIN28	regspinctrl.h	4917;"	d
BM_PINCTRL_PULL2_BANK2_PIN00	regspinctrl.h	5089;"	d
BM_PINCTRL_PULL2_BANK2_PIN01	regspinctrl.h	5078;"	d
BM_PINCTRL_PULL2_BANK2_PIN02	regspinctrl.h	5067;"	d
BM_PINCTRL_PULL2_BANK2_PIN03	regspinctrl.h	5056;"	d
BM_PINCTRL_PULL2_BANK2_PIN04	regspinctrl.h	5045;"	d
BM_PINCTRL_PULL2_BANK2_PIN05	regspinctrl.h	5034;"	d
BM_PINCTRL_PULL2_BANK2_PIN08	regspinctrl.h	5023;"	d
BM_PINCTRL_PULL2_BANK2_PIN27	regspinctrl.h	5012;"	d
BM_PINCTRL_PULL2_BANK2_PIN28	regspinctrl.h	5001;"	d
BM_PINCTRL_PULL3_BANK3_PIN00	regspinctrl.h	5345;"	d
BM_PINCTRL_PULL3_BANK3_PIN01	regspinctrl.h	5334;"	d
BM_PINCTRL_PULL3_BANK3_PIN02	regspinctrl.h	5323;"	d
BM_PINCTRL_PULL3_BANK3_PIN03	regspinctrl.h	5312;"	d
BM_PINCTRL_PULL3_BANK3_PIN04	regspinctrl.h	5301;"	d
BM_PINCTRL_PULL3_BANK3_PIN05	regspinctrl.h	5290;"	d
BM_PINCTRL_PULL3_BANK3_PIN06	regspinctrl.h	5279;"	d
BM_PINCTRL_PULL3_BANK3_PIN07	regspinctrl.h	5268;"	d
BM_PINCTRL_PULL3_BANK3_PIN08	regspinctrl.h	5257;"	d
BM_PINCTRL_PULL3_BANK3_PIN09	regspinctrl.h	5246;"	d
BM_PINCTRL_PULL3_BANK3_PIN10	regspinctrl.h	5235;"	d
BM_PINCTRL_PULL3_BANK3_PIN11	regspinctrl.h	5224;"	d
BM_PINCTRL_PULL3_BANK3_PIN12	regspinctrl.h	5213;"	d
BM_PINCTRL_PULL3_BANK3_PIN13	regspinctrl.h	5202;"	d
BM_PINCTRL_PULL3_BANK3_PIN14	regspinctrl.h	5191;"	d
BM_PINCTRL_PULL3_BANK3_PIN15	regspinctrl.h	5180;"	d
BM_PINCTRL_PULL3_BANK3_PIN16	regspinctrl.h	5169;"	d
BM_PINCTRL_PULL3_BANK3_PIN17	regspinctrl.h	5158;"	d
BM_POWER_5VCTRL_CHARGE_4P2_ILIMIT	regspower.h	502;"	d
BM_POWER_5VCTRL_DCDC_XFER	regspower.h	546;"	d
BM_POWER_5VCTRL_ENABLE_DCDC	regspower.h	601;"	d
BM_POWER_5VCTRL_ENABLE_LINREG_ILIMIT	regspower.h	535;"	d
BM_POWER_5VCTRL_HEADROOM_ADJ	regspower.h	480;"	d
BM_POWER_5VCTRL_ILIMIT_EQ_ZERO	regspower.h	579;"	d
BM_POWER_5VCTRL_PWDN_5VBRNOUT	regspower.h	524;"	d
BM_POWER_5VCTRL_PWD_CHARGE_4P2	regspower.h	491;"	d
BM_POWER_5VCTRL_PWRUP_VBUS_CMPS	regspower.h	590;"	d
BM_POWER_5VCTRL_VBUSDROOP_TRSH	regspower.h	469;"	d
BM_POWER_5VCTRL_VBUSVALID_5VDETECT	regspower.h	557;"	d
BM_POWER_5VCTRL_VBUSVALID_TO_B	regspower.h	568;"	d
BM_POWER_5VCTRL_VBUSVALID_TRSH	regspower.h	513;"	d
BM_POWER_BATTMONITOR_BATT_VAL	regspower.h	2276;"	d
BM_POWER_BATTMONITOR_BRWNOUT_LVL	regspower.h	2320;"	d
BM_POWER_BATTMONITOR_BRWNOUT_PWD	regspower.h	2309;"	d
BM_POWER_BATTMONITOR_EN_BATADJ	regspower.h	2287;"	d
BM_POWER_BATTMONITOR_PWDN_BATTBRNOUT	regspower.h	2298;"	d
BM_POWER_CHARGE_ADJ_VOLT	regspower.h	885;"	d
BM_POWER_CHARGE_BATTCHRG_I	regspower.h	984;"	d
BM_POWER_CHARGE_CHRG_STS_OFF	regspower.h	940;"	d
BM_POWER_CHARGE_ENABLE_CHARGER_RESISTORS	regspower.h	918;"	d
BM_POWER_CHARGE_ENABLE_FAULT_DETECT	regspower.h	929;"	d
BM_POWER_CHARGE_ENABLE_LOAD	regspower.h	907;"	d
BM_POWER_CHARGE_PWD_BATTCHRG	regspower.h	962;"	d
BM_POWER_CHARGE_RSRVD3	regspower.h	896;"	d
BM_POWER_CHARGE_STOP_ILIMIT	regspower.h	973;"	d
BM_POWER_CHARGE_USE_EXTERN_R	regspower.h	951;"	d
BM_POWER_CTRL_BATT_BO_IRQ	regspower.h	258;"	d
BM_POWER_CTRL_CLKGATE	regspower.h	115;"	d
BM_POWER_CTRL_DCDC4P2_BO_IRQ	regspower.h	137;"	d
BM_POWER_CTRL_DC_OK_IRQ	regspower.h	236;"	d
BM_POWER_CTRL_ENIRQBATT_BO	regspower.h	269;"	d
BM_POWER_CTRL_ENIRQ_DCDC4P2_BO	regspower.h	148;"	d
BM_POWER_CTRL_ENIRQ_DC_OK	regspower.h	247;"	d
BM_POWER_CTRL_ENIRQ_PSWITCH	regspower.h	214;"	d
BM_POWER_CTRL_ENIRQ_VBUS_VALID	regspower.h	368;"	d
BM_POWER_CTRL_ENIRQ_VDD5V_DROOP	regspower.h	170;"	d
BM_POWER_CTRL_ENIRQ_VDD5V_GT_VDDIO	regspower.h	401;"	d
BM_POWER_CTRL_ENIRQ_VDDA_BO	regspower.h	313;"	d
BM_POWER_CTRL_ENIRQ_VDDD_BO	regspower.h	335;"	d
BM_POWER_CTRL_ENIRQ_VDDIO_BO	regspower.h	291;"	d
BM_POWER_CTRL_POLARITY_DC_OK	regspower.h	225;"	d
BM_POWER_CTRL_POLARITY_PSWITCH	regspower.h	203;"	d
BM_POWER_CTRL_POLARITY_VBUSVALID	regspower.h	346;"	d
BM_POWER_CTRL_POLARITY_VDD5V_GT_VDDIO	regspower.h	379;"	d
BM_POWER_CTRL_PSWITCH_IRQ	regspower.h	181;"	d
BM_POWER_CTRL_PSWITCH_IRQ_SRC	regspower.h	192;"	d
BM_POWER_CTRL_PSWITCH_MID_TRAN	regspower.h	126;"	d
BM_POWER_CTRL_VBUSVALID_IRQ	regspower.h	357;"	d
BM_POWER_CTRL_VDD5V_DROOP_IRQ	regspower.h	159;"	d
BM_POWER_CTRL_VDD5V_GT_VDDIO_IRQ	regspower.h	390;"	d
BM_POWER_CTRL_VDDA_BO_IRQ	regspower.h	302;"	d
BM_POWER_CTRL_VDDD_BO_IRQ	regspower.h	324;"	d
BM_POWER_CTRL_VDDIO_BO_IRQ	regspower.h	280;"	d
BM_POWER_DCDC4P2_BO	regspower.h	1600;"	d
BM_POWER_DCDC4P2_CMPTRIP	regspower.h	1611;"	d
BM_POWER_DCDC4P2_DROPOUT_CTRL	regspower.h	1519;"	d
BM_POWER_DCDC4P2_ENABLE_4P2	regspower.h	1545;"	d
BM_POWER_DCDC4P2_ENABLE_DCDC	regspower.h	1556;"	d
BM_POWER_DCDC4P2_HYST_DIR	regspower.h	1567;"	d
BM_POWER_DCDC4P2_HYST_THRESH	regspower.h	1578;"	d
BM_POWER_DCDC4P2_ISTEAL_THRESH	regspower.h	1534;"	d
BM_POWER_DCDC4P2_TRG	regspower.h	1589;"	d
BM_POWER_DCLIMITS_NEGLIMIT	regspower.h	1771;"	d
BM_POWER_DCLIMITS_POSLIMIT_BUCK	regspower.h	1760;"	d
BM_POWER_DEBUG_AVALIDPIOLOCK	regspower.h	2468;"	d
BM_POWER_DEBUG_BVALIDPIOLOCK	regspower.h	2479;"	d
BM_POWER_DEBUG_SESSENDPIOLOCK	regspower.h	2490;"	d
BM_POWER_DEBUG_VBUSVALIDPIOLOCK	regspower.h	2457;"	d
BM_POWER_LOOPCTRL_CM_HYST_THRESH	regspower.h	1879;"	d
BM_POWER_LOOPCTRL_DC_C	regspower.h	1945;"	d
BM_POWER_LOOPCTRL_DC_FF	regspower.h	1923;"	d
BM_POWER_LOOPCTRL_DC_R	regspower.h	1934;"	d
BM_POWER_LOOPCTRL_DF_HYST_THRESH	regspower.h	1890;"	d
BM_POWER_LOOPCTRL_EN_CM_HYST	regspower.h	1857;"	d
BM_POWER_LOOPCTRL_EN_DF_HYST	regspower.h	1868;"	d
BM_POWER_LOOPCTRL_EN_RCSCALE	regspower.h	1912;"	d
BM_POWER_LOOPCTRL_HYST_SIGN	regspower.h	1846;"	d
BM_POWER_LOOPCTRL_RCSCALE_THRESH	regspower.h	1901;"	d
BM_POWER_LOOPCTRL_TOGGLE_DIF	regspower.h	1835;"	d
BM_POWER_MINPWR_DC_HALFCLK	regspower.h	821;"	d
BM_POWER_MINPWR_DC_STOPCLK	regspower.h	799;"	d
BM_POWER_MINPWR_DOUBLE_FETS	regspower.h	755;"	d
BM_POWER_MINPWR_ENABLE_OSC	regspower.h	722;"	d
BM_POWER_MINPWR_EN_DC_PFM	regspower.h	810;"	d
BM_POWER_MINPWR_HALF_FETS	regspower.h	766;"	d
BM_POWER_MINPWR_LESSANA_I	regspower.h	777;"	d
BM_POWER_MINPWR_LOWPWR_4P2	regspower.h	667;"	d
BM_POWER_MINPWR_PWD_ANA_CMPS	regspower.h	711;"	d
BM_POWER_MINPWR_PWD_BO	regspower.h	689;"	d
BM_POWER_MINPWR_PWD_XTAL24	regspower.h	788;"	d
BM_POWER_MINPWR_SELECT_OSC	regspower.h	733;"	d
BM_POWER_MINPWR_USE_VDDXTAL_VBG	regspower.h	700;"	d
BM_POWER_MINPWR_VBG_OFF	regspower.h	744;"	d
BM_POWER_MINPWR_VDAC_DUMP_CTRL	regspower.h	678;"	d
BM_POWER_MISC_DELAY_TIMING	regspower.h	1686;"	d
BM_POWER_MISC_FREQSEL	regspower.h	1664;"	d
BM_POWER_MISC_RSRVD1	regspower.h	1675;"	d
BM_POWER_MISC_SEL_PLLCLK	regspower.h	1708;"	d
BM_POWER_MISC_TEST	regspower.h	1697;"	d
BM_POWER_RESET_PWD	regspower.h	2402;"	d
BM_POWER_RESET_PWD_OFF	regspower.h	2391;"	d
BM_POWER_RESET_UNLOCK	regspower.h	2374;"	d
BM_POWER_SPECIAL_TEST	regspower.h	2541;"	d
BM_POWER_SPEED_CTRL	regspower.h	2221;"	d
BM_POWER_SPEED_STATUS	regspower.h	2214;"	d
BM_POWER_STS_AVALID	regspower.h	2127;"	d
BM_POWER_STS_AVALID_STATUS	regspower.h	2029;"	d
BM_POWER_STS_BATT_BO	regspower.h	2057;"	d
BM_POWER_STS_BVALID	regspower.h	2138;"	d
BM_POWER_STS_BVALID_STATUS	regspower.h	2036;"	d
BM_POWER_STS_CHRGSTS	regspower.h	2071;"	d
BM_POWER_STS_DCDC_4P2_BO	regspower.h	2078;"	d
BM_POWER_STS_DC_OK	regspower.h	2085;"	d
BM_POWER_STS_PSWITCH	regspower.h	2022;"	d
BM_POWER_STS_PWRUP_SOURCE	regspower.h	2015;"	d
BM_POWER_STS_SESSEND	regspower.h	2160;"	d
BM_POWER_STS_SESSEND_STATUS	regspower.h	2050;"	d
BM_POWER_STS_VBUSVALID	regspower.h	2149;"	d
BM_POWER_STS_VBUSVALID_STATUS	regspower.h	2043;"	d
BM_POWER_STS_VDD5V_DROOP	regspower.h	2120;"	d
BM_POWER_STS_VDD5V_FAULT	regspower.h	2064;"	d
BM_POWER_STS_VDD5V_GT_VDDIO	regspower.h	2113;"	d
BM_POWER_STS_VDDA_BO	regspower.h	2099;"	d
BM_POWER_STS_VDDD_BO	regspower.h	2106;"	d
BM_POWER_STS_VDDIO_BO	regspower.h	2092;"	d
BM_POWER_VDDACTRL_BO_OFFSET	regspower.h	1237;"	d
BM_POWER_VDDACTRL_DISABLE_FET	regspower.h	1215;"	d
BM_POWER_VDDACTRL_DISABLE_STEPPING	regspower.h	1193;"	d
BM_POWER_VDDACTRL_ENABLE_LINREG	regspower.h	1204;"	d
BM_POWER_VDDACTRL_LINREG_OFFSET	regspower.h	1226;"	d
BM_POWER_VDDACTRL_PWDN_BRNOUT	regspower.h	1182;"	d
BM_POWER_VDDACTRL_TRG	regspower.h	1248;"	d
BM_POWER_VDDDCTRL_ADJTN	regspower.h	1043;"	d
BM_POWER_VDDDCTRL_BO_OFFSET	regspower.h	1113;"	d
BM_POWER_VDDDCTRL_DISABLE_FET	regspower.h	1091;"	d
BM_POWER_VDDDCTRL_DISABLE_STEPPING	regspower.h	1069;"	d
BM_POWER_VDDDCTRL_ENABLE_LINREG	regspower.h	1080;"	d
BM_POWER_VDDDCTRL_LINREG_OFFSET	regspower.h	1102;"	d
BM_POWER_VDDDCTRL_PWDN_BRNOUT	regspower.h	1058;"	d
BM_POWER_VDDDCTRL_TRG	regspower.h	1124;"	d
BM_POWER_VDDIOCTRL_ADJTN	regspower.h	1307;"	d
BM_POWER_VDDIOCTRL_BO_OFFSET	regspower.h	1362;"	d
BM_POWER_VDDIOCTRL_DISABLE_FET	regspower.h	1340;"	d
BM_POWER_VDDIOCTRL_DISABLE_STEPPING	regspower.h	1329;"	d
BM_POWER_VDDIOCTRL_LINREG_OFFSET	regspower.h	1351;"	d
BM_POWER_VDDIOCTRL_PWDN_BRNOUT	regspower.h	1318;"	d
BM_POWER_VDDIOCTRL_TRG	regspower.h	1373;"	d
BM_POWER_VDDMEMCTRL_ENABLE_ILIMIT	regspower.h	1437;"	d
BM_POWER_VDDMEMCTRL_ENABLE_LINREG	regspower.h	1448;"	d
BM_POWER_VDDMEMCTRL_PULLDOWN_ACTIVE	regspower.h	1426;"	d
BM_POWER_VDDMEMCTRL_TRG	regspower.h	1459;"	d
BM_POWER_VERSION_MAJOR	regspower.h	2591;"	d
BM_POWER_VERSION_MINOR	regspower.h	2602;"	d
BM_POWER_VERSION_STEP	regspower.h	2609;"	d
BM_UARTDBGCR_CTSEN	regsuartdbg.h	748;"	d
BM_UARTDBGCR_DTR	regsuartdbg.h	803;"	d
BM_UARTDBGCR_LBE	regsuartdbg.h	836;"	d
BM_UARTDBGCR_OUT1	regsuartdbg.h	781;"	d
BM_UARTDBGCR_OUT2	regsuartdbg.h	770;"	d
BM_UARTDBGCR_RESERVED	regsuartdbg.h	847;"	d
BM_UARTDBGCR_RTS	regsuartdbg.h	792;"	d
BM_UARTDBGCR_RTSEN	regsuartdbg.h	759;"	d
BM_UARTDBGCR_RXE	regsuartdbg.h	814;"	d
BM_UARTDBGCR_SIREN	regsuartdbg.h	865;"	d
BM_UARTDBGCR_SIRLP	regsuartdbg.h	854;"	d
BM_UARTDBGCR_TXE	regsuartdbg.h	825;"	d
BM_UARTDBGCR_UARTEN	regsuartdbg.h	876;"	d
BM_UARTDBGCR_UNAVAILABLE	regsuartdbg.h	737;"	d
BM_UARTDBGDMACR_DMAONERR	regsuartdbg.h	1739;"	d
BM_UARTDBGDMACR_RESERVED	regsuartdbg.h	1732;"	d
BM_UARTDBGDMACR_RXDMAE	regsuartdbg.h	1761;"	d
BM_UARTDBGDMACR_TXDMAE	regsuartdbg.h	1750;"	d
BM_UARTDBGDMACR_UNAVAILABLE	regsuartdbg.h	1721;"	d
BM_UARTDBGDR_BE	regsuartdbg.h	90;"	d
BM_UARTDBGDR_DATA	regsuartdbg.h	111;"	d
BM_UARTDBGDR_FE	regsuartdbg.h	104;"	d
BM_UARTDBGDR_OE	regsuartdbg.h	83;"	d
BM_UARTDBGDR_PE	regsuartdbg.h	97;"	d
BM_UARTDBGDR_RESERVED	regsuartdbg.h	76;"	d
BM_UARTDBGDR_UNAVAILABLE	regsuartdbg.h	65;"	d
BM_UARTDBGFBRD_BAUD_DIVFRAC	regsuartdbg.h	531;"	d
BM_UARTDBGFBRD_RESERVED	regsuartdbg.h	524;"	d
BM_UARTDBGFBRD_UNAVAILABLE	regsuartdbg.h	513;"	d
BM_UARTDBGFR_BUSY	regsuartdbg.h	326;"	d
BM_UARTDBGFR_CTS	regsuartdbg.h	347;"	d
BM_UARTDBGFR_DCD	regsuartdbg.h	333;"	d
BM_UARTDBGFR_DSR	regsuartdbg.h	340;"	d
BM_UARTDBGFR_RESERVED	regsuartdbg.h	284;"	d
BM_UARTDBGFR_RI	regsuartdbg.h	291;"	d
BM_UARTDBGFR_RXFE	regsuartdbg.h	319;"	d
BM_UARTDBGFR_RXFF	regsuartdbg.h	305;"	d
BM_UARTDBGFR_TXFE	regsuartdbg.h	298;"	d
BM_UARTDBGFR_TXFF	regsuartdbg.h	312;"	d
BM_UARTDBGFR_UNAVAILABLE	regsuartdbg.h	273;"	d
BM_UARTDBGIBRD_BAUD_DIVINT	regsuartdbg.h	463;"	d
BM_UARTDBGIBRD_UNAVAILABLE	regsuartdbg.h	452;"	d
BM_UARTDBGICR_BEIC	regsuartdbg.h	1531;"	d
BM_UARTDBGICR_CTSMIC	regsuartdbg.h	1619;"	d
BM_UARTDBGICR_DCDMIC	regsuartdbg.h	1608;"	d
BM_UARTDBGICR_DSRMIC	regsuartdbg.h	1597;"	d
BM_UARTDBGICR_FEIC	regsuartdbg.h	1553;"	d
BM_UARTDBGICR_OEIC	regsuartdbg.h	1520;"	d
BM_UARTDBGICR_PEIC	regsuartdbg.h	1542;"	d
BM_UARTDBGICR_RESERVED	regsuartdbg.h	1513;"	d
BM_UARTDBGICR_RIMIC	regsuartdbg.h	1630;"	d
BM_UARTDBGICR_RTIC	regsuartdbg.h	1564;"	d
BM_UARTDBGICR_RXIC	regsuartdbg.h	1586;"	d
BM_UARTDBGICR_TXIC	regsuartdbg.h	1575;"	d
BM_UARTDBGICR_UNAVAILABLE	regsuartdbg.h	1502;"	d
BM_UARTDBGIFLS_RESERVED	regsuartdbg.h	938;"	d
BM_UARTDBGIFLS_RXIFLSEL	regsuartdbg.h	945;"	d
BM_UARTDBGIFLS_TXIFLSEL	regsuartdbg.h	965;"	d
BM_UARTDBGIFLS_UNAVAILABLE	regsuartdbg.h	927;"	d
BM_UARTDBGILPR_ILPDVSR	regsuartdbg.h	403;"	d
BM_UARTDBGILPR_UNAVAILABLE	regsuartdbg.h	392;"	d
BM_UARTDBGIMSC_BEIM	regsuartdbg.h	1063;"	d
BM_UARTDBGIMSC_CTSMIM	regsuartdbg.h	1151;"	d
BM_UARTDBGIMSC_DCDMIM	regsuartdbg.h	1140;"	d
BM_UARTDBGIMSC_DSRMIM	regsuartdbg.h	1129;"	d
BM_UARTDBGIMSC_FEIM	regsuartdbg.h	1085;"	d
BM_UARTDBGIMSC_OEIM	regsuartdbg.h	1052;"	d
BM_UARTDBGIMSC_PEIM	regsuartdbg.h	1074;"	d
BM_UARTDBGIMSC_RESERVED	regsuartdbg.h	1045;"	d
BM_UARTDBGIMSC_RIMIM	regsuartdbg.h	1162;"	d
BM_UARTDBGIMSC_RTIM	regsuartdbg.h	1096;"	d
BM_UARTDBGIMSC_RXIM	regsuartdbg.h	1118;"	d
BM_UARTDBGIMSC_TXIM	regsuartdbg.h	1107;"	d
BM_UARTDBGIMSC_UNAVAILABLE	regsuartdbg.h	1034;"	d
BM_UARTDBGLCR_H_BRK	regsuartdbg.h	676;"	d
BM_UARTDBGLCR_H_EPS	regsuartdbg.h	654;"	d
BM_UARTDBGLCR_H_FEN	regsuartdbg.h	632;"	d
BM_UARTDBGLCR_H_PEN	regsuartdbg.h	665;"	d
BM_UARTDBGLCR_H_RESERVED	regsuartdbg.h	597;"	d
BM_UARTDBGLCR_H_SPS	regsuartdbg.h	604;"	d
BM_UARTDBGLCR_H_STP2	regsuartdbg.h	643;"	d
BM_UARTDBGLCR_H_UNAVAILABLE	regsuartdbg.h	586;"	d
BM_UARTDBGLCR_H_WLEN	regsuartdbg.h	615;"	d
BM_UARTDBGMIS_BEMIS	regsuartdbg.h	1383;"	d
BM_UARTDBGMIS_CTSMMIS	regsuartdbg.h	1439;"	d
BM_UARTDBGMIS_DCDMMIS	regsuartdbg.h	1432;"	d
BM_UARTDBGMIS_DSRMMIS	regsuartdbg.h	1425;"	d
BM_UARTDBGMIS_FEMIS	regsuartdbg.h	1397;"	d
BM_UARTDBGMIS_OEMIS	regsuartdbg.h	1376;"	d
BM_UARTDBGMIS_PEMIS	regsuartdbg.h	1390;"	d
BM_UARTDBGMIS_RESERVED	regsuartdbg.h	1369;"	d
BM_UARTDBGMIS_RIMMIS	regsuartdbg.h	1446;"	d
BM_UARTDBGMIS_RTMIS	regsuartdbg.h	1404;"	d
BM_UARTDBGMIS_RXMIS	regsuartdbg.h	1418;"	d
BM_UARTDBGMIS_TXMIS	regsuartdbg.h	1411;"	d
BM_UARTDBGMIS_UNAVAILABLE	regsuartdbg.h	1358;"	d
BM_UARTDBGRIS_BERIS	regsuartdbg.h	1243;"	d
BM_UARTDBGRIS_CTSRMIS	regsuartdbg.h	1299;"	d
BM_UARTDBGRIS_DCDRMIS	regsuartdbg.h	1292;"	d
BM_UARTDBGRIS_DSRRMIS	regsuartdbg.h	1285;"	d
BM_UARTDBGRIS_FERIS	regsuartdbg.h	1257;"	d
BM_UARTDBGRIS_OERIS	regsuartdbg.h	1236;"	d
BM_UARTDBGRIS_PERIS	regsuartdbg.h	1250;"	d
BM_UARTDBGRIS_RESERVED	regsuartdbg.h	1229;"	d
BM_UARTDBGRIS_RIRMIS	regsuartdbg.h	1306;"	d
BM_UARTDBGRIS_RTRIS	regsuartdbg.h	1264;"	d
BM_UARTDBGRIS_RXRIS	regsuartdbg.h	1278;"	d
BM_UARTDBGRIS_TXRIS	regsuartdbg.h	1271;"	d
BM_UARTDBGRIS_UNAVAILABLE	regsuartdbg.h	1218;"	d
BM_UARTDBGRSR_ECR_BE	regsuartdbg.h	197;"	d
BM_UARTDBGRSR_ECR_EC	regsuartdbg.h	175;"	d
BM_UARTDBGRSR_ECR_FE	regsuartdbg.h	219;"	d
BM_UARTDBGRSR_ECR_OE	regsuartdbg.h	186;"	d
BM_UARTDBGRSR_ECR_PE	regsuartdbg.h	208;"	d
BM_UARTDBGRSR_ECR_UNAVAILABLE	regsuartdbg.h	164;"	d
BM_USBPHY_CTRL_CLKGATE	regsusbphy.h	593;"	d
BM_USBPHY_CTRL_DATA_ON_LRADC	regsusbphy.h	622;"	d
BM_USBPHY_CTRL_DEVPLUGIN_IRQ	regsusbphy.h	633;"	d
BM_USBPHY_CTRL_DEVPLUGIN_POLARITY	regsusbphy.h	688;"	d
BM_USBPHY_CTRL_ENDEVPLUGINDETECT	regsusbphy.h	699;"	d
BM_USBPHY_CTRL_ENHOSTDISCONDETECT	regsusbphy.h	732;"	d
BM_USBPHY_CTRL_ENIRQDEVPLUGIN	regsusbphy.h	644;"	d
BM_USBPHY_CTRL_ENIRQHOSTDISCON	regsusbphy.h	721;"	d
BM_USBPHY_CTRL_ENIRQRESUMEDETECT	regsusbphy.h	666;"	d
BM_USBPHY_CTRL_ENOTGIDDETECT	regsusbphy.h	677;"	d
BM_USBPHY_CTRL_HOSTDISCONDETECT_IRQ	regsusbphy.h	710;"	d
BM_USBPHY_CTRL_HOST_FORCE_LS_SE0	regsusbphy.h	611;"	d
BM_USBPHY_CTRL_RESUME_IRQ	regsusbphy.h	655;"	d
BM_USBPHY_CTRL_SFTRST	regsusbphy.h	578;"	d
BM_USBPHY_CTRL_UTMI_SUSPENDM	regsusbphy.h	604;"	d
BM_USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT	regsusbphy.h	1110;"	d
BM_USBPHY_DEBUG0_STATUS_SQUELCH_COUNT	regsusbphy.h	1092;"	d
BM_USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT	regsusbphy.h	1103;"	d
BM_USBPHY_DEBUG1_DBG_ADDRESS	regsusbphy.h	1194;"	d
BM_USBPHY_DEBUG1_ENTAILADJVD	regsusbphy.h	1172;"	d
BM_USBPHY_DEBUG1_ENTX2TX	regsusbphy.h	1183;"	d
BM_USBPHY_DEBUG_CLKGATE	regsusbphy.h	926;"	d
BM_USBPHY_DEBUG_DEBUG_INTERFACE_HOLD	regsusbphy.h	1025;"	d
BM_USBPHY_DEBUG_ENHSTPULLDOWN	regsusbphy.h	1003;"	d
BM_USBPHY_DEBUG_ENSQUELCHRESET	regsusbphy.h	959;"	d
BM_USBPHY_DEBUG_ENTX2RXCOUNT	regsusbphy.h	981;"	d
BM_USBPHY_DEBUG_HOST_RESUME_DEBUG	regsusbphy.h	937;"	d
BM_USBPHY_DEBUG_HSTPULLDOWN	regsusbphy.h	1014;"	d
BM_USBPHY_DEBUG_OTGIDPIOLOCK	regsusbphy.h	1036;"	d
BM_USBPHY_DEBUG_SQUELCHRESETCOUNT	regsusbphy.h	970;"	d
BM_USBPHY_DEBUG_SQUELCHRESETLENGTH	regsusbphy.h	948;"	d
BM_USBPHY_DEBUG_TX2RXCOUNT	regsusbphy.h	992;"	d
BM_USBPHY_IP_ANALOG_TESTMODE	regsusbphy.h	1422;"	d
BM_USBPHY_IP_CP_SEL	regsusbphy.h	1384;"	d
BM_USBPHY_IP_DIV_SEL	regsusbphy.h	1352;"	d
BM_USBPHY_IP_EN_USB_CLKS	regsusbphy.h	1433;"	d
BM_USBPHY_IP_LFR_SEL	regsusbphy.h	1368;"	d
BM_USBPHY_IP_PLL_LOCKED	regsusbphy.h	1444;"	d
BM_USBPHY_IP_PLL_POWER	regsusbphy.h	1455;"	d
BM_USBPHY_IP_TSTI_TX_DM	regsusbphy.h	1411;"	d
BM_USBPHY_IP_TSTI_TX_DP	regsusbphy.h	1400;"	d
BM_USBPHY_PWD_RXPWD1PT1	regsusbphy.h	152;"	d
BM_USBPHY_PWD_RXPWDDIFF	regsusbphy.h	141;"	d
BM_USBPHY_PWD_RXPWDENV	regsusbphy.h	163;"	d
BM_USBPHY_PWD_RXPWDRX	regsusbphy.h	130;"	d
BM_USBPHY_PWD_TXPWDFS	regsusbphy.h	196;"	d
BM_USBPHY_PWD_TXPWDIBIAS	regsusbphy.h	185;"	d
BM_USBPHY_PWD_TXPWDV2I	regsusbphy.h	174;"	d
BM_USBPHY_RX_DISCONADJ	regsusbphy.h	440;"	d
BM_USBPHY_RX_ENVADJ	regsusbphy.h	451;"	d
BM_USBPHY_RX_RXDBYPASS	regsusbphy.h	429;"	d
BM_USBPHY_STATUS_DEVPLUGIN_STATUS	regsusbphy.h	817;"	d
BM_USBPHY_STATUS_HOSTDISCONDETECT_STATUS	regsusbphy.h	824;"	d
BM_USBPHY_STATUS_OTGID_STATUS	regsusbphy.h	806;"	d
BM_USBPHY_STATUS_RESUME_STATUS	regsusbphy.h	799;"	d
BM_USBPHY_TX_D_CAL	regsusbphy.h	356;"	d
BM_USBPHY_TX_TXCAL45DN	regsusbphy.h	345;"	d
BM_USBPHY_TX_TXCAL45DP	regsusbphy.h	323;"	d
BM_USBPHY_TX_TXENCAL45DN	regsusbphy.h	334;"	d
BM_USBPHY_TX_TXENCAL45DP	regsusbphy.h	312;"	d
BM_USBPHY_TX_USBPHY_TX_EDGECTRL	regsusbphy.h	279;"	d
BM_USBPHY_TX_USBPHY_TX_SYNC_INVERT	regsusbphy.h	290;"	d
BM_USBPHY_TX_USBPHY_TX_SYNC_MUX	regsusbphy.h	301;"	d
BM_USBPHY_VERSION_MAJOR	regsusbphy.h	1249;"	d
BM_USBPHY_VERSION_MINOR	regsusbphy.h	1260;"	d
BM_USBPHY_VERSION_STEP	regsusbphy.h	1267;"	d
BO	regspower.h	/^        unsigned BO             :  5;$/;"	m	struct:__anon430::__anon431
BOARDID_DEVBOARD	bsp_cfg.h	135;"	d
BOARDID_EVKBOARD_A	bsp_cfg.h	136;"	d
BOARDID_EVKBOARD_B	bsp_cfg.h	137;"	d
BO_OFFSET	regspower.h	/^        unsigned BO_OFFSET         :  3;$/;"	m	struct:__anon422::__anon423
BO_OFFSET	regspower.h	/^        unsigned BO_OFFSET         :  3;$/;"	m	struct:__anon424::__anon425
BO_OFFSET	regspower.h	/^        unsigned BO_OFFSET         :  3;$/;"	m	struct:__anon426::__anon427
BPTR_BPHW	dm9000x.h	121;"	d
BPTR_JPT_200US	dm9000x.h	122;"	d
BPTR_JPT_600US	dm9000x.h	123;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_CPU	regsclkctrl.h	1849;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_EMI	regsclkctrl.h	1860;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_ETM	regsclkctrl.h	1838;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_GPMI	regsclkctrl.h	1882;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_IR	regsclkctrl.h	1893;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_PIX	regsclkctrl.h	1904;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_SAIF	regsclkctrl.h	1915;"	d
BP_CLKCTRL_CLKSEQ_BYPASS_SSP	regsclkctrl.h	1871;"	d
BP_CLKCTRL_CPU_BUSY_REF_CPU	regsclkctrl.h	292;"	d
BP_CLKCTRL_CPU_BUSY_REF_XTAL	regsclkctrl.h	285;"	d
BP_CLKCTRL_CPU_DIV_CPU	regsclkctrl.h	343;"	d
BP_CLKCTRL_CPU_DIV_CPU_FRAC_EN	regsclkctrl.h	332;"	d
BP_CLKCTRL_CPU_DIV_XTAL	regsclkctrl.h	310;"	d
BP_CLKCTRL_CPU_DIV_XTAL_FRAC_EN	regsclkctrl.h	299;"	d
BP_CLKCTRL_CPU_INTERRUPT_WAIT	regsclkctrl.h	321;"	d
BP_CLKCTRL_EMI_BUSY_DCC_RESYNC	regsclkctrl.h	1170;"	d
BP_CLKCTRL_EMI_BUSY_REF_CPU	regsclkctrl.h	1156;"	d
BP_CLKCTRL_EMI_BUSY_REF_EMI	regsclkctrl.h	1149;"	d
BP_CLKCTRL_EMI_BUSY_REF_XTAL	regsclkctrl.h	1142;"	d
BP_CLKCTRL_EMI_BUSY_SYNC_MODE	regsclkctrl.h	1163;"	d
BP_CLKCTRL_EMI_CLKGATE	regsclkctrl.h	1116;"	d
BP_CLKCTRL_EMI_DCC_RESYNC_ENABLE	regsclkctrl.h	1177;"	d
BP_CLKCTRL_EMI_DIV_EMI	regsclkctrl.h	1199;"	d
BP_CLKCTRL_EMI_DIV_XTAL	regsclkctrl.h	1188;"	d
BP_CLKCTRL_EMI_SYNC_MODE_EN	regsclkctrl.h	1131;"	d
BP_CLKCTRL_ETM_BUSY	regsclkctrl.h	1525;"	d
BP_CLKCTRL_ETM_CLKGATE	regsclkctrl.h	1510;"	d
BP_CLKCTRL_ETM_DIV	regsclkctrl.h	1543;"	d
BP_CLKCTRL_ETM_DIV_FRAC_EN	regsclkctrl.h	1532;"	d
BP_CLKCTRL_FRAC1_CLKGATEVID	regsclkctrl.h	1767;"	d
BP_CLKCTRL_FRAC1_VID_STABLE	regsclkctrl.h	1782;"	d
BP_CLKCTRL_FRAC_CLKGATECPU	regsclkctrl.h	1696;"	d
BP_CLKCTRL_FRAC_CLKGATEEMI	regsclkctrl.h	1667;"	d
BP_CLKCTRL_FRAC_CLKGATEIO	regsclkctrl.h	1605;"	d
BP_CLKCTRL_FRAC_CLKGATEPIX	regsclkctrl.h	1638;"	d
BP_CLKCTRL_FRAC_CPUFRAC	regsclkctrl.h	1714;"	d
BP_CLKCTRL_FRAC_CPU_STABLE	regsclkctrl.h	1707;"	d
BP_CLKCTRL_FRAC_EMIFRAC	regsclkctrl.h	1685;"	d
BP_CLKCTRL_FRAC_EMI_STABLE	regsclkctrl.h	1678;"	d
BP_CLKCTRL_FRAC_IOFRAC	regsclkctrl.h	1627;"	d
BP_CLKCTRL_FRAC_IO_STABLE	regsclkctrl.h	1620;"	d
BP_CLKCTRL_FRAC_PIXFRAC	regsclkctrl.h	1656;"	d
BP_CLKCTRL_FRAC_PIX_STABLE	regsclkctrl.h	1649;"	d
BP_CLKCTRL_GPMI_BUSY	regsclkctrl.h	985;"	d
BP_CLKCTRL_GPMI_CLKGATE	regsclkctrl.h	970;"	d
BP_CLKCTRL_GPMI_DIV	regsclkctrl.h	1003;"	d
BP_CLKCTRL_GPMI_DIV_FRAC_EN	regsclkctrl.h	992;"	d
BP_CLKCTRL_HBUS_APBHDMA_AS_ENABLE	regsclkctrl.h	438;"	d
BP_CLKCTRL_HBUS_APBXDMA_AS_ENABLE	regsclkctrl.h	449;"	d
BP_CLKCTRL_HBUS_AUTO_SLOW_MODE	regsclkctrl.h	504;"	d
BP_CLKCTRL_HBUS_BUSY	regsclkctrl.h	409;"	d
BP_CLKCTRL_HBUS_CPU_DATA_AS_ENABLE	regsclkctrl.h	482;"	d
BP_CLKCTRL_HBUS_CPU_INSTR_AS_ENABLE	regsclkctrl.h	493;"	d
BP_CLKCTRL_HBUS_DCP_AS_ENABLE	regsclkctrl.h	416;"	d
BP_CLKCTRL_HBUS_DIV	regsclkctrl.h	544;"	d
BP_CLKCTRL_HBUS_DIV_FRAC_EN	regsclkctrl.h	533;"	d
BP_CLKCTRL_HBUS_PXP_AS_ENABLE	regsclkctrl.h	427;"	d
BP_CLKCTRL_HBUS_SLOW_DIV	regsclkctrl.h	515;"	d
BP_CLKCTRL_HBUS_TRAFFIC_AS_ENABLE	regsclkctrl.h	471;"	d
BP_CLKCTRL_HBUS_TRAFFIC_JAM_AS_ENABLE	regsclkctrl.h	460;"	d
BP_CLKCTRL_IR_AUTO_DIV	regsclkctrl.h	1270;"	d
BP_CLKCTRL_IR_CLKGATE	regsclkctrl.h	1255;"	d
BP_CLKCTRL_IR_IROV_BUSY	regsclkctrl.h	1288;"	d
BP_CLKCTRL_IR_IROV_DIV	regsclkctrl.h	1295;"	d
BP_CLKCTRL_IR_IR_BUSY	regsclkctrl.h	1281;"	d
BP_CLKCTRL_IR_IR_DIV	regsclkctrl.h	1306;"	d
BP_CLKCTRL_PIX_BUSY	regsclkctrl.h	813;"	d
BP_CLKCTRL_PIX_CLKGATE	regsclkctrl.h	798;"	d
BP_CLKCTRL_PIX_DIV	regsclkctrl.h	831;"	d
BP_CLKCTRL_PIX_DIV_FRAC_EN	regsclkctrl.h	820;"	d
BP_CLKCTRL_PLLCTRL0_CP_SEL	regsclkctrl.h	111;"	d
BP_CLKCTRL_PLLCTRL0_DIV_SEL	regsclkctrl.h	127;"	d
BP_CLKCTRL_PLLCTRL0_EN_USB_CLKS	regsclkctrl.h	143;"	d
BP_CLKCTRL_PLLCTRL0_LFR_SEL	regsclkctrl.h	95;"	d
BP_CLKCTRL_PLLCTRL0_POWER	regsclkctrl.h	154;"	d
BP_CLKCTRL_PLLCTRL1_FORCE_LOCK	regsclkctrl.h	216;"	d
BP_CLKCTRL_PLLCTRL1_LOCK	regsclkctrl.h	205;"	d
BP_CLKCTRL_PLLCTRL1_LOCK_COUNT	regsclkctrl.h	227;"	d
BP_CLKCTRL_RESET_CHIP	regsclkctrl.h	1965;"	d
BP_CLKCTRL_RESET_DIG	regsclkctrl.h	1976;"	d
BP_CLKCTRL_SAIF_BUSY	regsclkctrl.h	1374;"	d
BP_CLKCTRL_SAIF_CLKGATE	regsclkctrl.h	1359;"	d
BP_CLKCTRL_SAIF_DIV	regsclkctrl.h	1392;"	d
BP_CLKCTRL_SAIF_DIV_FRAC_EN	regsclkctrl.h	1381;"	d
BP_CLKCTRL_SPDIF_CLKGATE	regsclkctrl.h	1052;"	d
BP_CLKCTRL_SSP_BUSY	regsclkctrl.h	899;"	d
BP_CLKCTRL_SSP_CLKGATE	regsclkctrl.h	884;"	d
BP_CLKCTRL_SSP_DIV	regsclkctrl.h	917;"	d
BP_CLKCTRL_SSP_DIV_FRAC_EN	regsclkctrl.h	906;"	d
BP_CLKCTRL_STATUS_CPU_LIMIT	regsclkctrl.h	2021;"	d
BP_CLKCTRL_TV_CLK_TV108M_GATE	regsclkctrl.h	1442;"	d
BP_CLKCTRL_TV_CLK_TV_GATE	regsclkctrl.h	1457;"	d
BP_CLKCTRL_VERSION_MAJOR	regsclkctrl.h	2067;"	d
BP_CLKCTRL_VERSION_MINOR	regsclkctrl.h	2078;"	d
BP_CLKCTRL_VERSION_STEP	regsclkctrl.h	2085;"	d
BP_CLKCTRL_XBUS_BUSY	regsclkctrl.h	595;"	d
BP_CLKCTRL_XBUS_DIV	regsclkctrl.h	617;"	d
BP_CLKCTRL_XBUS_DIV_FRAC_EN	regsclkctrl.h	606;"	d
BP_CLKCTRL_XTAL_DIGCTRL_CLK1M_GATE	regsclkctrl.h	723;"	d
BP_CLKCTRL_XTAL_DIV_UART	regsclkctrl.h	745;"	d
BP_CLKCTRL_XTAL_DRI_CLK24M_GATE	regsclkctrl.h	712;"	d
BP_CLKCTRL_XTAL_FILT_CLK24M_GATE	regsclkctrl.h	690;"	d
BP_CLKCTRL_XTAL_PWM_CLK24M_GATE	regsclkctrl.h	701;"	d
BP_CLKCTRL_XTAL_TIMROT_CLK32K_GATE	regsclkctrl.h	734;"	d
BP_CLKCTRL_XTAL_UART_CLK_GATE	regsclkctrl.h	675;"	d
BP_DIGCTL_AHB_STATS_SELECT_L0_MASTER_SELECT	regsdigctl.h	2484;"	d
BP_DIGCTL_AHB_STATS_SELECT_L1_MASTER_SELECT	regsdigctl.h	2471;"	d
BP_DIGCTL_AHB_STATS_SELECT_L2_MASTER_SELECT	regsdigctl.h	2458;"	d
BP_DIGCTL_AHB_STATS_SELECT_L3_MASTER_SELECT	regsdigctl.h	2443;"	d
BP_DIGCTL_ARMCACHE_CACHE_SS	regsdigctl.h	2165;"	d
BP_DIGCTL_ARMCACHE_DRTY_SS	regsdigctl.h	2154;"	d
BP_DIGCTL_ARMCACHE_DTAG_SS	regsdigctl.h	2176;"	d
BP_DIGCTL_ARMCACHE_ITAG_SS	regsdigctl.h	2187;"	d
BP_DIGCTL_ARMCACHE_VALID_SS	regsdigctl.h	2143;"	d
BP_DIGCTL_CHIPID_PRODUCT_CODE	regsdigctl.h	2381;"	d
BP_DIGCTL_CHIPID_REVISION	regsdigctl.h	2392;"	d
BP_DIGCTL_CTRL_ANALOG_TESTMODE	regsdigctl.h	213;"	d
BP_DIGCTL_CTRL_ARM_BIST_CLKEN	regsdigctl.h	191;"	d
BP_DIGCTL_CTRL_ARM_BIST_START	regsdigctl.h	235;"	d
BP_DIGCTL_CTRL_CACHE_BIST_TMODE	regsdigctl.h	136;"	d
BP_DIGCTL_CTRL_DCP_BIST_CLKEN	regsdigctl.h	169;"	d
BP_DIGCTL_CTRL_DCP_BIST_START	regsdigctl.h	180;"	d
BP_DIGCTL_CTRL_DEBUG_DISABLE	regsdigctl.h	384;"	d
BP_DIGCTL_CTRL_DIGITAL_TESTMODE	regsdigctl.h	224;"	d
BP_DIGCTL_CTRL_JTAG_SHIELD	regsdigctl.h	409;"	d
BP_DIGCTL_CTRL_LATCH_ENTROPY	regsdigctl.h	423;"	d
BP_DIGCTL_CTRL_LCD_BIST_CLKEN	regsdigctl.h	147;"	d
BP_DIGCTL_CTRL_LCD_BIST_START	regsdigctl.h	158;"	d
BP_DIGCTL_CTRL_SAIF_ALT_BITCLK_SEL	regsdigctl.h	304;"	d
BP_DIGCTL_CTRL_SAIF_CLKMST_SEL	regsdigctl.h	290;"	d
BP_DIGCTL_CTRL_SAIF_CLKMUX_SEL	regsdigctl.h	274;"	d
BP_DIGCTL_CTRL_SAIF_LOOPBACK	regsdigctl.h	260;"	d
BP_DIGCTL_CTRL_SY_CLKGATE	regsdigctl.h	337;"	d
BP_DIGCTL_CTRL_SY_ENDIAN	regsdigctl.h	315;"	d
BP_DIGCTL_CTRL_SY_SFTRST	regsdigctl.h	326;"	d
BP_DIGCTL_CTRL_TRAP_ENABLE	regsdigctl.h	373;"	d
BP_DIGCTL_CTRL_TRAP_IN_RANGE	regsdigctl.h	362;"	d
BP_DIGCTL_CTRL_TRAP_IRQ	regsdigctl.h	125;"	d
BP_DIGCTL_CTRL_UART_LOOPBACK	regsdigctl.h	246;"	d
BP_DIGCTL_CTRL_USB_CLKGATE	regsdigctl.h	395;"	d
BP_DIGCTL_CTRL_USB_TESTMODE	regsdigctl.h	202;"	d
BP_DIGCTL_CTRL_USE_SERIAL_JTAG	regsdigctl.h	348;"	d
BP_DIGCTL_CTRL_XTAL24M_GATE	regsdigctl.h	114;"	d
BP_DIGCTL_DBGRD_COMPLEMENT	regsdigctl.h	1137;"	d
BP_DIGCTL_DBG_VALUE	regsdigctl.h	1181;"	d
BP_DIGCTL_DEBUG_TRAP_ADDR_HIGH_ADDR	regsdigctl.h	2287;"	d
BP_DIGCTL_DEBUG_TRAP_ADDR_LOW_ADDR	regsdigctl.h	2235;"	d
BP_DIGCTL_EMICLK_DELAY_NUM_TAPS	regsdigctl.h	3210;"	d
BP_DIGCTL_ENTROPY_LATCHED_VALUE	regsdigctl.h	917;"	d
BP_DIGCTL_ENTROPY_VALUE	regsdigctl.h	873;"	d
BP_DIGCTL_HCLKCOUNT_COUNT	regsdigctl.h	608;"	d
BP_DIGCTL_L0_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2535;"	d
BP_DIGCTL_L0_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2639;"	d
BP_DIGCTL_L0_AHB_DATA_STALLED_COUNT	regsdigctl.h	2587;"	d
BP_DIGCTL_L1_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2691;"	d
BP_DIGCTL_L1_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2795;"	d
BP_DIGCTL_L1_AHB_DATA_STALLED_COUNT	regsdigctl.h	2743;"	d
BP_DIGCTL_L2_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2847;"	d
BP_DIGCTL_L2_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2951;"	d
BP_DIGCTL_L2_AHB_DATA_STALLED_COUNT	regsdigctl.h	2899;"	d
BP_DIGCTL_L3_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	3003;"	d
BP_DIGCTL_L3_AHB_DATA_CYCLES_COUNT	regsdigctl.h	3107;"	d
BP_DIGCTL_L3_AHB_DATA_STALLED_COUNT	regsdigctl.h	3055;"	d
BP_DIGCTL_MICROSECONDS_VALUE	regsdigctl.h	1089;"	d
BP_DIGCTL_MPTEn_LOC_LOC	regsdigctl.h	3161;"	d
BP_DIGCTL_OCRAM_BIST_CSR_BIST_CLKEN	regsdigctl.h	1262;"	d
BP_DIGCTL_OCRAM_BIST_CSR_BIST_DATA_CHANGE	regsdigctl.h	1251;"	d
BP_DIGCTL_OCRAM_BIST_CSR_BIST_DEBUG_MODE	regsdigctl.h	1240;"	d
BP_DIGCTL_OCRAM_BIST_CSR_DONE	regsdigctl.h	1287;"	d
BP_DIGCTL_OCRAM_BIST_CSR_FAIL	regsdigctl.h	1273;"	d
BP_DIGCTL_OCRAM_BIST_CSR_PASS	regsdigctl.h	1280;"	d
BP_DIGCTL_OCRAM_BIST_CSR_START	regsdigctl.h	1294;"	d
BP_DIGCTL_OCRAM_STATUS0_FAILDATA00	regsdigctl.h	1338;"	d
BP_DIGCTL_OCRAM_STATUS10_FAILADDR20	regsdigctl.h	1800;"	d
BP_DIGCTL_OCRAM_STATUS10_FAILADDR21	regsdigctl.h	1793;"	d
BP_DIGCTL_OCRAM_STATUS11_FAILADDR30	regsdigctl.h	1850;"	d
BP_DIGCTL_OCRAM_STATUS11_FAILADDR31	regsdigctl.h	1843;"	d
BP_DIGCTL_OCRAM_STATUS12_FAILSTATE00	regsdigctl.h	1918;"	d
BP_DIGCTL_OCRAM_STATUS12_FAILSTATE01	regsdigctl.h	1911;"	d
BP_DIGCTL_OCRAM_STATUS12_FAILSTATE10	regsdigctl.h	1904;"	d
BP_DIGCTL_OCRAM_STATUS12_FAILSTATE11	regsdigctl.h	1897;"	d
BP_DIGCTL_OCRAM_STATUS13_FAILSTATE20	regsdigctl.h	1986;"	d
BP_DIGCTL_OCRAM_STATUS13_FAILSTATE21	regsdigctl.h	1979;"	d
BP_DIGCTL_OCRAM_STATUS13_FAILSTATE30	regsdigctl.h	1972;"	d
BP_DIGCTL_OCRAM_STATUS13_FAILSTATE31	regsdigctl.h	1965;"	d
BP_DIGCTL_OCRAM_STATUS1_FAILDATA01	regsdigctl.h	1382;"	d
BP_DIGCTL_OCRAM_STATUS2_FAILDATA10	regsdigctl.h	1426;"	d
BP_DIGCTL_OCRAM_STATUS3_FAILDATA11	regsdigctl.h	1470;"	d
BP_DIGCTL_OCRAM_STATUS4_FAILDATA20	regsdigctl.h	1514;"	d
BP_DIGCTL_OCRAM_STATUS5_FAILDATA21	regsdigctl.h	1558;"	d
BP_DIGCTL_OCRAM_STATUS6_FAILDATA30	regsdigctl.h	1602;"	d
BP_DIGCTL_OCRAM_STATUS7_FAILDATA31	regsdigctl.h	1646;"	d
BP_DIGCTL_OCRAM_STATUS8_FAILADDR00	regsdigctl.h	1700;"	d
BP_DIGCTL_OCRAM_STATUS8_FAILADDR01	regsdigctl.h	1693;"	d
BP_DIGCTL_OCRAM_STATUS9_FAILADDR10	regsdigctl.h	1750;"	d
BP_DIGCTL_OCRAM_STATUS9_FAILADDR11	regsdigctl.h	1743;"	d
BP_DIGCTL_RAMCTRL_RAM_REPAIR_EN	regsdigctl.h	673;"	d
BP_DIGCTL_RAMCTRL_SPEED_SELECT	regsdigctl.h	662;"	d
BP_DIGCTL_RAMREPAIR_ADDR	regsdigctl.h	725;"	d
BP_DIGCTL_ROMCTRL_RD_MARGIN	regsdigctl.h	777;"	d
BP_DIGCTL_SCRATCH0_PTR	regsdigctl.h	2030;"	d
BP_DIGCTL_SCRATCH1_PTR	regsdigctl.h	2082;"	d
BP_DIGCTL_SGTL_COPYRIGHT	regsdigctl.h	2335;"	d
BP_DIGCTL_SJTAGDBG_ACTIVE	regsdigctl.h	1013;"	d
BP_DIGCTL_SJTAGDBG_DELAYED_ACTIVE	regsdigctl.h	1006;"	d
BP_DIGCTL_SJTAGDBG_SJTAG_DEBUG_DATA	regsdigctl.h	1027;"	d
BP_DIGCTL_SJTAGDBG_SJTAG_DEBUG_OE	regsdigctl.h	1038;"	d
BP_DIGCTL_SJTAGDBG_SJTAG_MODE	regsdigctl.h	999;"	d
BP_DIGCTL_SJTAGDBG_SJTAG_PIN_STATE	regsdigctl.h	1020;"	d
BP_DIGCTL_SJTAGDBG_SJTAG_STATE	regsdigctl.h	978;"	d
BP_DIGCTL_SJTAGDBG_SJTAG_TDI	regsdigctl.h	992;"	d
BP_DIGCTL_SJTAGDBG_SJTAG_TDO	regsdigctl.h	985;"	d
BP_DIGCTL_STATUS_DCP_BIST_DONE	regsdigctl.h	526;"	d
BP_DIGCTL_STATUS_DCP_BIST_FAIL	regsdigctl.h	512;"	d
BP_DIGCTL_STATUS_DCP_BIST_PASS	regsdigctl.h	519;"	d
BP_DIGCTL_STATUS_JTAG_IN_USE	regsdigctl.h	554;"	d
BP_DIGCTL_STATUS_LCD_BIST_DONE	regsdigctl.h	547;"	d
BP_DIGCTL_STATUS_LCD_BIST_FAIL	regsdigctl.h	533;"	d
BP_DIGCTL_STATUS_LCD_BIST_PASS	regsdigctl.h	540;"	d
BP_DIGCTL_STATUS_PACKAGE_TYPE	regsdigctl.h	561;"	d
BP_DIGCTL_STATUS_USB_DEVICE_PRESENT	regsdigctl.h	505;"	d
BP_DIGCTL_STATUS_USB_HOST_PRESENT	regsdigctl.h	498;"	d
BP_DIGCTL_STATUS_USB_HS_PRESENT	regsdigctl.h	480;"	d
BP_DIGCTL_STATUS_USB_OTG_PRESENT	regsdigctl.h	491;"	d
BP_DIGCTL_STATUS_WRITTEN	regsdigctl.h	568;"	d
BP_DIGCTL_WRITEONCE_BITS	regsdigctl.h	825;"	d
BP_DRAM_CTL00_ADDR_CMP_EN	regsdram.h	122;"	d
BP_DRAM_CTL00_AHB0_FIFO_TYPE_REG	regsdram.h	111;"	d
BP_DRAM_CTL00_AHB0_R_PRIORITY	regsdram.h	100;"	d
BP_DRAM_CTL00_AHB0_W_PRIORITY	regsdram.h	89;"	d
BP_DRAM_CTL01_AHB1_FIFO_TYPE_REG	regsdram.h	210;"	d
BP_DRAM_CTL01_AHB1_R_PRIORITY	regsdram.h	199;"	d
BP_DRAM_CTL01_AHB1_W_PRIORITY	regsdram.h	188;"	d
BP_DRAM_CTL01_AHB2_FIFO_TYPE_REG	regsdram.h	177;"	d
BP_DRAM_CTL02_AHB2_R_PRIORITY	regsdram.h	298;"	d
BP_DRAM_CTL02_AHB2_W_PRIORITY	regsdram.h	287;"	d
BP_DRAM_CTL02_AHB3_FIFO_TYPE_REG	regsdram.h	276;"	d
BP_DRAM_CTL02_AHB3_R_PRIORITY	regsdram.h	265;"	d
BP_DRAM_CTL03_AHB3_W_PRIORITY	regsdram.h	386;"	d
BP_DRAM_CTL03_AP	regsdram.h	375;"	d
BP_DRAM_CTL03_AREFRESH	regsdram.h	364;"	d
BP_DRAM_CTL03_AUTO_REFRESH_MODE	regsdram.h	353;"	d
BP_DRAM_CTL04_BANK_SPLIT_EN	regsdram.h	470;"	d
BP_DRAM_CTL04_CONCURRENTAP	regsdram.h	459;"	d
BP_DRAM_CTL04_DLLLOCKREG	regsdram.h	452;"	d
BP_DRAM_CTL04_DLL_BYPASS_MODE	regsdram.h	441;"	d
BP_DRAM_CTL05_EN_LOWPOWER_MODE	regsdram.h	558;"	d
BP_DRAM_CTL05_FAST_WRITE	regsdram.h	547;"	d
BP_DRAM_CTL05_INTRPTAPBURST	regsdram.h	536;"	d
BP_DRAM_CTL05_INTRPTREADA	regsdram.h	525;"	d
BP_DRAM_CTL06_INTRPTWRITEA	regsdram.h	646;"	d
BP_DRAM_CTL06_NO_CMD_INIT	regsdram.h	635;"	d
BP_DRAM_CTL06_PLACEMENT_EN	regsdram.h	624;"	d
BP_DRAM_CTL06_POWER_DOWN	regsdram.h	613;"	d
BP_DRAM_CTL07_PRIORITY_EN	regsdram.h	734;"	d
BP_DRAM_CTL07_RD2RD_TURN	regsdram.h	723;"	d
BP_DRAM_CTL07_REG_DIMM_ENABLE	regsdram.h	712;"	d
BP_DRAM_CTL07_RW_SAME_EN	regsdram.h	701;"	d
BP_DRAM_CTL08_SDR_MODE	regsdram.h	822;"	d
BP_DRAM_CTL08_SREFRESH	regsdram.h	811;"	d
BP_DRAM_CTL08_START	regsdram.h	800;"	d
BP_DRAM_CTL08_TRAS_LOCKOUT	regsdram.h	789;"	d
BP_DRAM_CTL09_OUT_OF_RANGE_SOURCE_ID	regsdram.h	884;"	d
BP_DRAM_CTL09_OUT_OF_RANGE_TYPE	regsdram.h	877;"	d
BP_DRAM_CTL09_WRITEINTERP	regsdram.h	902;"	d
BP_DRAM_CTL09_WRITE_MODEREG	regsdram.h	891;"	d
BP_DRAM_CTL10_ADDR_PINS	regsdram.h	968;"	d
BP_DRAM_CTL10_AGE_COUNT	regsdram.h	957;"	d
BP_DRAM_CTL10_Q_FULLNESS	regsdram.h	990;"	d
BP_DRAM_CTL10_TEMRS	regsdram.h	979;"	d
BP_DRAM_CTL11_CASLAT	regsdram.h	1074;"	d
BP_DRAM_CTL11_COLUMN_SIZE	regsdram.h	1063;"	d
BP_DRAM_CTL11_COMMAND_AGE_COUNT	regsdram.h	1052;"	d
BP_DRAM_CTL11_MAX_CS_REG	regsdram.h	1045;"	d
BP_DRAM_CTL12_TCKE	regsdram.h	1150;"	d
BP_DRAM_CTL12_TRRD	regsdram.h	1139;"	d
BP_DRAM_CTL12_TWR_INT	regsdram.h	1128;"	d
BP_DRAM_CTL13_APREBIT	regsdram.h	1227;"	d
BP_DRAM_CTL13_CASLAT_LIN	regsdram.h	1216;"	d
BP_DRAM_CTL13_CASLAT_LIN_GATE	regsdram.h	1205;"	d
BP_DRAM_CTL13_TWTR	regsdram.h	1238;"	d
BP_DRAM_CTL14_CS_MAP	regsdram.h	1322;"	d
BP_DRAM_CTL14_INITAREF	regsdram.h	1311;"	d
BP_DRAM_CTL14_LOWPOWER_REFRESH_ENABLE	regsdram.h	1300;"	d
BP_DRAM_CTL14_MAX_COL_REG	regsdram.h	1293;"	d
BP_DRAM_CTL15_MAX_ROW_REG	regsdram.h	1406;"	d
BP_DRAM_CTL15_PORT_BUSY	regsdram.h	1399;"	d
BP_DRAM_CTL15_TDAL	regsdram.h	1388;"	d
BP_DRAM_CTL15_TRP	regsdram.h	1377;"	d
BP_DRAM_CTL16_INT_ACK	regsdram.h	1490;"	d
BP_DRAM_CTL16_LOWPOWER_AUTO_ENABLE	regsdram.h	1479;"	d
BP_DRAM_CTL16_LOWPOWER_CONTROL	regsdram.h	1468;"	d
BP_DRAM_CTL16_TMRD	regsdram.h	1457;"	d
BP_DRAM_CTL17_DLL_INCREMENT	regsdram.h	1564;"	d
BP_DRAM_CTL17_DLL_LOCK	regsdram.h	1557;"	d
BP_DRAM_CTL17_DLL_START_POINT	regsdram.h	1542;"	d
BP_DRAM_CTL17_TRC	regsdram.h	1575;"	d
BP_DRAM_CTL18_DLL_DQS_DELAY_0	regsdram.h	1641;"	d
BP_DRAM_CTL18_DLL_DQS_DELAY_1	regsdram.h	1630;"	d
BP_DRAM_CTL18_INT_MASK	regsdram.h	1659;"	d
BP_DRAM_CTL18_INT_STATUS	regsdram.h	1652;"	d
BP_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_0	regsdram.h	1748;"	d
BP_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_1	regsdram.h	1737;"	d
BP_DRAM_CTL19_DQS_OUT_SHIFT	regsdram.h	1726;"	d
BP_DRAM_CTL19_DQS_OUT_SHIFT_BYPASS	regsdram.h	1711;"	d
BP_DRAM_CTL20_TRAS_MIN	regsdram.h	1815;"	d
BP_DRAM_CTL20_TRCD_INT	regsdram.h	1800;"	d
BP_DRAM_CTL20_WR_DQS_SHIFT	regsdram.h	1837;"	d
BP_DRAM_CTL20_WR_DQS_SHIFT_BYPASS	regsdram.h	1826;"	d
BP_DRAM_CTL21_OUT_OF_RANGE_LENGTH	regsdram.h	1888;"	d
BP_DRAM_CTL21_TRFC	regsdram.h	1895;"	d
BP_DRAM_CTL22_AHB0_RDCNT	regsdram.h	1957;"	d
BP_DRAM_CTL22_AHB0_WRCNT	regsdram.h	1946;"	d
BP_DRAM_CTL23_AHB1_RDCNT	regsdram.h	2019;"	d
BP_DRAM_CTL23_AHB1_WRCNT	regsdram.h	2008;"	d
BP_DRAM_CTL24_AHB2_RDCNT	regsdram.h	2081;"	d
BP_DRAM_CTL24_AHB2_WRCNT	regsdram.h	2070;"	d
BP_DRAM_CTL25_AHB3_RDCNT	regsdram.h	2143;"	d
BP_DRAM_CTL25_AHB3_WRCNT	regsdram.h	2132;"	d
BP_DRAM_CTL26_TREF	regsdram.h	2193;"	d
BP_DRAM_CTL29_LOWPOWER_EXTERNAL_CNT	regsdram.h	2323;"	d
BP_DRAM_CTL29_LOWPOWER_INTERNAL_CNT	regsdram.h	2308;"	d
BP_DRAM_CTL30_LOWPOWER_POWER_DOWN_CNT	regsdram.h	2387;"	d
BP_DRAM_CTL30_LOWPOWER_REFRESH_HOLD	regsdram.h	2372;"	d
BP_DRAM_CTL31_LOWPOWER_SELF_REFRESH_CNT	regsdram.h	2451;"	d
BP_DRAM_CTL31_TDLL	regsdram.h	2436;"	d
BP_DRAM_CTL32_TRAS_MAX	regsdram.h	2515;"	d
BP_DRAM_CTL32_TXSNR	regsdram.h	2500;"	d
BP_DRAM_CTL33_TXSR	regsdram.h	2575;"	d
BP_DRAM_CTL33_VERSION	regsdram.h	2564;"	d
BP_DRAM_CTL34_TINIT	regsdram.h	2624;"	d
BP_DRAM_CTL35_OUT_OF_RANGE_ADDR	regsdram.h	2669;"	d
BP_DRAM_CTL36_ACTIVE_AGING	regsdram.h	2753;"	d
BP_DRAM_CTL36_BUS_SHARE_ENABLE	regsdram.h	2742;"	d
BP_DRAM_CTL36_ENABLE_QUICK_SREFRESH	regsdram.h	2731;"	d
BP_DRAM_CTL36_PWRUP_SREFRESH_EXIT	regsdram.h	2720;"	d
BP_DRAM_CTL37_BUS_SHARE_TIMEOUT	regsdram.h	2805;"	d
BP_DRAM_CTL37_TREF_ENABLE	regsdram.h	2816;"	d
BP_DRAM_CTL38_EMRS1_DATA	regsdram.h	2878;"	d
BP_DRAM_CTL38_EMRS2_DATA_0	regsdram.h	2867;"	d
BP_DRAM_CTL39_EMRS2_DATA_1	regsdram.h	2940;"	d
BP_DRAM_CTL39_EMRS2_DATA_2	regsdram.h	2929;"	d
BP_DRAM_CTL40_EMRS2_DATA_3	regsdram.h	3005;"	d
BP_DRAM_CTL40_TPDEX	regsdram.h	2990;"	d
BP_EMI_CTRL_ARB_MODE	regsemi.h	192;"	d
BP_EMI_CTRL_AXI_DEPTH	regsemi.h	154;"	d
BP_EMI_CTRL_CE_SELECT	regsemi.h	298;"	d
BP_EMI_CTRL_CLKGATE	regsemi.h	121;"	d
BP_EMI_CTRL_DLL_RESET	regsemi.h	181;"	d
BP_EMI_CTRL_DLL_SHIFT_RESET	regsemi.h	170;"	d
BP_EMI_CTRL_HIGH_PRIORITY_WRITE	regsemi.h	254;"	d
BP_EMI_CTRL_MEM_WIDTH	regsemi.h	265;"	d
BP_EMI_CTRL_PORT_PRIORITY_ORDER	regsemi.h	207;"	d
BP_EMI_CTRL_PRIORITY_WRITE_ITER	regsemi.h	243;"	d
BP_EMI_CTRL_RESET_OUT	regsemi.h	287;"	d
BP_EMI_CTRL_SFTRST	regsemi.h	106;"	d
BP_EMI_CTRL_TRAP_INIT	regsemi.h	143;"	d
BP_EMI_CTRL_TRAP_SR	regsemi.h	132;"	d
BP_EMI_CTRL_WRITE_PROTECT	regsemi.h	276;"	d
BP_EMI_DDR_TEST_MODE_CSR_DONE	regsemi.h	531;"	d
BP_EMI_DDR_TEST_MODE_CSR_START	regsemi.h	538;"	d
BP_EMI_DDR_TEST_MODE_STATUS0_ADDR0	regsemi.h	624;"	d
BP_EMI_DDR_TEST_MODE_STATUS1_ADDR1	regsemi.h	665;"	d
BP_EMI_DDR_TEST_MODE_STATUS2_DATA0	regsemi.h	705;"	d
BP_EMI_DDR_TEST_MODE_STATUS3_DATA1	regsemi.h	749;"	d
BP_EMI_DEBUG_NOR_STATE	regsemi.h	583;"	d
BP_EMI_STAT_DRAM_HALTED	regsemi.h	378;"	d
BP_EMI_STAT_DRAM_PRESENT	regsemi.h	353;"	d
BP_EMI_STAT_LARGE_DRAM_ENABLED	regsemi.h	371;"	d
BP_EMI_STAT_NOR_BUSY	regsemi.h	388;"	d
BP_EMI_STAT_NOR_PRESENT	regsemi.h	364;"	d
BP_EMI_TIME_TAS	regsemi.h	478;"	d
BP_EMI_TIME_TDH	regsemi.h	456;"	d
BP_EMI_TIME_TDS	regsemi.h	467;"	d
BP_EMI_TIME_THZ	regsemi.h	445;"	d
BP_EMI_VERSION_MAJOR	regsemi.h	795;"	d
BP_EMI_VERSION_MINOR	regsemi.h	806;"	d
BP_EMI_VERSION_STEP	regsemi.h	813;"	d
BP_LRADC_CH6_ACCUMULATE	regslradc.h	1210;"	d
BP_LRADC_CH6_NUM_SAMPLES	regslradc.h	1221;"	d
BP_LRADC_CH6_TOGGLE	regslradc.h	1195;"	d
BP_LRADC_CH6_VALUE	regslradc.h	1232;"	d
BP_LRADC_CH7_ACCUMULATE	regslradc.h	1310;"	d
BP_LRADC_CH7_NUM_SAMPLES	regslradc.h	1321;"	d
BP_LRADC_CH7_TESTMODE_TOGGLE	regslradc.h	1303;"	d
BP_LRADC_CH7_TOGGLE	regslradc.h	1288;"	d
BP_LRADC_CH7_VALUE	regslradc.h	1332;"	d
BP_LRADC_CHn_ACCUMULATE	regslradc.h	1117;"	d
BP_LRADC_CHn_NUM_SAMPLES	regslradc.h	1128;"	d
BP_LRADC_CHn_TOGGLE	regslradc.h	1102;"	d
BP_LRADC_CHn_VALUE	regslradc.h	1139;"	d
BP_LRADC_CONVERSION_AUTOMATIC	regslradc.h	1653;"	d
BP_LRADC_CONVERSION_SCALED_BATT_VOLTAGE	regslradc.h	1683;"	d
BP_LRADC_CONVERSION_SCALE_FACTOR	regslradc.h	1667;"	d
BP_LRADC_CTRL0_CLKGATE	regslradc.h	114;"	d
BP_LRADC_CTRL0_ONCHIP_GROUNDREF	regslradc.h	125;"	d
BP_LRADC_CTRL0_SCHEDULE	regslradc.h	209;"	d
BP_LRADC_CTRL0_SFTRST	regslradc.h	99;"	d
BP_LRADC_CTRL0_TOUCH_DETECT_ENABLE	regslradc.h	139;"	d
BP_LRADC_CTRL0_XMINUS_ENABLE	regslradc.h	167;"	d
BP_LRADC_CTRL0_XPLUS_ENABLE	regslradc.h	195;"	d
BP_LRADC_CTRL0_YMINUS_ENABLE	regslradc.h	153;"	d
BP_LRADC_CTRL0_YPLUS_ENABLE	regslradc.h	181;"	d
BP_LRADC_CTRL1_LRADC0_IRQ	regslradc.h	517;"	d
BP_LRADC_CTRL1_LRADC0_IRQ_EN	regslradc.h	391;"	d
BP_LRADC_CTRL1_LRADC1_IRQ	regslradc.h	503;"	d
BP_LRADC_CTRL1_LRADC1_IRQ_EN	regslradc.h	377;"	d
BP_LRADC_CTRL1_LRADC2_IRQ	regslradc.h	489;"	d
BP_LRADC_CTRL1_LRADC2_IRQ_EN	regslradc.h	363;"	d
BP_LRADC_CTRL1_LRADC3_IRQ	regslradc.h	475;"	d
BP_LRADC_CTRL1_LRADC3_IRQ_EN	regslradc.h	349;"	d
BP_LRADC_CTRL1_LRADC4_IRQ	regslradc.h	461;"	d
BP_LRADC_CTRL1_LRADC4_IRQ_EN	regslradc.h	335;"	d
BP_LRADC_CTRL1_LRADC5_IRQ	regslradc.h	447;"	d
BP_LRADC_CTRL1_LRADC5_IRQ_EN	regslradc.h	321;"	d
BP_LRADC_CTRL1_LRADC6_IRQ	regslradc.h	433;"	d
BP_LRADC_CTRL1_LRADC6_IRQ_EN	regslradc.h	307;"	d
BP_LRADC_CTRL1_LRADC7_IRQ	regslradc.h	419;"	d
BP_LRADC_CTRL1_LRADC7_IRQ_EN	regslradc.h	293;"	d
BP_LRADC_CTRL1_TOUCH_DETECT_IRQ	regslradc.h	405;"	d
BP_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN	regslradc.h	279;"	d
BP_LRADC_CTRL2_BL_AMP_BYPASS	regslradc.h	599;"	d
BP_LRADC_CTRL2_BL_BRIGHTNESS	regslradc.h	635;"	d
BP_LRADC_CTRL2_BL_ENABLE	regslradc.h	613;"	d
BP_LRADC_CTRL2_BL_MUX_SELECT	regslradc.h	624;"	d
BP_LRADC_CTRL2_DIVIDE_BY_TWO	regslradc.h	584;"	d
BP_LRADC_CTRL2_EXT_EN0	regslradc.h	674;"	d
BP_LRADC_CTRL2_EXT_EN1	regslradc.h	660;"	d
BP_LRADC_CTRL2_TEMPSENSE_PWD	regslradc.h	646;"	d
BP_LRADC_CTRL2_TEMP_ISRC0	regslradc.h	741;"	d
BP_LRADC_CTRL2_TEMP_ISRC1	regslradc.h	713;"	d
BP_LRADC_CTRL2_TEMP_SENSOR_IENABLE0	regslradc.h	699;"	d
BP_LRADC_CTRL2_TEMP_SENSOR_IENABLE1	regslradc.h	685;"	d
BP_LRADC_CTRL3_CYCLE_TIME	regslradc.h	863;"	d
BP_LRADC_CTRL3_DELAY_CLOCK	regslradc.h	895;"	d
BP_LRADC_CTRL3_DISCARD	regslradc.h	820;"	d
BP_LRADC_CTRL3_FORCE_ANALOG_PWDN	regslradc.h	849;"	d
BP_LRADC_CTRL3_FORCE_ANALOG_PWUP	regslradc.h	835;"	d
BP_LRADC_CTRL3_HIGH_TIME	regslradc.h	879;"	d
BP_LRADC_CTRL3_INVERT_CLOCK	regslradc.h	909;"	d
BP_LRADC_CTRL4_LRADC0SELECT	regslradc.h	1941;"	d
BP_LRADC_CTRL4_LRADC1SELECT	regslradc.h	1913;"	d
BP_LRADC_CTRL4_LRADC2SELECT	regslradc.h	1885;"	d
BP_LRADC_CTRL4_LRADC3SELECT	regslradc.h	1857;"	d
BP_LRADC_CTRL4_LRADC4SELECT	regslradc.h	1829;"	d
BP_LRADC_CTRL4_LRADC5SELECT	regslradc.h	1801;"	d
BP_LRADC_CTRL4_LRADC6SELECT	regslradc.h	1773;"	d
BP_LRADC_CTRL4_LRADC7SELECT	regslradc.h	1741;"	d
BP_LRADC_DEBUG0_READONLY	regslradc.h	1483;"	d
BP_LRADC_DEBUG0_STATE	regslradc.h	1494;"	d
BP_LRADC_DEBUG1_REQUEST	regslradc.h	1548;"	d
BP_LRADC_DEBUG1_TESTMODE	regslradc.h	1594;"	d
BP_LRADC_DEBUG1_TESTMODE5	regslradc.h	1580;"	d
BP_LRADC_DEBUG1_TESTMODE6	regslradc.h	1566;"	d
BP_LRADC_DEBUG1_TESTMODE_COUNT	regslradc.h	1555;"	d
BP_LRADC_DELAYn_DELAY	regslradc.h	1437;"	d
BP_LRADC_DELAYn_KICK	regslradc.h	1404;"	d
BP_LRADC_DELAYn_LOOP_COUNT	regslradc.h	1426;"	d
BP_LRADC_DELAYn_TRIGGER_DELAYS	regslradc.h	1415;"	d
BP_LRADC_DELAYn_TRIGGER_LRADCS	regslradc.h	1389;"	d
BP_LRADC_STATUS_CHANNEL0_PRESENT	regslradc.h	1039;"	d
BP_LRADC_STATUS_CHANNEL1_PRESENT	regslradc.h	1032;"	d
BP_LRADC_STATUS_CHANNEL2_PRESENT	regslradc.h	1025;"	d
BP_LRADC_STATUS_CHANNEL3_PRESENT	regslradc.h	1018;"	d
BP_LRADC_STATUS_CHANNEL4_PRESENT	regslradc.h	1011;"	d
BP_LRADC_STATUS_CHANNEL5_PRESENT	regslradc.h	1004;"	d
BP_LRADC_STATUS_CHANNEL6_PRESENT	regslradc.h	997;"	d
BP_LRADC_STATUS_CHANNEL7_PRESENT	regslradc.h	990;"	d
BP_LRADC_STATUS_TEMP0_PRESENT	regslradc.h	976;"	d
BP_LRADC_STATUS_TEMP1_PRESENT	regslradc.h	969;"	d
BP_LRADC_STATUS_TOUCH_DETECT_RAW	regslradc.h	1046;"	d
BP_LRADC_STATUS_TOUCH_PANEL_PRESENT	regslradc.h	983;"	d
BP_LRADC_VERSION_MAJOR	regslradc.h	2004;"	d
BP_LRADC_VERSION_MINOR	regslradc.h	2015;"	d
BP_LRADC_VERSION_STEP	regslradc.h	2022;"	d
BP_OCOTP_CRYPTOn_BITS	regsocotp.h	295;"	d
BP_OCOTP_CTRL_ADDR	regsocotp.h	153;"	d
BP_OCOTP_CTRL_BUSY	regsocotp.h	146;"	d
BP_OCOTP_CTRL_ERROR	regsocotp.h	135;"	d
BP_OCOTP_CTRL_RD_BANK_OPEN	regsocotp.h	124;"	d
BP_OCOTP_CTRL_RELOAD_SHADOWS	regsocotp.h	113;"	d
BP_OCOTP_CTRL_WR_UNLOCK	regsocotp.h	96;"	d
BP_OCOTP_CUSTCAP_BITS	regsocotp.h	448;"	d
BP_OCOTP_CUSTn_BITS	regsocotp.h	250;"	d
BP_OCOTP_DATA_DATA	regsocotp.h	201;"	d
BP_OCOTP_HWCAPn_BITS	regsocotp.h	344;"	d
BP_OCOTP_LOCK_CRYPTODCP	regsocotp.h	681;"	d
BP_OCOTP_LOCK_CRYPTODCP_ALT	regsocotp.h	590;"	d
BP_OCOTP_LOCK_CRYPTOKEY	regsocotp.h	688;"	d
BP_OCOTP_LOCK_CRYPTOKEY_ALT	regsocotp.h	597;"	d
BP_OCOTP_LOCK_CUST0	regsocotp.h	716;"	d
BP_OCOTP_LOCK_CUST1	regsocotp.h	709;"	d
BP_OCOTP_LOCK_CUST2	regsocotp.h	702;"	d
BP_OCOTP_LOCK_CUST3	regsocotp.h	695;"	d
BP_OCOTP_LOCK_CUSTCAP	regsocotp.h	653;"	d
BP_OCOTP_LOCK_CUSTCAP_SHADOW	regsocotp.h	667;"	d
BP_OCOTP_LOCK_HWSW	regsocotp.h	660;"	d
BP_OCOTP_LOCK_HWSW_SHADOW	regsocotp.h	674;"	d
BP_OCOTP_LOCK_HWSW_SHADOW_ALT	regsocotp.h	583;"	d
BP_OCOTP_LOCK_OPS	regsocotp.h	611;"	d
BP_OCOTP_LOCK_PIN	regsocotp.h	604;"	d
BP_OCOTP_LOCK_ROM0	regsocotp.h	576;"	d
BP_OCOTP_LOCK_ROM1	regsocotp.h	569;"	d
BP_OCOTP_LOCK_ROM2	regsocotp.h	562;"	d
BP_OCOTP_LOCK_ROM3	regsocotp.h	555;"	d
BP_OCOTP_LOCK_ROM4	regsocotp.h	548;"	d
BP_OCOTP_LOCK_ROM5	regsocotp.h	541;"	d
BP_OCOTP_LOCK_ROM6	regsocotp.h	534;"	d
BP_OCOTP_LOCK_ROM7	regsocotp.h	523;"	d
BP_OCOTP_LOCK_ROM_SHADOW	regsocotp.h	646;"	d
BP_OCOTP_LOCK_UN0	regsocotp.h	632;"	d
BP_OCOTP_LOCK_UN1	regsocotp.h	625;"	d
BP_OCOTP_LOCK_UN2	regsocotp.h	618;"	d
BP_OCOTP_LOCK_UNALLOCATED	regsocotp.h	639;"	d
BP_OCOTP_OPSn_BITS	regsocotp.h	757;"	d
BP_OCOTP_ROMn_BITS	regsocotp.h	851;"	d
BP_OCOTP_SWCAP_BITS	regsocotp.h	396;"	d
BP_OCOTP_UNn_BITS	regsocotp.h	802;"	d
BP_OCOTP_VERSION_MAJOR	regsocotp.h	901;"	d
BP_OCOTP_VERSION_MINOR	regsocotp.h	912;"	d
BP_OCOTP_VERSION_STEP	regsocotp.h	919;"	d
BP_PINCTRL_CTRL_CLKGATE	regspinctrl.h	110;"	d
BP_PINCTRL_CTRL_IRQOUT0	regspinctrl.h	163;"	d
BP_PINCTRL_CTRL_IRQOUT1	regspinctrl.h	156;"	d
BP_PINCTRL_CTRL_IRQOUT2	regspinctrl.h	149;"	d
BP_PINCTRL_CTRL_PRESENT0	regspinctrl.h	142;"	d
BP_PINCTRL_CTRL_PRESENT1	regspinctrl.h	135;"	d
BP_PINCTRL_CTRL_PRESENT2	regspinctrl.h	128;"	d
BP_PINCTRL_CTRL_PRESENT3	regspinctrl.h	121;"	d
BP_PINCTRL_CTRL_SFTRST	regspinctrl.h	95;"	d
BP_PINCTRL_DIN0_DIN	regspinctrl.h	5550;"	d
BP_PINCTRL_DIN1_DIN	regspinctrl.h	5595;"	d
BP_PINCTRL_DIN2_DIN	regspinctrl.h	5635;"	d
BP_PINCTRL_DOE0_DOE	regspinctrl.h	5686;"	d
BP_PINCTRL_DOE1_DOE	regspinctrl.h	5742;"	d
BP_PINCTRL_DOE2_DOE	regspinctrl.h	5793;"	d
BP_PINCTRL_DOUT0_DOUT	regspinctrl.h	5395;"	d
BP_PINCTRL_DOUT1_DOUT	regspinctrl.h	5451;"	d
BP_PINCTRL_DOUT2_DOUT	regspinctrl.h	5502;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN00_MA	regspinctrl.h	2044;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN01_MA	regspinctrl.h	2033;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN02_MA	regspinctrl.h	2022;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN03_MA	regspinctrl.h	2011;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN04_MA	regspinctrl.h	2000;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN05_MA	regspinctrl.h	1989;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN06_MA	regspinctrl.h	1978;"	d
BP_PINCTRL_DRIVE0_BANK0_PIN07_MA	regspinctrl.h	1967;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN16_MA	regspinctrl.h	3642;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN16_V	regspinctrl.h	3631;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN17_MA	regspinctrl.h	3620;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN17_V	regspinctrl.h	3609;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN18_MA	regspinctrl.h	3598;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN18_V	regspinctrl.h	3587;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN19_MA	regspinctrl.h	3576;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN19_V	regspinctrl.h	3565;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN20_MA	regspinctrl.h	3554;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN20_V	regspinctrl.h	3543;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN21_MA	regspinctrl.h	3532;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN21_V	regspinctrl.h	3521;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN22_MA	regspinctrl.h	3510;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN22_V	regspinctrl.h	3499;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN23_MA	regspinctrl.h	3488;"	d
BP_PINCTRL_DRIVE10_BANK2_PIN23_V	regspinctrl.h	3477;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN24_MA	regspinctrl.h	3857;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN24_V	regspinctrl.h	3846;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN25_MA	regspinctrl.h	3835;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN25_V	regspinctrl.h	3824;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN26_MA	regspinctrl.h	3813;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN26_V	regspinctrl.h	3802;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN27_MA	regspinctrl.h	3791;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN28_MA	regspinctrl.h	3780;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN29_MA	regspinctrl.h	3769;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN29_V	regspinctrl.h	3758;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN30_MA	regspinctrl.h	3747;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN30_V	regspinctrl.h	3736;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN31_MA	regspinctrl.h	3725;"	d
BP_PINCTRL_DRIVE11_BANK2_PIN31_V	regspinctrl.h	3714;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN00_MA	regspinctrl.h	4096;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN00_V	regspinctrl.h	4085;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN01_MA	regspinctrl.h	4074;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN01_V	regspinctrl.h	4063;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN02_MA	regspinctrl.h	4052;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN02_V	regspinctrl.h	4041;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN03_MA	regspinctrl.h	4030;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN03_V	regspinctrl.h	4019;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN04_MA	regspinctrl.h	4008;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN04_V	regspinctrl.h	3997;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN05_MA	regspinctrl.h	3986;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN05_V	regspinctrl.h	3975;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN06_MA	regspinctrl.h	3964;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN06_V	regspinctrl.h	3953;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN07_MA	regspinctrl.h	3942;"	d
BP_PINCTRL_DRIVE12_BANK3_PIN07_V	regspinctrl.h	3931;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN08_MA	regspinctrl.h	4335;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN08_V	regspinctrl.h	4324;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN09_MA	regspinctrl.h	4313;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN09_V	regspinctrl.h	4302;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN10_MA	regspinctrl.h	4291;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN10_V	regspinctrl.h	4280;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN11_MA	regspinctrl.h	4269;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN11_V	regspinctrl.h	4258;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN12_MA	regspinctrl.h	4247;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN12_V	regspinctrl.h	4236;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN13_MA	regspinctrl.h	4225;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN13_V	regspinctrl.h	4214;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN14_MA	regspinctrl.h	4203;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN14_V	regspinctrl.h	4192;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN15_MA	regspinctrl.h	4181;"	d
BP_PINCTRL_DRIVE13_BANK3_PIN15_V	regspinctrl.h	4170;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN16_MA	regspinctrl.h	4525;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN16_V	regspinctrl.h	4514;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN17_MA	regspinctrl.h	4503;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN17_V	regspinctrl.h	4492;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN18_MA	regspinctrl.h	4481;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN18_V	regspinctrl.h	4470;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN19_MA	regspinctrl.h	4459;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN19_V	regspinctrl.h	4448;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN20_MA	regspinctrl.h	4437;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN20_V	regspinctrl.h	4426;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN21_MA	regspinctrl.h	4415;"	d
BP_PINCTRL_DRIVE14_BANK3_PIN21_V	regspinctrl.h	4404;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN08_MA	regspinctrl.h	2187;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN09_MA	regspinctrl.h	2176;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN10_MA	regspinctrl.h	2165;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN11_MA	regspinctrl.h	2154;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN12_MA	regspinctrl.h	2143;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN13_MA	regspinctrl.h	2132;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN14_MA	regspinctrl.h	2121;"	d
BP_PINCTRL_DRIVE1_BANK0_PIN15_MA	regspinctrl.h	2110;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN16_MA	regspinctrl.h	2330;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN17_MA	regspinctrl.h	2319;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN18_MA	regspinctrl.h	2308;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN19_MA	regspinctrl.h	2297;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN20_MA	regspinctrl.h	2286;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN21_MA	regspinctrl.h	2275;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN22_MA	regspinctrl.h	2264;"	d
BP_PINCTRL_DRIVE2_BANK0_PIN23_MA	regspinctrl.h	2253;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN24_MA	regspinctrl.h	2473;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN25_MA	regspinctrl.h	2462;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN26_MA	regspinctrl.h	2451;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN27_MA	regspinctrl.h	2440;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN28_MA	regspinctrl.h	2429;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN29_MA	regspinctrl.h	2418;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN30_MA	regspinctrl.h	2407;"	d
BP_PINCTRL_DRIVE3_BANK0_PIN31_MA	regspinctrl.h	2396;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN00_MA	regspinctrl.h	2616;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN01_MA	regspinctrl.h	2605;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN02_MA	regspinctrl.h	2594;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN03_MA	regspinctrl.h	2583;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN04_MA	regspinctrl.h	2572;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN05_MA	regspinctrl.h	2561;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN06_MA	regspinctrl.h	2550;"	d
BP_PINCTRL_DRIVE4_BANK1_PIN07_MA	regspinctrl.h	2539;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN08_MA	regspinctrl.h	2759;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN09_MA	regspinctrl.h	2748;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN10_MA	regspinctrl.h	2737;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN11_MA	regspinctrl.h	2726;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN12_MA	regspinctrl.h	2715;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN13_MA	regspinctrl.h	2704;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN14_MA	regspinctrl.h	2693;"	d
BP_PINCTRL_DRIVE5_BANK1_PIN15_MA	regspinctrl.h	2682;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN16_MA	regspinctrl.h	2902;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN17_MA	regspinctrl.h	2891;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN18_MA	regspinctrl.h	2880;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN19_MA	regspinctrl.h	2869;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN20_MA	regspinctrl.h	2858;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN21_MA	regspinctrl.h	2847;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN22_MA	regspinctrl.h	2836;"	d
BP_PINCTRL_DRIVE6_BANK1_PIN23_MA	regspinctrl.h	2825;"	d
BP_PINCTRL_DRIVE7_BANK1_PIN24_MA	regspinctrl.h	3033;"	d
BP_PINCTRL_DRIVE7_BANK1_PIN25_MA	regspinctrl.h	3022;"	d
BP_PINCTRL_DRIVE7_BANK1_PIN26_MA	regspinctrl.h	3011;"	d
BP_PINCTRL_DRIVE7_BANK1_PIN27_MA	regspinctrl.h	3000;"	d
BP_PINCTRL_DRIVE7_BANK1_PIN28_MA	regspinctrl.h	2989;"	d
BP_PINCTRL_DRIVE7_BANK1_PIN29_MA	regspinctrl.h	2978;"	d
BP_PINCTRL_DRIVE7_BANK1_PIN30_MA	regspinctrl.h	2967;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN00_MA	regspinctrl.h	3176;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN01_MA	regspinctrl.h	3165;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN02_MA	regspinctrl.h	3154;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN03_MA	regspinctrl.h	3143;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN04_MA	regspinctrl.h	3132;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN05_MA	regspinctrl.h	3121;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN06_MA	regspinctrl.h	3110;"	d
BP_PINCTRL_DRIVE8_BANK2_PIN07_MA	regspinctrl.h	3099;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN08_MA	regspinctrl.h	3403;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN09_MA	regspinctrl.h	3392;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN09_V	regspinctrl.h	3381;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN10_MA	regspinctrl.h	3370;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN10_V	regspinctrl.h	3359;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN11_MA	regspinctrl.h	3348;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN11_V	regspinctrl.h	3337;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN12_MA	regspinctrl.h	3326;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN12_V	regspinctrl.h	3315;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN13_MA	regspinctrl.h	3304;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN13_V	regspinctrl.h	3293;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN14_MA	regspinctrl.h	3282;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN14_V	regspinctrl.h	3271;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN15_MA	regspinctrl.h	3260;"	d
BP_PINCTRL_DRIVE9_BANK2_PIN15_V	regspinctrl.h	3249;"	d
BP_PINCTRL_IRQEN0_IRQEN	regspinctrl.h	6010;"	d
BP_PINCTRL_IRQEN1_IRQEN	regspinctrl.h	6066;"	d
BP_PINCTRL_IRQEN2_IRQEN	regspinctrl.h	6117;"	d
BP_PINCTRL_IRQLEVEL0_IRQLEVEL	regspinctrl.h	6172;"	d
BP_PINCTRL_IRQLEVEL1_IRQLEVEL	regspinctrl.h	6228;"	d
BP_PINCTRL_IRQLEVEL2_IRQLEVEL	regspinctrl.h	6279;"	d
BP_PINCTRL_IRQPOL0_IRQPOL	regspinctrl.h	6334;"	d
BP_PINCTRL_IRQPOL1_IRQPOL	regspinctrl.h	6390;"	d
BP_PINCTRL_IRQPOL2_IRQPOL	regspinctrl.h	6441;"	d
BP_PINCTRL_IRQSTAT0_IRQSTAT	regspinctrl.h	6496;"	d
BP_PINCTRL_IRQSTAT1_IRQSTAT	regspinctrl.h	6552;"	d
BP_PINCTRL_IRQSTAT2_IRQSTAT	regspinctrl.h	6603;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN00	regspinctrl.h	394;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN01	regspinctrl.h	383;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN02	regspinctrl.h	372;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN03	regspinctrl.h	361;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN04	regspinctrl.h	350;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN05	regspinctrl.h	339;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN06	regspinctrl.h	328;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN07	regspinctrl.h	317;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN08	regspinctrl.h	306;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN09	regspinctrl.h	295;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN10	regspinctrl.h	284;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN11	regspinctrl.h	273;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN12	regspinctrl.h	262;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN13	regspinctrl.h	251;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN14	regspinctrl.h	240;"	d
BP_PINCTRL_MUXSEL0_BANK0_PIN15	regspinctrl.h	225;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN16	regspinctrl.h	629;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN17	regspinctrl.h	618;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN18	regspinctrl.h	607;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN19	regspinctrl.h	596;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN20	regspinctrl.h	585;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN21	regspinctrl.h	574;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN22	regspinctrl.h	563;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN23	regspinctrl.h	552;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN24	regspinctrl.h	541;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN25	regspinctrl.h	530;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN26	regspinctrl.h	519;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN27	regspinctrl.h	508;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN28	regspinctrl.h	497;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN29	regspinctrl.h	486;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN30	regspinctrl.h	475;"	d
BP_PINCTRL_MUXSEL1_BANK0_PIN31	regspinctrl.h	460;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN00	regspinctrl.h	864;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN01	regspinctrl.h	853;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN02	regspinctrl.h	842;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN03	regspinctrl.h	831;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN04	regspinctrl.h	820;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN05	regspinctrl.h	809;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN06	regspinctrl.h	798;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN07	regspinctrl.h	787;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN08	regspinctrl.h	776;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN09	regspinctrl.h	765;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN10	regspinctrl.h	754;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN11	regspinctrl.h	743;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN12	regspinctrl.h	732;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN13	regspinctrl.h	721;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN14	regspinctrl.h	710;"	d
BP_PINCTRL_MUXSEL2_BANK1_PIN15	regspinctrl.h	695;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN16	regspinctrl.h	1084;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN17	regspinctrl.h	1073;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN18	regspinctrl.h	1062;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN19	regspinctrl.h	1051;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN20	regspinctrl.h	1040;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN21	regspinctrl.h	1029;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN22	regspinctrl.h	1018;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN23	regspinctrl.h	1007;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN24	regspinctrl.h	996;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN25	regspinctrl.h	985;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN26	regspinctrl.h	974;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN27	regspinctrl.h	963;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN28	regspinctrl.h	952;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN29	regspinctrl.h	941;"	d
BP_PINCTRL_MUXSEL3_BANK1_PIN30	regspinctrl.h	930;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN00	regspinctrl.h	1319;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN01	regspinctrl.h	1308;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN02	regspinctrl.h	1297;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN03	regspinctrl.h	1286;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN04	regspinctrl.h	1275;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN05	regspinctrl.h	1264;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN06	regspinctrl.h	1253;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN07	regspinctrl.h	1242;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN08	regspinctrl.h	1231;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN09	regspinctrl.h	1220;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN10	regspinctrl.h	1209;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN11	regspinctrl.h	1198;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN12	regspinctrl.h	1187;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN13	regspinctrl.h	1176;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN14	regspinctrl.h	1165;"	d
BP_PINCTRL_MUXSEL4_BANK2_PIN15	regspinctrl.h	1150;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN16	regspinctrl.h	1554;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN17	regspinctrl.h	1543;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN18	regspinctrl.h	1532;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN19	regspinctrl.h	1521;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN20	regspinctrl.h	1510;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN21	regspinctrl.h	1499;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN22	regspinctrl.h	1488;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN23	regspinctrl.h	1477;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN24	regspinctrl.h	1466;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN25	regspinctrl.h	1455;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN26	regspinctrl.h	1444;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN27	regspinctrl.h	1433;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN28	regspinctrl.h	1422;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN29	regspinctrl.h	1411;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN30	regspinctrl.h	1400;"	d
BP_PINCTRL_MUXSEL5_BANK2_PIN31	regspinctrl.h	1385;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN00	regspinctrl.h	1789;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN01	regspinctrl.h	1778;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN02	regspinctrl.h	1767;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN03	regspinctrl.h	1756;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN04	regspinctrl.h	1745;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN05	regspinctrl.h	1734;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN06	regspinctrl.h	1723;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN07	regspinctrl.h	1712;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN08	regspinctrl.h	1701;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN09	regspinctrl.h	1690;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN10	regspinctrl.h	1679;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN11	regspinctrl.h	1668;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN12	regspinctrl.h	1657;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN13	regspinctrl.h	1646;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN14	regspinctrl.h	1635;"	d
BP_PINCTRL_MUXSEL6_BANK3_PIN15	regspinctrl.h	1620;"	d
BP_PINCTRL_MUXSEL7_BANK3_PIN16	regspinctrl.h	1901;"	d
BP_PINCTRL_MUXSEL7_BANK3_PIN17	regspinctrl.h	1890;"	d
BP_PINCTRL_MUXSEL7_BANK3_PIN18	regspinctrl.h	1879;"	d
BP_PINCTRL_MUXSEL7_BANK3_PIN19	regspinctrl.h	1868;"	d
BP_PINCTRL_MUXSEL7_BANK3_PIN20	regspinctrl.h	1857;"	d
BP_PINCTRL_MUXSEL7_BANK3_PIN21	regspinctrl.h	1846;"	d
BP_PINCTRL_PIN2IRQ0_PIN2IRQ	regspinctrl.h	5848;"	d
BP_PINCTRL_PIN2IRQ1_PIN2IRQ	regspinctrl.h	5904;"	d
BP_PINCTRL_PIN2IRQ2_PIN2IRQ	regspinctrl.h	5955;"	d
BP_PINCTRL_PULL0_BANK0_PIN00	regspinctrl.h	4859;"	d
BP_PINCTRL_PULL0_BANK0_PIN01	regspinctrl.h	4848;"	d
BP_PINCTRL_PULL0_BANK0_PIN02	regspinctrl.h	4837;"	d
BP_PINCTRL_PULL0_BANK0_PIN03	regspinctrl.h	4826;"	d
BP_PINCTRL_PULL0_BANK0_PIN04	regspinctrl.h	4815;"	d
BP_PINCTRL_PULL0_BANK0_PIN05	regspinctrl.h	4804;"	d
BP_PINCTRL_PULL0_BANK0_PIN06	regspinctrl.h	4793;"	d
BP_PINCTRL_PULL0_BANK0_PIN07	regspinctrl.h	4782;"	d
BP_PINCTRL_PULL0_BANK0_PIN08	regspinctrl.h	4771;"	d
BP_PINCTRL_PULL0_BANK0_PIN09	regspinctrl.h	4760;"	d
BP_PINCTRL_PULL0_BANK0_PIN10	regspinctrl.h	4749;"	d
BP_PINCTRL_PULL0_BANK0_PIN11	regspinctrl.h	4738;"	d
BP_PINCTRL_PULL0_BANK0_PIN15	regspinctrl.h	4727;"	d
BP_PINCTRL_PULL0_BANK0_PIN18	regspinctrl.h	4716;"	d
BP_PINCTRL_PULL0_BANK0_PIN19	regspinctrl.h	4705;"	d
BP_PINCTRL_PULL0_BANK0_PIN20	regspinctrl.h	4694;"	d
BP_PINCTRL_PULL0_BANK0_PIN21	regspinctrl.h	4683;"	d
BP_PINCTRL_PULL0_BANK0_PIN22	regspinctrl.h	4672;"	d
BP_PINCTRL_PULL0_BANK0_PIN26	regspinctrl.h	4661;"	d
BP_PINCTRL_PULL0_BANK0_PIN27	regspinctrl.h	4650;"	d
BP_PINCTRL_PULL0_BANK0_PIN28	regspinctrl.h	4639;"	d
BP_PINCTRL_PULL0_BANK0_PIN29	regspinctrl.h	4628;"	d
BP_PINCTRL_PULL0_BANK0_PIN30	regspinctrl.h	4617;"	d
BP_PINCTRL_PULL0_BANK0_PIN31	regspinctrl.h	4602;"	d
BP_PINCTRL_PULL1_BANK1_PIN18	regspinctrl.h	4938;"	d
BP_PINCTRL_PULL1_BANK1_PIN22	regspinctrl.h	4927;"	d
BP_PINCTRL_PULL1_BANK1_PIN28	regspinctrl.h	4916;"	d
BP_PINCTRL_PULL2_BANK2_PIN00	regspinctrl.h	5088;"	d
BP_PINCTRL_PULL2_BANK2_PIN01	regspinctrl.h	5077;"	d
BP_PINCTRL_PULL2_BANK2_PIN02	regspinctrl.h	5066;"	d
BP_PINCTRL_PULL2_BANK2_PIN03	regspinctrl.h	5055;"	d
BP_PINCTRL_PULL2_BANK2_PIN04	regspinctrl.h	5044;"	d
BP_PINCTRL_PULL2_BANK2_PIN05	regspinctrl.h	5033;"	d
BP_PINCTRL_PULL2_BANK2_PIN08	regspinctrl.h	5022;"	d
BP_PINCTRL_PULL2_BANK2_PIN27	regspinctrl.h	5011;"	d
BP_PINCTRL_PULL2_BANK2_PIN28	regspinctrl.h	5000;"	d
BP_PINCTRL_PULL3_BANK3_PIN00	regspinctrl.h	5344;"	d
BP_PINCTRL_PULL3_BANK3_PIN01	regspinctrl.h	5333;"	d
BP_PINCTRL_PULL3_BANK3_PIN02	regspinctrl.h	5322;"	d
BP_PINCTRL_PULL3_BANK3_PIN03	regspinctrl.h	5311;"	d
BP_PINCTRL_PULL3_BANK3_PIN04	regspinctrl.h	5300;"	d
BP_PINCTRL_PULL3_BANK3_PIN05	regspinctrl.h	5289;"	d
BP_PINCTRL_PULL3_BANK3_PIN06	regspinctrl.h	5278;"	d
BP_PINCTRL_PULL3_BANK3_PIN07	regspinctrl.h	5267;"	d
BP_PINCTRL_PULL3_BANK3_PIN08	regspinctrl.h	5256;"	d
BP_PINCTRL_PULL3_BANK3_PIN09	regspinctrl.h	5245;"	d
BP_PINCTRL_PULL3_BANK3_PIN10	regspinctrl.h	5234;"	d
BP_PINCTRL_PULL3_BANK3_PIN11	regspinctrl.h	5223;"	d
BP_PINCTRL_PULL3_BANK3_PIN12	regspinctrl.h	5212;"	d
BP_PINCTRL_PULL3_BANK3_PIN13	regspinctrl.h	5201;"	d
BP_PINCTRL_PULL3_BANK3_PIN14	regspinctrl.h	5190;"	d
BP_PINCTRL_PULL3_BANK3_PIN15	regspinctrl.h	5179;"	d
BP_PINCTRL_PULL3_BANK3_PIN16	regspinctrl.h	5168;"	d
BP_PINCTRL_PULL3_BANK3_PIN17	regspinctrl.h	5157;"	d
BP_POWER_5VCTRL_CHARGE_4P2_ILIMIT	regspower.h	501;"	d
BP_POWER_5VCTRL_DCDC_XFER	regspower.h	545;"	d
BP_POWER_5VCTRL_ENABLE_DCDC	regspower.h	600;"	d
BP_POWER_5VCTRL_ENABLE_LINREG_ILIMIT	regspower.h	534;"	d
BP_POWER_5VCTRL_HEADROOM_ADJ	regspower.h	479;"	d
BP_POWER_5VCTRL_ILIMIT_EQ_ZERO	regspower.h	578;"	d
BP_POWER_5VCTRL_PWDN_5VBRNOUT	regspower.h	523;"	d
BP_POWER_5VCTRL_PWD_CHARGE_4P2	regspower.h	490;"	d
BP_POWER_5VCTRL_PWRUP_VBUS_CMPS	regspower.h	589;"	d
BP_POWER_5VCTRL_VBUSDROOP_TRSH	regspower.h	468;"	d
BP_POWER_5VCTRL_VBUSVALID_5VDETECT	regspower.h	556;"	d
BP_POWER_5VCTRL_VBUSVALID_TO_B	regspower.h	567;"	d
BP_POWER_5VCTRL_VBUSVALID_TRSH	regspower.h	512;"	d
BP_POWER_BATTMONITOR_BATT_VAL	regspower.h	2275;"	d
BP_POWER_BATTMONITOR_BRWNOUT_LVL	regspower.h	2319;"	d
BP_POWER_BATTMONITOR_BRWNOUT_PWD	regspower.h	2308;"	d
BP_POWER_BATTMONITOR_EN_BATADJ	regspower.h	2286;"	d
BP_POWER_BATTMONITOR_PWDN_BATTBRNOUT	regspower.h	2297;"	d
BP_POWER_CHARGE_ADJ_VOLT	regspower.h	884;"	d
BP_POWER_CHARGE_BATTCHRG_I	regspower.h	983;"	d
BP_POWER_CHARGE_CHRG_STS_OFF	regspower.h	939;"	d
BP_POWER_CHARGE_ENABLE_CHARGER_RESISTORS	regspower.h	917;"	d
BP_POWER_CHARGE_ENABLE_FAULT_DETECT	regspower.h	928;"	d
BP_POWER_CHARGE_ENABLE_LOAD	regspower.h	906;"	d
BP_POWER_CHARGE_PWD_BATTCHRG	regspower.h	961;"	d
BP_POWER_CHARGE_RSRVD3	regspower.h	895;"	d
BP_POWER_CHARGE_STOP_ILIMIT	regspower.h	972;"	d
BP_POWER_CHARGE_USE_EXTERN_R	regspower.h	950;"	d
BP_POWER_CTRL_BATT_BO_IRQ	regspower.h	257;"	d
BP_POWER_CTRL_CLKGATE	regspower.h	114;"	d
BP_POWER_CTRL_DCDC4P2_BO_IRQ	regspower.h	136;"	d
BP_POWER_CTRL_DC_OK_IRQ	regspower.h	235;"	d
BP_POWER_CTRL_ENIRQBATT_BO	regspower.h	268;"	d
BP_POWER_CTRL_ENIRQ_DCDC4P2_BO	regspower.h	147;"	d
BP_POWER_CTRL_ENIRQ_DC_OK	regspower.h	246;"	d
BP_POWER_CTRL_ENIRQ_PSWITCH	regspower.h	213;"	d
BP_POWER_CTRL_ENIRQ_VBUS_VALID	regspower.h	367;"	d
BP_POWER_CTRL_ENIRQ_VDD5V_DROOP	regspower.h	169;"	d
BP_POWER_CTRL_ENIRQ_VDD5V_GT_VDDIO	regspower.h	400;"	d
BP_POWER_CTRL_ENIRQ_VDDA_BO	regspower.h	312;"	d
BP_POWER_CTRL_ENIRQ_VDDD_BO	regspower.h	334;"	d
BP_POWER_CTRL_ENIRQ_VDDIO_BO	regspower.h	290;"	d
BP_POWER_CTRL_POLARITY_DC_OK	regspower.h	224;"	d
BP_POWER_CTRL_POLARITY_PSWITCH	regspower.h	202;"	d
BP_POWER_CTRL_POLARITY_VBUSVALID	regspower.h	345;"	d
BP_POWER_CTRL_POLARITY_VDD5V_GT_VDDIO	regspower.h	378;"	d
BP_POWER_CTRL_PSWITCH_IRQ	regspower.h	180;"	d
BP_POWER_CTRL_PSWITCH_IRQ_SRC	regspower.h	191;"	d
BP_POWER_CTRL_PSWITCH_MID_TRAN	regspower.h	125;"	d
BP_POWER_CTRL_VBUSVALID_IRQ	regspower.h	356;"	d
BP_POWER_CTRL_VDD5V_DROOP_IRQ	regspower.h	158;"	d
BP_POWER_CTRL_VDD5V_GT_VDDIO_IRQ	regspower.h	389;"	d
BP_POWER_CTRL_VDDA_BO_IRQ	regspower.h	301;"	d
BP_POWER_CTRL_VDDD_BO_IRQ	regspower.h	323;"	d
BP_POWER_CTRL_VDDIO_BO_IRQ	regspower.h	279;"	d
BP_POWER_DCDC4P2_BO	regspower.h	1599;"	d
BP_POWER_DCDC4P2_CMPTRIP	regspower.h	1610;"	d
BP_POWER_DCDC4P2_DROPOUT_CTRL	regspower.h	1518;"	d
BP_POWER_DCDC4P2_ENABLE_4P2	regspower.h	1544;"	d
BP_POWER_DCDC4P2_ENABLE_DCDC	regspower.h	1555;"	d
BP_POWER_DCDC4P2_HYST_DIR	regspower.h	1566;"	d
BP_POWER_DCDC4P2_HYST_THRESH	regspower.h	1577;"	d
BP_POWER_DCDC4P2_ISTEAL_THRESH	regspower.h	1533;"	d
BP_POWER_DCDC4P2_TRG	regspower.h	1588;"	d
BP_POWER_DCLIMITS_NEGLIMIT	regspower.h	1770;"	d
BP_POWER_DCLIMITS_POSLIMIT_BUCK	regspower.h	1759;"	d
BP_POWER_DEBUG_AVALIDPIOLOCK	regspower.h	2467;"	d
BP_POWER_DEBUG_BVALIDPIOLOCK	regspower.h	2478;"	d
BP_POWER_DEBUG_SESSENDPIOLOCK	regspower.h	2489;"	d
BP_POWER_DEBUG_VBUSVALIDPIOLOCK	regspower.h	2456;"	d
BP_POWER_LOOPCTRL_CM_HYST_THRESH	regspower.h	1878;"	d
BP_POWER_LOOPCTRL_DC_C	regspower.h	1944;"	d
BP_POWER_LOOPCTRL_DC_FF	regspower.h	1922;"	d
BP_POWER_LOOPCTRL_DC_R	regspower.h	1933;"	d
BP_POWER_LOOPCTRL_DF_HYST_THRESH	regspower.h	1889;"	d
BP_POWER_LOOPCTRL_EN_CM_HYST	regspower.h	1856;"	d
BP_POWER_LOOPCTRL_EN_DF_HYST	regspower.h	1867;"	d
BP_POWER_LOOPCTRL_EN_RCSCALE	regspower.h	1911;"	d
BP_POWER_LOOPCTRL_HYST_SIGN	regspower.h	1845;"	d
BP_POWER_LOOPCTRL_RCSCALE_THRESH	regspower.h	1900;"	d
BP_POWER_LOOPCTRL_TOGGLE_DIF	regspower.h	1834;"	d
BP_POWER_MINPWR_DC_HALFCLK	regspower.h	820;"	d
BP_POWER_MINPWR_DC_STOPCLK	regspower.h	798;"	d
BP_POWER_MINPWR_DOUBLE_FETS	regspower.h	754;"	d
BP_POWER_MINPWR_ENABLE_OSC	regspower.h	721;"	d
BP_POWER_MINPWR_EN_DC_PFM	regspower.h	809;"	d
BP_POWER_MINPWR_HALF_FETS	regspower.h	765;"	d
BP_POWER_MINPWR_LESSANA_I	regspower.h	776;"	d
BP_POWER_MINPWR_LOWPWR_4P2	regspower.h	666;"	d
BP_POWER_MINPWR_PWD_ANA_CMPS	regspower.h	710;"	d
BP_POWER_MINPWR_PWD_BO	regspower.h	688;"	d
BP_POWER_MINPWR_PWD_XTAL24	regspower.h	787;"	d
BP_POWER_MINPWR_SELECT_OSC	regspower.h	732;"	d
BP_POWER_MINPWR_USE_VDDXTAL_VBG	regspower.h	699;"	d
BP_POWER_MINPWR_VBG_OFF	regspower.h	743;"	d
BP_POWER_MINPWR_VDAC_DUMP_CTRL	regspower.h	677;"	d
BP_POWER_MISC_DELAY_TIMING	regspower.h	1685;"	d
BP_POWER_MISC_FREQSEL	regspower.h	1663;"	d
BP_POWER_MISC_RSRVD1	regspower.h	1674;"	d
BP_POWER_MISC_SEL_PLLCLK	regspower.h	1707;"	d
BP_POWER_MISC_TEST	regspower.h	1696;"	d
BP_POWER_RESET_PWD	regspower.h	2401;"	d
BP_POWER_RESET_PWD_OFF	regspower.h	2390;"	d
BP_POWER_RESET_UNLOCK	regspower.h	2373;"	d
BP_POWER_SPECIAL_TEST	regspower.h	2540;"	d
BP_POWER_SPEED_CTRL	regspower.h	2220;"	d
BP_POWER_SPEED_STATUS	regspower.h	2213;"	d
BP_POWER_STS_AVALID	regspower.h	2126;"	d
BP_POWER_STS_AVALID_STATUS	regspower.h	2028;"	d
BP_POWER_STS_BATT_BO	regspower.h	2056;"	d
BP_POWER_STS_BVALID	regspower.h	2137;"	d
BP_POWER_STS_BVALID_STATUS	regspower.h	2035;"	d
BP_POWER_STS_CHRGSTS	regspower.h	2070;"	d
BP_POWER_STS_DCDC_4P2_BO	regspower.h	2077;"	d
BP_POWER_STS_DC_OK	regspower.h	2084;"	d
BP_POWER_STS_PSWITCH	regspower.h	2021;"	d
BP_POWER_STS_PWRUP_SOURCE	regspower.h	2014;"	d
BP_POWER_STS_SESSEND	regspower.h	2159;"	d
BP_POWER_STS_SESSEND_STATUS	regspower.h	2049;"	d
BP_POWER_STS_VBUSVALID	regspower.h	2148;"	d
BP_POWER_STS_VBUSVALID_STATUS	regspower.h	2042;"	d
BP_POWER_STS_VDD5V_DROOP	regspower.h	2119;"	d
BP_POWER_STS_VDD5V_FAULT	regspower.h	2063;"	d
BP_POWER_STS_VDD5V_GT_VDDIO	regspower.h	2112;"	d
BP_POWER_STS_VDDA_BO	regspower.h	2098;"	d
BP_POWER_STS_VDDD_BO	regspower.h	2105;"	d
BP_POWER_STS_VDDIO_BO	regspower.h	2091;"	d
BP_POWER_VDDACTRL_BO_OFFSET	regspower.h	1236;"	d
BP_POWER_VDDACTRL_DISABLE_FET	regspower.h	1214;"	d
BP_POWER_VDDACTRL_DISABLE_STEPPING	regspower.h	1192;"	d
BP_POWER_VDDACTRL_ENABLE_LINREG	regspower.h	1203;"	d
BP_POWER_VDDACTRL_LINREG_OFFSET	regspower.h	1225;"	d
BP_POWER_VDDACTRL_PWDN_BRNOUT	regspower.h	1181;"	d
BP_POWER_VDDACTRL_TRG	regspower.h	1247;"	d
BP_POWER_VDDDCTRL_ADJTN	regspower.h	1042;"	d
BP_POWER_VDDDCTRL_BO_OFFSET	regspower.h	1112;"	d
BP_POWER_VDDDCTRL_DISABLE_FET	regspower.h	1090;"	d
BP_POWER_VDDDCTRL_DISABLE_STEPPING	regspower.h	1068;"	d
BP_POWER_VDDDCTRL_ENABLE_LINREG	regspower.h	1079;"	d
BP_POWER_VDDDCTRL_LINREG_OFFSET	regspower.h	1101;"	d
BP_POWER_VDDDCTRL_PWDN_BRNOUT	regspower.h	1057;"	d
BP_POWER_VDDDCTRL_TRG	regspower.h	1123;"	d
BP_POWER_VDDIOCTRL_ADJTN	regspower.h	1306;"	d
BP_POWER_VDDIOCTRL_BO_OFFSET	regspower.h	1361;"	d
BP_POWER_VDDIOCTRL_DISABLE_FET	regspower.h	1339;"	d
BP_POWER_VDDIOCTRL_DISABLE_STEPPING	regspower.h	1328;"	d
BP_POWER_VDDIOCTRL_LINREG_OFFSET	regspower.h	1350;"	d
BP_POWER_VDDIOCTRL_PWDN_BRNOUT	regspower.h	1317;"	d
BP_POWER_VDDIOCTRL_TRG	regspower.h	1372;"	d
BP_POWER_VDDMEMCTRL_ENABLE_ILIMIT	regspower.h	1436;"	d
BP_POWER_VDDMEMCTRL_ENABLE_LINREG	regspower.h	1447;"	d
BP_POWER_VDDMEMCTRL_PULLDOWN_ACTIVE	regspower.h	1425;"	d
BP_POWER_VDDMEMCTRL_TRG	regspower.h	1458;"	d
BP_POWER_VERSION_MAJOR	regspower.h	2590;"	d
BP_POWER_VERSION_MINOR	regspower.h	2601;"	d
BP_POWER_VERSION_STEP	regspower.h	2608;"	d
BP_UARTDBGCR_CTSEN	regsuartdbg.h	747;"	d
BP_UARTDBGCR_DTR	regsuartdbg.h	802;"	d
BP_UARTDBGCR_LBE	regsuartdbg.h	835;"	d
BP_UARTDBGCR_OUT1	regsuartdbg.h	780;"	d
BP_UARTDBGCR_OUT2	regsuartdbg.h	769;"	d
BP_UARTDBGCR_RESERVED	regsuartdbg.h	846;"	d
BP_UARTDBGCR_RTS	regsuartdbg.h	791;"	d
BP_UARTDBGCR_RTSEN	regsuartdbg.h	758;"	d
BP_UARTDBGCR_RXE	regsuartdbg.h	813;"	d
BP_UARTDBGCR_SIREN	regsuartdbg.h	864;"	d
BP_UARTDBGCR_SIRLP	regsuartdbg.h	853;"	d
BP_UARTDBGCR_TXE	regsuartdbg.h	824;"	d
BP_UARTDBGCR_UARTEN	regsuartdbg.h	875;"	d
BP_UARTDBGCR_UNAVAILABLE	regsuartdbg.h	736;"	d
BP_UARTDBGDMACR_DMAONERR	regsuartdbg.h	1738;"	d
BP_UARTDBGDMACR_RESERVED	regsuartdbg.h	1731;"	d
BP_UARTDBGDMACR_RXDMAE	regsuartdbg.h	1760;"	d
BP_UARTDBGDMACR_TXDMAE	regsuartdbg.h	1749;"	d
BP_UARTDBGDMACR_UNAVAILABLE	regsuartdbg.h	1720;"	d
BP_UARTDBGDR_BE	regsuartdbg.h	89;"	d
BP_UARTDBGDR_DATA	regsuartdbg.h	110;"	d
BP_UARTDBGDR_FE	regsuartdbg.h	103;"	d
BP_UARTDBGDR_OE	regsuartdbg.h	82;"	d
BP_UARTDBGDR_PE	regsuartdbg.h	96;"	d
BP_UARTDBGDR_RESERVED	regsuartdbg.h	75;"	d
BP_UARTDBGDR_UNAVAILABLE	regsuartdbg.h	64;"	d
BP_UARTDBGFBRD_BAUD_DIVFRAC	regsuartdbg.h	530;"	d
BP_UARTDBGFBRD_RESERVED	regsuartdbg.h	523;"	d
BP_UARTDBGFBRD_UNAVAILABLE	regsuartdbg.h	512;"	d
BP_UARTDBGFR_BUSY	regsuartdbg.h	325;"	d
BP_UARTDBGFR_CTS	regsuartdbg.h	346;"	d
BP_UARTDBGFR_DCD	regsuartdbg.h	332;"	d
BP_UARTDBGFR_DSR	regsuartdbg.h	339;"	d
BP_UARTDBGFR_RESERVED	regsuartdbg.h	283;"	d
BP_UARTDBGFR_RI	regsuartdbg.h	290;"	d
BP_UARTDBGFR_RXFE	regsuartdbg.h	318;"	d
BP_UARTDBGFR_RXFF	regsuartdbg.h	304;"	d
BP_UARTDBGFR_TXFE	regsuartdbg.h	297;"	d
BP_UARTDBGFR_TXFF	regsuartdbg.h	311;"	d
BP_UARTDBGFR_UNAVAILABLE	regsuartdbg.h	272;"	d
BP_UARTDBGIBRD_BAUD_DIVINT	regsuartdbg.h	462;"	d
BP_UARTDBGIBRD_UNAVAILABLE	regsuartdbg.h	451;"	d
BP_UARTDBGICR_BEIC	regsuartdbg.h	1530;"	d
BP_UARTDBGICR_CTSMIC	regsuartdbg.h	1618;"	d
BP_UARTDBGICR_DCDMIC	regsuartdbg.h	1607;"	d
BP_UARTDBGICR_DSRMIC	regsuartdbg.h	1596;"	d
BP_UARTDBGICR_FEIC	regsuartdbg.h	1552;"	d
BP_UARTDBGICR_OEIC	regsuartdbg.h	1519;"	d
BP_UARTDBGICR_PEIC	regsuartdbg.h	1541;"	d
BP_UARTDBGICR_RESERVED	regsuartdbg.h	1512;"	d
BP_UARTDBGICR_RIMIC	regsuartdbg.h	1629;"	d
BP_UARTDBGICR_RTIC	regsuartdbg.h	1563;"	d
BP_UARTDBGICR_RXIC	regsuartdbg.h	1585;"	d
BP_UARTDBGICR_TXIC	regsuartdbg.h	1574;"	d
BP_UARTDBGICR_UNAVAILABLE	regsuartdbg.h	1501;"	d
BP_UARTDBGIFLS_RESERVED	regsuartdbg.h	937;"	d
BP_UARTDBGIFLS_RXIFLSEL	regsuartdbg.h	944;"	d
BP_UARTDBGIFLS_TXIFLSEL	regsuartdbg.h	964;"	d
BP_UARTDBGIFLS_UNAVAILABLE	regsuartdbg.h	926;"	d
BP_UARTDBGILPR_ILPDVSR	regsuartdbg.h	402;"	d
BP_UARTDBGILPR_UNAVAILABLE	regsuartdbg.h	391;"	d
BP_UARTDBGIMSC_BEIM	regsuartdbg.h	1062;"	d
BP_UARTDBGIMSC_CTSMIM	regsuartdbg.h	1150;"	d
BP_UARTDBGIMSC_DCDMIM	regsuartdbg.h	1139;"	d
BP_UARTDBGIMSC_DSRMIM	regsuartdbg.h	1128;"	d
BP_UARTDBGIMSC_FEIM	regsuartdbg.h	1084;"	d
BP_UARTDBGIMSC_OEIM	regsuartdbg.h	1051;"	d
BP_UARTDBGIMSC_PEIM	regsuartdbg.h	1073;"	d
BP_UARTDBGIMSC_RESERVED	regsuartdbg.h	1044;"	d
BP_UARTDBGIMSC_RIMIM	regsuartdbg.h	1161;"	d
BP_UARTDBGIMSC_RTIM	regsuartdbg.h	1095;"	d
BP_UARTDBGIMSC_RXIM	regsuartdbg.h	1117;"	d
BP_UARTDBGIMSC_TXIM	regsuartdbg.h	1106;"	d
BP_UARTDBGIMSC_UNAVAILABLE	regsuartdbg.h	1033;"	d
BP_UARTDBGLCR_H_BRK	regsuartdbg.h	675;"	d
BP_UARTDBGLCR_H_EPS	regsuartdbg.h	653;"	d
BP_UARTDBGLCR_H_FEN	regsuartdbg.h	631;"	d
BP_UARTDBGLCR_H_PEN	regsuartdbg.h	664;"	d
BP_UARTDBGLCR_H_RESERVED	regsuartdbg.h	596;"	d
BP_UARTDBGLCR_H_SPS	regsuartdbg.h	603;"	d
BP_UARTDBGLCR_H_STP2	regsuartdbg.h	642;"	d
BP_UARTDBGLCR_H_UNAVAILABLE	regsuartdbg.h	585;"	d
BP_UARTDBGLCR_H_WLEN	regsuartdbg.h	614;"	d
BP_UARTDBGMIS_BEMIS	regsuartdbg.h	1382;"	d
BP_UARTDBGMIS_CTSMMIS	regsuartdbg.h	1438;"	d
BP_UARTDBGMIS_DCDMMIS	regsuartdbg.h	1431;"	d
BP_UARTDBGMIS_DSRMMIS	regsuartdbg.h	1424;"	d
BP_UARTDBGMIS_FEMIS	regsuartdbg.h	1396;"	d
BP_UARTDBGMIS_OEMIS	regsuartdbg.h	1375;"	d
BP_UARTDBGMIS_PEMIS	regsuartdbg.h	1389;"	d
BP_UARTDBGMIS_RESERVED	regsuartdbg.h	1368;"	d
BP_UARTDBGMIS_RIMMIS	regsuartdbg.h	1445;"	d
BP_UARTDBGMIS_RTMIS	regsuartdbg.h	1403;"	d
BP_UARTDBGMIS_RXMIS	regsuartdbg.h	1417;"	d
BP_UARTDBGMIS_TXMIS	regsuartdbg.h	1410;"	d
BP_UARTDBGMIS_UNAVAILABLE	regsuartdbg.h	1357;"	d
BP_UARTDBGRIS_BERIS	regsuartdbg.h	1242;"	d
BP_UARTDBGRIS_CTSRMIS	regsuartdbg.h	1298;"	d
BP_UARTDBGRIS_DCDRMIS	regsuartdbg.h	1291;"	d
BP_UARTDBGRIS_DSRRMIS	regsuartdbg.h	1284;"	d
BP_UARTDBGRIS_FERIS	regsuartdbg.h	1256;"	d
BP_UARTDBGRIS_OERIS	regsuartdbg.h	1235;"	d
BP_UARTDBGRIS_PERIS	regsuartdbg.h	1249;"	d
BP_UARTDBGRIS_RESERVED	regsuartdbg.h	1228;"	d
BP_UARTDBGRIS_RIRMIS	regsuartdbg.h	1305;"	d
BP_UARTDBGRIS_RTRIS	regsuartdbg.h	1263;"	d
BP_UARTDBGRIS_RXRIS	regsuartdbg.h	1277;"	d
BP_UARTDBGRIS_TXRIS	regsuartdbg.h	1270;"	d
BP_UARTDBGRIS_UNAVAILABLE	regsuartdbg.h	1217;"	d
BP_UARTDBGRSR_ECR_BE	regsuartdbg.h	196;"	d
BP_UARTDBGRSR_ECR_EC	regsuartdbg.h	174;"	d
BP_UARTDBGRSR_ECR_FE	regsuartdbg.h	218;"	d
BP_UARTDBGRSR_ECR_OE	regsuartdbg.h	185;"	d
BP_UARTDBGRSR_ECR_PE	regsuartdbg.h	207;"	d
BP_UARTDBGRSR_ECR_UNAVAILABLE	regsuartdbg.h	163;"	d
BP_USBPHY_CTRL_CLKGATE	regsusbphy.h	592;"	d
BP_USBPHY_CTRL_DATA_ON_LRADC	regsusbphy.h	621;"	d
BP_USBPHY_CTRL_DEVPLUGIN_IRQ	regsusbphy.h	632;"	d
BP_USBPHY_CTRL_DEVPLUGIN_POLARITY	regsusbphy.h	687;"	d
BP_USBPHY_CTRL_ENDEVPLUGINDETECT	regsusbphy.h	698;"	d
BP_USBPHY_CTRL_ENHOSTDISCONDETECT	regsusbphy.h	731;"	d
BP_USBPHY_CTRL_ENIRQDEVPLUGIN	regsusbphy.h	643;"	d
BP_USBPHY_CTRL_ENIRQHOSTDISCON	regsusbphy.h	720;"	d
BP_USBPHY_CTRL_ENIRQRESUMEDETECT	regsusbphy.h	665;"	d
BP_USBPHY_CTRL_ENOTGIDDETECT	regsusbphy.h	676;"	d
BP_USBPHY_CTRL_HOSTDISCONDETECT_IRQ	regsusbphy.h	709;"	d
BP_USBPHY_CTRL_HOST_FORCE_LS_SE0	regsusbphy.h	610;"	d
BP_USBPHY_CTRL_RESUME_IRQ	regsusbphy.h	654;"	d
BP_USBPHY_CTRL_SFTRST	regsusbphy.h	577;"	d
BP_USBPHY_CTRL_UTMI_SUSPENDM	regsusbphy.h	603;"	d
BP_USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT	regsusbphy.h	1109;"	d
BP_USBPHY_DEBUG0_STATUS_SQUELCH_COUNT	regsusbphy.h	1091;"	d
BP_USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT	regsusbphy.h	1102;"	d
BP_USBPHY_DEBUG1_DBG_ADDRESS	regsusbphy.h	1193;"	d
BP_USBPHY_DEBUG1_ENTAILADJVD	regsusbphy.h	1171;"	d
BP_USBPHY_DEBUG1_ENTX2TX	regsusbphy.h	1182;"	d
BP_USBPHY_DEBUG_CLKGATE	regsusbphy.h	925;"	d
BP_USBPHY_DEBUG_DEBUG_INTERFACE_HOLD	regsusbphy.h	1024;"	d
BP_USBPHY_DEBUG_ENHSTPULLDOWN	regsusbphy.h	1002;"	d
BP_USBPHY_DEBUG_ENSQUELCHRESET	regsusbphy.h	958;"	d
BP_USBPHY_DEBUG_ENTX2RXCOUNT	regsusbphy.h	980;"	d
BP_USBPHY_DEBUG_HOST_RESUME_DEBUG	regsusbphy.h	936;"	d
BP_USBPHY_DEBUG_HSTPULLDOWN	regsusbphy.h	1013;"	d
BP_USBPHY_DEBUG_OTGIDPIOLOCK	regsusbphy.h	1035;"	d
BP_USBPHY_DEBUG_SQUELCHRESETCOUNT	regsusbphy.h	969;"	d
BP_USBPHY_DEBUG_SQUELCHRESETLENGTH	regsusbphy.h	947;"	d
BP_USBPHY_DEBUG_TX2RXCOUNT	regsusbphy.h	991;"	d
BP_USBPHY_IP_ANALOG_TESTMODE	regsusbphy.h	1421;"	d
BP_USBPHY_IP_CP_SEL	regsusbphy.h	1383;"	d
BP_USBPHY_IP_DIV_SEL	regsusbphy.h	1351;"	d
BP_USBPHY_IP_EN_USB_CLKS	regsusbphy.h	1432;"	d
BP_USBPHY_IP_LFR_SEL	regsusbphy.h	1367;"	d
BP_USBPHY_IP_PLL_LOCKED	regsusbphy.h	1443;"	d
BP_USBPHY_IP_PLL_POWER	regsusbphy.h	1454;"	d
BP_USBPHY_IP_TSTI_TX_DM	regsusbphy.h	1410;"	d
BP_USBPHY_IP_TSTI_TX_DP	regsusbphy.h	1399;"	d
BP_USBPHY_PWD_RXPWD1PT1	regsusbphy.h	151;"	d
BP_USBPHY_PWD_RXPWDDIFF	regsusbphy.h	140;"	d
BP_USBPHY_PWD_RXPWDENV	regsusbphy.h	162;"	d
BP_USBPHY_PWD_RXPWDRX	regsusbphy.h	129;"	d
BP_USBPHY_PWD_TXPWDFS	regsusbphy.h	195;"	d
BP_USBPHY_PWD_TXPWDIBIAS	regsusbphy.h	184;"	d
BP_USBPHY_PWD_TXPWDV2I	regsusbphy.h	173;"	d
BP_USBPHY_RX_DISCONADJ	regsusbphy.h	439;"	d
BP_USBPHY_RX_ENVADJ	regsusbphy.h	450;"	d
BP_USBPHY_RX_RXDBYPASS	regsusbphy.h	428;"	d
BP_USBPHY_STATUS_DEVPLUGIN_STATUS	regsusbphy.h	816;"	d
BP_USBPHY_STATUS_HOSTDISCONDETECT_STATUS	regsusbphy.h	823;"	d
BP_USBPHY_STATUS_OTGID_STATUS	regsusbphy.h	805;"	d
BP_USBPHY_STATUS_RESUME_STATUS	regsusbphy.h	798;"	d
BP_USBPHY_TX_D_CAL	regsusbphy.h	355;"	d
BP_USBPHY_TX_TXCAL45DN	regsusbphy.h	344;"	d
BP_USBPHY_TX_TXCAL45DP	regsusbphy.h	322;"	d
BP_USBPHY_TX_TXENCAL45DN	regsusbphy.h	333;"	d
BP_USBPHY_TX_TXENCAL45DP	regsusbphy.h	311;"	d
BP_USBPHY_TX_USBPHY_TX_EDGECTRL	regsusbphy.h	278;"	d
BP_USBPHY_TX_USBPHY_TX_SYNC_INVERT	regsusbphy.h	289;"	d
BP_USBPHY_TX_USBPHY_TX_SYNC_MUX	regsusbphy.h	300;"	d
BP_USBPHY_VERSION_MAJOR	regsusbphy.h	1248;"	d
BP_USBPHY_VERSION_MINOR	regsusbphy.h	1259;"	d
BP_USBPHY_VERSION_STEP	regsusbphy.h	1266;"	d
BRK	regsuartdbg.h	/^        unsigned BRK          :  1;$/;"	m	struct:__anon464::__anon465
BRWNOUT_LVL	regspower.h	/^        unsigned BRWNOUT_LVL      :  5;$/;"	m	struct:__anon442::__anon443
BRWNOUT_PWD	regspower.h	/^        unsigned BRWNOUT_PWD      :  1;$/;"	m	struct:__anon442::__anon443
BSP_AUDIO_DMA_BUF_ADDR	bsp_cfg.h	57;"	d
BSP_AUDIO_DMA_BUF_SIZE	bsp_cfg.h	58;"	d
BSP_AUDIO_DMA_DESCRIPTOR_ADDR	bsp_cfg.h	63;"	d
BSP_AUDIO_DMA_DESCRIPTOR_SIZE	bsp_cfg.h	64;"	d
BSP_DEVICE_PREFIX	bsp_cfg.h	33;"	d
BSP_MICROSEC_CLKSRC	bsp_cfg.h	46;"	d
BSP_TIMER0_CLKSRC	bsp_cfg.h	45;"	d
BSP_VID_MEM_CACHE_WRITETHROUGH	bsp_cfg.h	79;"	d
BUILD_DBG_SERIAL_BAUDRATE_DIVIDER	bsp_cfg.h	124;"	d
BUILD_DBG_SERIAL_BAUDRATE_DIVIDER	xldr.h	204;"	d
BUSY	regsclkctrl.h	/^        unsigned BUSY                   :  1;$/;"	m	struct:__anon17::__anon18
BUSY	regsclkctrl.h	/^        unsigned BUSY         :  1;$/;"	m	struct:__anon19::__anon20
BUSY	regsclkctrl.h	/^        unsigned BUSY         :  1;$/;"	m	struct:__anon23::__anon24
BUSY	regsclkctrl.h	/^        unsigned BUSY         :  1;$/;"	m	struct:__anon25::__anon26
BUSY	regsclkctrl.h	/^        unsigned BUSY         :  1;$/;"	m	struct:__anon27::__anon28
BUSY	regsclkctrl.h	/^        unsigned BUSY         :  1;$/;"	m	struct:__anon35::__anon36
BUSY	regsclkctrl.h	/^        unsigned BUSY         :  1;$/;"	m	struct:__anon39::__anon40
BUSY	regsuartdbg.h	/^        unsigned BUSY         :  1;$/;"	m	struct:__anon456::__anon457
BUSY0	regsocotp.h	/^        unsigned BUSY0           :  1;$/;"	m	struct:__anon286::__anon287
BUSY_DCC_RESYNC	regsclkctrl.h	/^        unsigned BUSY_DCC_RESYNC    :  1;$/;"	m	struct:__anon31::__anon32
BUSY_REF_CPU	regsclkctrl.h	/^        unsigned BUSY_REF_CPU       :  1;$/;"	m	struct:__anon31::__anon32
BUSY_REF_CPU	regsclkctrl.h	/^        unsigned BUSY_REF_CPU      :  1;$/;"	m	struct:__anon15::__anon16
BUSY_REF_EMI	regsclkctrl.h	/^        unsigned BUSY_REF_EMI       :  1;$/;"	m	struct:__anon31::__anon32
BUSY_REF_XTAL	regsclkctrl.h	/^        unsigned BUSY_REF_XTAL      :  1;$/;"	m	struct:__anon31::__anon32
BUSY_REF_XTAL	regsclkctrl.h	/^        unsigned BUSY_REF_XTAL     :  1;$/;"	m	struct:__anon15::__anon16
BUSY_SYNC_MODE	regsclkctrl.h	/^        unsigned BUSY_SYNC_MODE     :  1;$/;"	m	struct:__anon31::__anon32
BUS_SHARE_ENABLE	regsdram.h	/^        unsigned BUS_SHARE_ENABLE       :  1;$/;"	m	struct:__anon225::__anon226
BUS_SHARE_TIMEOUT	regsdram.h	/^        unsigned BUS_SHARE_TIMEOUT  : 10;$/;"	m	struct:__anon227::__anon228
BVALID	regspower.h	/^        unsigned BVALID            :  1;$/;"	m	struct:__anon438::__anon439
BVALIDPIOLOCK	regspower.h	/^        unsigned BVALIDPIOLOCK     :  1;$/;"	m	struct:__anon446::__anon447
BVALID_STATUS	regspower.h	/^        unsigned BVALID_STATUS     :  1;$/;"	m	struct:__anon438::__anon439
BV_CLKCTRL_HBUS_SLOW_DIV__BY1	regsclkctrl.h	524;"	d
BV_CLKCTRL_HBUS_SLOW_DIV__BY16	regsclkctrl.h	528;"	d
BV_CLKCTRL_HBUS_SLOW_DIV__BY2	regsclkctrl.h	525;"	d
BV_CLKCTRL_HBUS_SLOW_DIV__BY32	regsclkctrl.h	529;"	d
BV_CLKCTRL_HBUS_SLOW_DIV__BY4	regsclkctrl.h	526;"	d
BV_CLKCTRL_HBUS_SLOW_DIV__BY8	regsclkctrl.h	527;"	d
BV_CLKCTRL_PLLCTRL0_CP_SEL__DEFAULT	regsclkctrl.h	120;"	d
BV_CLKCTRL_PLLCTRL0_CP_SEL__TIMES_05	regsclkctrl.h	122;"	d
BV_CLKCTRL_PLLCTRL0_CP_SEL__TIMES_2	regsclkctrl.h	121;"	d
BV_CLKCTRL_PLLCTRL0_CP_SEL__UNDEFINED	regsclkctrl.h	123;"	d
BV_CLKCTRL_PLLCTRL0_DIV_SEL__DEFAULT	regsclkctrl.h	136;"	d
BV_CLKCTRL_PLLCTRL0_DIV_SEL__LOWER	regsclkctrl.h	137;"	d
BV_CLKCTRL_PLLCTRL0_DIV_SEL__LOWEST	regsclkctrl.h	138;"	d
BV_CLKCTRL_PLLCTRL0_DIV_SEL__UNDEFINED	regsclkctrl.h	139;"	d
BV_CLKCTRL_PLLCTRL0_LFR_SEL__DEFAULT	regsclkctrl.h	104;"	d
BV_CLKCTRL_PLLCTRL0_LFR_SEL__TIMES_05	regsclkctrl.h	106;"	d
BV_CLKCTRL_PLLCTRL0_LFR_SEL__TIMES_2	regsclkctrl.h	105;"	d
BV_CLKCTRL_PLLCTRL0_LFR_SEL__UNDEFINED	regsclkctrl.h	107;"	d
BV_DIGCTL_AHB_STATS_SELECT_L0_MASTER_SELECT__CRYPTO	regsdigctl.h	2494;"	d
BV_DIGCTL_AHB_STATS_SELECT_L0_MASTER_SELECT__ECC8	regsdigctl.h	2493;"	d
BV_DIGCTL_AHB_STATS_SELECT_L1_MASTER_SELECT__ARM_I	regsdigctl.h	2480;"	d
BV_DIGCTL_AHB_STATS_SELECT_L2_MASTER_SELECT__ARM_D	regsdigctl.h	2467;"	d
BV_DIGCTL_AHB_STATS_SELECT_L3_MASTER_SELECT__APBH	regsdigctl.h	2452;"	d
BV_DIGCTL_AHB_STATS_SELECT_L3_MASTER_SELECT__APBX	regsdigctl.h	2453;"	d
BV_DIGCTL_AHB_STATS_SELECT_L3_MASTER_SELECT__USB	regsdigctl.h	2454;"	d
BV_DIGCTL_CTRL_JTAG_SHIELD__NORMAL	regsdigctl.h	418;"	d
BV_DIGCTL_CTRL_JTAG_SHIELD__SHIELDS_UP	regsdigctl.h	419;"	d
BV_DIGCTL_CTRL_SAIF_CLKMST_SEL__SAIF1_MST	regsdigctl.h	299;"	d
BV_DIGCTL_CTRL_SAIF_CLKMST_SEL__SAIF2_MST	regsdigctl.h	300;"	d
BV_DIGCTL_CTRL_SAIF_CLKMUX_SEL__BL_CLK_IN	regsdigctl.h	286;"	d
BV_DIGCTL_CTRL_SAIF_CLKMUX_SEL__BL_CLK_OUT	regsdigctl.h	284;"	d
BV_DIGCTL_CTRL_SAIF_CLKMUX_SEL__MBL_CLK_OUT	regsdigctl.h	283;"	d
BV_DIGCTL_CTRL_SAIF_CLKMUX_SEL__M_CLK_OUT_BL_CLK_IN	regsdigctl.h	285;"	d
BV_DIGCTL_CTRL_SAIF_LOOPBACK__LOOPIT	regsdigctl.h	270;"	d
BV_DIGCTL_CTRL_SAIF_LOOPBACK__NORMAL	regsdigctl.h	269;"	d
BV_DIGCTL_CTRL_UART_LOOPBACK__LOOPIT	regsdigctl.h	256;"	d
BV_DIGCTL_CTRL_UART_LOOPBACK__NORMAL	regsdigctl.h	255;"	d
BV_DIGCTL_CTRL_USB_CLKGATE__NO_CLKS	regsdigctl.h	405;"	d
BV_DIGCTL_CTRL_USB_CLKGATE__RUN	regsdigctl.h	404;"	d
BV_DIGCTL_CTRL_USE_SERIAL_JTAG__OLD_JTAG	regsdigctl.h	357;"	d
BV_DIGCTL_CTRL_USE_SERIAL_JTAG__SERIAL_JTAG	regsdigctl.h	358;"	d
BV_EMI_CTRL_ARB_MODE__PORT_PRIORITY	regsemi.h	203;"	d
BV_EMI_CTRL_ARB_MODE__TIMESTAMP	regsemi.h	201;"	d
BV_EMI_CTRL_ARB_MODE__WRITE_HYBRID	regsemi.h	202;"	d
BV_EMI_CTRL_AXI_DEPTH__FOUR	regsemi.h	166;"	d
BV_EMI_CTRL_AXI_DEPTH__ONE	regsemi.h	163;"	d
BV_EMI_CTRL_AXI_DEPTH__THREE	regsemi.h	165;"	d
BV_EMI_CTRL_AXI_DEPTH__TWO	regsemi.h	164;"	d
BV_EMI_CTRL_CE_SELECT__CE0	regsemi.h	308;"	d
BV_EMI_CTRL_CE_SELECT__CE1	regsemi.h	309;"	d
BV_EMI_CTRL_CE_SELECT__CE2	regsemi.h	310;"	d
BV_EMI_CTRL_CE_SELECT__CE3	regsemi.h	311;"	d
BV_EMI_CTRL_CE_SELECT__NONE	regsemi.h	307;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT0123	regsemi.h	216;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT0132	regsemi.h	221;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT0213	regsemi.h	220;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT0231	regsemi.h	218;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT0312	regsemi.h	217;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT0321	regsemi.h	219;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT1023	regsemi.h	222;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT1032	regsemi.h	227;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT1203	regsemi.h	226;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT1230	regsemi.h	224;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT1302	regsemi.h	223;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT1320	regsemi.h	225;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT2013	regsemi.h	228;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT2031	regsemi.h	233;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT2103	regsemi.h	232;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT2130	regsemi.h	230;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT2301	regsemi.h	229;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT2310	regsemi.h	231;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT3012	regsemi.h	234;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT3021	regsemi.h	239;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT3102	regsemi.h	238;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT3120	regsemi.h	236;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT3201	regsemi.h	235;"	d
BV_EMI_CTRL_PORT_PRIORITY_ORDER__PORT3210	regsemi.h	237;"	d
BV_EMI_STAT_DRAM_HALTED__HALTED	regsemi.h	384;"	d
BV_EMI_STAT_DRAM_HALTED__NOT_HALTED	regsemi.h	383;"	d
BV_EMI_STAT_NOR_BUSY__BUSY	regsemi.h	394;"	d
BV_EMI_STAT_NOR_BUSY__NOT_BUSY	regsemi.h	393;"	d
BV_FLD	soc_macros.h	75;"	d
BV_FLDn	soc_macros.h	182;"	d
BV_LRADC_CONVERSION_AUTOMATIC__DISABLE	regslradc.h	1662;"	d
BV_LRADC_CONVERSION_AUTOMATIC__ENABLE	regslradc.h	1663;"	d
BV_LRADC_CONVERSION_SCALE_FACTOR__ALT_LI_ION	regslradc.h	1679;"	d
BV_LRADC_CONVERSION_SCALE_FACTOR__DUAL_NIMH	regslradc.h	1677;"	d
BV_LRADC_CONVERSION_SCALE_FACTOR__LI_ION	regslradc.h	1678;"	d
BV_LRADC_CONVERSION_SCALE_FACTOR__NIMH	regslradc.h	1676;"	d
BV_LRADC_CTRL0_ONCHIP_GROUNDREF__OFF	regslradc.h	134;"	d
BV_LRADC_CTRL0_ONCHIP_GROUNDREF__ON	regslradc.h	135;"	d
BV_LRADC_CTRL0_TOUCH_DETECT_ENABLE__OFF	regslradc.h	148;"	d
BV_LRADC_CTRL0_TOUCH_DETECT_ENABLE__ON	regslradc.h	149;"	d
BV_LRADC_CTRL0_XMINUS_ENABLE__OFF	regslradc.h	176;"	d
BV_LRADC_CTRL0_XMINUS_ENABLE__ON	regslradc.h	177;"	d
BV_LRADC_CTRL0_XPLUS_ENABLE__OFF	regslradc.h	204;"	d
BV_LRADC_CTRL0_XPLUS_ENABLE__ON	regslradc.h	205;"	d
BV_LRADC_CTRL0_YMINUS_ENABLE__OFF	regslradc.h	162;"	d
BV_LRADC_CTRL0_YMINUS_ENABLE__ON	regslradc.h	163;"	d
BV_LRADC_CTRL0_YPLUS_ENABLE__OFF	regslradc.h	190;"	d
BV_LRADC_CTRL0_YPLUS_ENABLE__ON	regslradc.h	191;"	d
BV_LRADC_CTRL1_LRADC0_IRQ_EN__DISABLE	regslradc.h	400;"	d
BV_LRADC_CTRL1_LRADC0_IRQ_EN__ENABLE	regslradc.h	401;"	d
BV_LRADC_CTRL1_LRADC0_IRQ__CLEAR	regslradc.h	526;"	d
BV_LRADC_CTRL1_LRADC0_IRQ__PENDING	regslradc.h	527;"	d
BV_LRADC_CTRL1_LRADC1_IRQ_EN__DISABLE	regslradc.h	386;"	d
BV_LRADC_CTRL1_LRADC1_IRQ_EN__ENABLE	regslradc.h	387;"	d
BV_LRADC_CTRL1_LRADC1_IRQ__CLEAR	regslradc.h	512;"	d
BV_LRADC_CTRL1_LRADC1_IRQ__PENDING	regslradc.h	513;"	d
BV_LRADC_CTRL1_LRADC2_IRQ_EN__DISABLE	regslradc.h	372;"	d
BV_LRADC_CTRL1_LRADC2_IRQ_EN__ENABLE	regslradc.h	373;"	d
BV_LRADC_CTRL1_LRADC2_IRQ__CLEAR	regslradc.h	498;"	d
BV_LRADC_CTRL1_LRADC2_IRQ__PENDING	regslradc.h	499;"	d
BV_LRADC_CTRL1_LRADC3_IRQ_EN__DISABLE	regslradc.h	358;"	d
BV_LRADC_CTRL1_LRADC3_IRQ_EN__ENABLE	regslradc.h	359;"	d
BV_LRADC_CTRL1_LRADC3_IRQ__CLEAR	regslradc.h	484;"	d
BV_LRADC_CTRL1_LRADC3_IRQ__PENDING	regslradc.h	485;"	d
BV_LRADC_CTRL1_LRADC4_IRQ_EN__DISABLE	regslradc.h	344;"	d
BV_LRADC_CTRL1_LRADC4_IRQ_EN__ENABLE	regslradc.h	345;"	d
BV_LRADC_CTRL1_LRADC4_IRQ__CLEAR	regslradc.h	470;"	d
BV_LRADC_CTRL1_LRADC4_IRQ__PENDING	regslradc.h	471;"	d
BV_LRADC_CTRL1_LRADC5_IRQ_EN__DISABLE	regslradc.h	330;"	d
BV_LRADC_CTRL1_LRADC5_IRQ_EN__ENABLE	regslradc.h	331;"	d
BV_LRADC_CTRL1_LRADC5_IRQ__CLEAR	regslradc.h	456;"	d
BV_LRADC_CTRL1_LRADC5_IRQ__PENDING	regslradc.h	457;"	d
BV_LRADC_CTRL1_LRADC6_IRQ_EN__DISABLE	regslradc.h	316;"	d
BV_LRADC_CTRL1_LRADC6_IRQ_EN__ENABLE	regslradc.h	317;"	d
BV_LRADC_CTRL1_LRADC6_IRQ__CLEAR	regslradc.h	442;"	d
BV_LRADC_CTRL1_LRADC6_IRQ__PENDING	regslradc.h	443;"	d
BV_LRADC_CTRL1_LRADC7_IRQ_EN__DISABLE	regslradc.h	302;"	d
BV_LRADC_CTRL1_LRADC7_IRQ_EN__ENABLE	regslradc.h	303;"	d
BV_LRADC_CTRL1_LRADC7_IRQ__CLEAR	regslradc.h	428;"	d
BV_LRADC_CTRL1_LRADC7_IRQ__PENDING	regslradc.h	429;"	d
BV_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN__DISABLE	regslradc.h	288;"	d
BV_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN__ENABLE	regslradc.h	289;"	d
BV_LRADC_CTRL1_TOUCH_DETECT_IRQ__CLEAR	regslradc.h	414;"	d
BV_LRADC_CTRL1_TOUCH_DETECT_IRQ__PENDING	regslradc.h	415;"	d
BV_LRADC_CTRL2_BL_AMP_BYPASS__DISABLE	regslradc.h	608;"	d
BV_LRADC_CTRL2_BL_AMP_BYPASS__ENABLE	regslradc.h	609;"	d
BV_LRADC_CTRL2_EXT_EN1__DISABLE	regslradc.h	669;"	d
BV_LRADC_CTRL2_EXT_EN1__ENABLE	regslradc.h	670;"	d
BV_LRADC_CTRL2_TEMPSENSE_PWD__DISABLE	regslradc.h	655;"	d
BV_LRADC_CTRL2_TEMPSENSE_PWD__ENABLE	regslradc.h	656;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__100	regslradc.h	760;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__120	regslradc.h	759;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__140	regslradc.h	758;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__160	regslradc.h	757;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__180	regslradc.h	756;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__20	regslradc.h	764;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__200	regslradc.h	755;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__220	regslradc.h	754;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__240	regslradc.h	753;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__260	regslradc.h	752;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__280	regslradc.h	751;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__300	regslradc.h	750;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__40	regslradc.h	763;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__60	regslradc.h	762;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__80	regslradc.h	761;"	d
BV_LRADC_CTRL2_TEMP_ISRC0__ZERO	regslradc.h	765;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__100	regslradc.h	732;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__120	regslradc.h	731;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__140	regslradc.h	730;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__160	regslradc.h	729;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__180	regslradc.h	728;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__20	regslradc.h	736;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__200	regslradc.h	727;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__220	regslradc.h	726;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__240	regslradc.h	725;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__260	regslradc.h	724;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__280	regslradc.h	723;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__300	regslradc.h	722;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__40	regslradc.h	735;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__60	regslradc.h	734;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__80	regslradc.h	733;"	d
BV_LRADC_CTRL2_TEMP_ISRC1__ZERO	regslradc.h	737;"	d
BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE0__DISABLE	regslradc.h	708;"	d
BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE0__ENABLE	regslradc.h	709;"	d
BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE1__DISABLE	regslradc.h	694;"	d
BV_LRADC_CTRL2_TEMP_SENSOR_IENABLE1__ENABLE	regslradc.h	695;"	d
BV_LRADC_CTRL3_CYCLE_TIME__2MHZ	regslradc.h	875;"	d
BV_LRADC_CTRL3_CYCLE_TIME__3MHZ	regslradc.h	874;"	d
BV_LRADC_CTRL3_CYCLE_TIME__4MHZ	regslradc.h	873;"	d
BV_LRADC_CTRL3_CYCLE_TIME__6MHZ	regslradc.h	872;"	d
BV_LRADC_CTRL3_DELAY_CLOCK__DELAYED	regslradc.h	905;"	d
BV_LRADC_CTRL3_DELAY_CLOCK__NORMAL	regslradc.h	904;"	d
BV_LRADC_CTRL3_DISCARD__1_SAMPLE	regslradc.h	829;"	d
BV_LRADC_CTRL3_DISCARD__2_SAMPLES	regslradc.h	830;"	d
BV_LRADC_CTRL3_DISCARD__3_SAMPLES	regslradc.h	831;"	d
BV_LRADC_CTRL3_FORCE_ANALOG_PWDN__OFF	regslradc.h	859;"	d
BV_LRADC_CTRL3_FORCE_ANALOG_PWDN__ON	regslradc.h	858;"	d
BV_LRADC_CTRL3_FORCE_ANALOG_PWUP__OFF	regslradc.h	844;"	d
BV_LRADC_CTRL3_FORCE_ANALOG_PWUP__ON	regslradc.h	845;"	d
BV_LRADC_CTRL3_HIGH_TIME__125NS	regslradc.h	890;"	d
BV_LRADC_CTRL3_HIGH_TIME__250NS	regslradc.h	891;"	d
BV_LRADC_CTRL3_HIGH_TIME__42NS	regslradc.h	888;"	d
BV_LRADC_CTRL3_HIGH_TIME__83NS	regslradc.h	889;"	d
BV_LRADC_CTRL3_INVERT_CLOCK__INVERT	regslradc.h	919;"	d
BV_LRADC_CTRL3_INVERT_CLOCK__NORMAL	regslradc.h	918;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL0	regslradc.h	1950;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL1	regslradc.h	1951;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL10	regslradc.h	1960;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL11	regslradc.h	1961;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL12	regslradc.h	1962;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL13	regslradc.h	1963;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL14	regslradc.h	1964;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL15	regslradc.h	1965;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL2	regslradc.h	1952;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL3	regslradc.h	1953;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL4	regslradc.h	1954;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL5	regslradc.h	1955;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL6	regslradc.h	1956;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL7	regslradc.h	1957;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL8	regslradc.h	1958;"	d
BV_LRADC_CTRL4_LRADC0SELECT__CHANNEL9	regslradc.h	1959;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL0	regslradc.h	1922;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL1	regslradc.h	1923;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL10	regslradc.h	1932;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL11	regslradc.h	1933;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL12	regslradc.h	1934;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL13	regslradc.h	1935;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL14	regslradc.h	1936;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL15	regslradc.h	1937;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL2	regslradc.h	1924;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL3	regslradc.h	1925;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL4	regslradc.h	1926;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL5	regslradc.h	1927;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL6	regslradc.h	1928;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL7	regslradc.h	1929;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL8	regslradc.h	1930;"	d
BV_LRADC_CTRL4_LRADC1SELECT__CHANNEL9	regslradc.h	1931;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL0	regslradc.h	1894;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL1	regslradc.h	1895;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL10	regslradc.h	1904;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL11	regslradc.h	1905;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL12	regslradc.h	1906;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL13	regslradc.h	1907;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL14	regslradc.h	1908;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL15	regslradc.h	1909;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL2	regslradc.h	1896;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL3	regslradc.h	1897;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL4	regslradc.h	1898;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL5	regslradc.h	1899;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL6	regslradc.h	1900;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL7	regslradc.h	1901;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL8	regslradc.h	1902;"	d
BV_LRADC_CTRL4_LRADC2SELECT__CHANNEL9	regslradc.h	1903;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL0	regslradc.h	1866;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL1	regslradc.h	1867;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL10	regslradc.h	1876;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL11	regslradc.h	1877;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL12	regslradc.h	1878;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL13	regslradc.h	1879;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL14	regslradc.h	1880;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL15	regslradc.h	1881;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL2	regslradc.h	1868;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL3	regslradc.h	1869;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL4	regslradc.h	1870;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL5	regslradc.h	1871;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL6	regslradc.h	1872;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL7	regslradc.h	1873;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL8	regslradc.h	1874;"	d
BV_LRADC_CTRL4_LRADC3SELECT__CHANNEL9	regslradc.h	1875;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL0	regslradc.h	1838;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL1	regslradc.h	1839;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL10	regslradc.h	1848;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL11	regslradc.h	1849;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL12	regslradc.h	1850;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL13	regslradc.h	1851;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL14	regslradc.h	1852;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL15	regslradc.h	1853;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL2	regslradc.h	1840;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL3	regslradc.h	1841;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL4	regslradc.h	1842;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL5	regslradc.h	1843;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL6	regslradc.h	1844;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL7	regslradc.h	1845;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL8	regslradc.h	1846;"	d
BV_LRADC_CTRL4_LRADC4SELECT__CHANNEL9	regslradc.h	1847;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL0	regslradc.h	1810;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL1	regslradc.h	1811;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL10	regslradc.h	1820;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL11	regslradc.h	1821;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL12	regslradc.h	1822;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL13	regslradc.h	1823;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL14	regslradc.h	1824;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL15	regslradc.h	1825;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL2	regslradc.h	1812;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL3	regslradc.h	1813;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL4	regslradc.h	1814;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL5	regslradc.h	1815;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL6	regslradc.h	1816;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL7	regslradc.h	1817;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL8	regslradc.h	1818;"	d
BV_LRADC_CTRL4_LRADC5SELECT__CHANNEL9	regslradc.h	1819;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL0	regslradc.h	1782;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL1	regslradc.h	1783;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL10	regslradc.h	1792;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL11	regslradc.h	1793;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL12	regslradc.h	1794;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL13	regslradc.h	1795;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL14	regslradc.h	1796;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL15	regslradc.h	1797;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL2	regslradc.h	1784;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL3	regslradc.h	1785;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL4	regslradc.h	1786;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL5	regslradc.h	1787;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL6	regslradc.h	1788;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL7	regslradc.h	1789;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL8	regslradc.h	1790;"	d
BV_LRADC_CTRL4_LRADC6SELECT__CHANNEL9	regslradc.h	1791;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL0	regslradc.h	1754;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL1	regslradc.h	1755;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL10	regslradc.h	1764;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL11	regslradc.h	1765;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL12	regslradc.h	1766;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL13	regslradc.h	1767;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL14	regslradc.h	1768;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL15	regslradc.h	1769;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL2	regslradc.h	1756;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL3	regslradc.h	1757;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL4	regslradc.h	1758;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL5	regslradc.h	1759;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL6	regslradc.h	1760;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL7	regslradc.h	1761;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL8	regslradc.h	1762;"	d
BV_LRADC_CTRL4_LRADC7SELECT__CHANNEL9	regslradc.h	1763;"	d
BV_LRADC_DEBUG1_TESTMODE5__NORMAL	regslradc.h	1589;"	d
BV_LRADC_DEBUG1_TESTMODE5__TEST	regslradc.h	1590;"	d
BV_LRADC_DEBUG1_TESTMODE6__NORMAL	regslradc.h	1575;"	d
BV_LRADC_DEBUG1_TESTMODE6__TEST	regslradc.h	1576;"	d
BV_LRADC_DEBUG1_TESTMODE__NORMAL	regslradc.h	1603;"	d
BV_LRADC_DEBUG1_TESTMODE__TEST	regslradc.h	1604;"	d
BV_LRADC_STATUS_TOUCH_DETECT_RAW__HIT	regslradc.h	1052;"	d
BV_LRADC_STATUS_TOUCH_DETECT_RAW__OPEN	regslradc.h	1051;"	d
BV_OCOTP_CTRL_WR_UNLOCK__KEY	regsocotp.h	109;"	d
BV_POWER_RESET_UNLOCK__KEY	regspower.h	2386;"	d
BV_UARTDBGIFLS_RXIFLSEL__INVALID5	regsuartdbg.h	958;"	d
BV_UARTDBGIFLS_RXIFLSEL__INVALID6	regsuartdbg.h	959;"	d
BV_UARTDBGIFLS_RXIFLSEL__INVALID7	regsuartdbg.h	960;"	d
BV_UARTDBGIFLS_RXIFLSEL__NOT_EMPTY	regsuartdbg.h	953;"	d
BV_UARTDBGIFLS_RXIFLSEL__ONE_HALF	regsuartdbg.h	955;"	d
BV_UARTDBGIFLS_RXIFLSEL__ONE_QUARTER	regsuartdbg.h	954;"	d
BV_UARTDBGIFLS_RXIFLSEL__SEVEN_EIGHTHS	regsuartdbg.h	957;"	d
BV_UARTDBGIFLS_RXIFLSEL__THREE_QUARTERS	regsuartdbg.h	956;"	d
BV_UARTDBGIFLS_TXIFLSEL__EMPTY	regsuartdbg.h	973;"	d
BV_UARTDBGIFLS_TXIFLSEL__INVALID5	regsuartdbg.h	978;"	d
BV_UARTDBGIFLS_TXIFLSEL__INVALID6	regsuartdbg.h	979;"	d
BV_UARTDBGIFLS_TXIFLSEL__INVALID7	regsuartdbg.h	980;"	d
BV_UARTDBGIFLS_TXIFLSEL__ONE_HALF	regsuartdbg.h	975;"	d
BV_UARTDBGIFLS_TXIFLSEL__ONE_QUARTER	regsuartdbg.h	974;"	d
BV_UARTDBGIFLS_TXIFLSEL__SEVEN_EIGHTHS	regsuartdbg.h	977;"	d
BV_UARTDBGIFLS_TXIFLSEL__THREE_QUARTERS	regsuartdbg.h	976;"	d
BV_USBPHY_IP_CP_SEL__DEFAULT	regsusbphy.h	1392;"	d
BV_USBPHY_IP_CP_SEL__TIMES_05	regsusbphy.h	1394;"	d
BV_USBPHY_IP_CP_SEL__TIMES_2	regsusbphy.h	1393;"	d
BV_USBPHY_IP_CP_SEL__UNDEFINED	regsusbphy.h	1395;"	d
BV_USBPHY_IP_DIV_SEL__DEFAULT	regsusbphy.h	1360;"	d
BV_USBPHY_IP_DIV_SEL__LOWER	regsusbphy.h	1361;"	d
BV_USBPHY_IP_DIV_SEL__LOWEST	regsusbphy.h	1362;"	d
BV_USBPHY_IP_DIV_SEL__UNDEFINED	regsusbphy.h	1363;"	d
BV_USBPHY_IP_LFR_SEL__DEFAULT	regsusbphy.h	1376;"	d
BV_USBPHY_IP_LFR_SEL__TIMES_05	regsusbphy.h	1378;"	d
BV_USBPHY_IP_LFR_SEL__TIMES_2	regsusbphy.h	1377;"	d
BV_USBPHY_IP_LFR_SEL__UNDEFINED	regsusbphy.h	1379;"	d
BV_VAL	soc_macros.h	76;"	d
BV_VALn	soc_macros.h	183;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_CPU	regsclkctrl.h	1855;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_EMI	regsclkctrl.h	1866;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_ETM	regsclkctrl.h	1844;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_GPMI	regsclkctrl.h	1888;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_IR	regsclkctrl.h	1899;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_PIX	regsclkctrl.h	1910;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_SAIF	regsclkctrl.h	1921;"	d
BW_CLKCTRL_CLKSEQ_BYPASS_SSP	regsclkctrl.h	1877;"	d
BW_CLKCTRL_CPU_DIV_CPU	regsclkctrl.h	349;"	d
BW_CLKCTRL_CPU_DIV_CPU_FRAC_EN	regsclkctrl.h	338;"	d
BW_CLKCTRL_CPU_DIV_XTAL	regsclkctrl.h	316;"	d
BW_CLKCTRL_CPU_DIV_XTAL_FRAC_EN	regsclkctrl.h	305;"	d
BW_CLKCTRL_CPU_INTERRUPT_WAIT	regsclkctrl.h	327;"	d
BW_CLKCTRL_EMI_CLKGATE	regsclkctrl.h	1126;"	d
BW_CLKCTRL_EMI_DCC_RESYNC_ENABLE	regsclkctrl.h	1183;"	d
BW_CLKCTRL_EMI_DIV_EMI	regsclkctrl.h	1205;"	d
BW_CLKCTRL_EMI_DIV_XTAL	regsclkctrl.h	1194;"	d
BW_CLKCTRL_EMI_SYNC_MODE_EN	regsclkctrl.h	1137;"	d
BW_CLKCTRL_ETM_CLKGATE	regsclkctrl.h	1520;"	d
BW_CLKCTRL_ETM_DIV	regsclkctrl.h	1549;"	d
BW_CLKCTRL_ETM_DIV_FRAC_EN	regsclkctrl.h	1538;"	d
BW_CLKCTRL_FRAC1_CLKGATEVID	regsclkctrl.h	1777;"	d
BW_CLKCTRL_FRAC_CLKGATECPU	regsclkctrl.h	1702;"	d
BW_CLKCTRL_FRAC_CLKGATEEMI	regsclkctrl.h	1673;"	d
BW_CLKCTRL_FRAC_CLKGATEIO	regsclkctrl.h	1615;"	d
BW_CLKCTRL_FRAC_CLKGATEPIX	regsclkctrl.h	1644;"	d
BW_CLKCTRL_FRAC_CPUFRAC	regsclkctrl.h	1720;"	d
BW_CLKCTRL_FRAC_EMIFRAC	regsclkctrl.h	1691;"	d
BW_CLKCTRL_FRAC_IOFRAC	regsclkctrl.h	1633;"	d
BW_CLKCTRL_FRAC_PIXFRAC	regsclkctrl.h	1662;"	d
BW_CLKCTRL_GPMI_CLKGATE	regsclkctrl.h	980;"	d
BW_CLKCTRL_GPMI_DIV	regsclkctrl.h	1009;"	d
BW_CLKCTRL_GPMI_DIV_FRAC_EN	regsclkctrl.h	998;"	d
BW_CLKCTRL_HBUS_APBHDMA_AS_ENABLE	regsclkctrl.h	444;"	d
BW_CLKCTRL_HBUS_APBXDMA_AS_ENABLE	regsclkctrl.h	455;"	d
BW_CLKCTRL_HBUS_AUTO_SLOW_MODE	regsclkctrl.h	510;"	d
BW_CLKCTRL_HBUS_CPU_DATA_AS_ENABLE	regsclkctrl.h	488;"	d
BW_CLKCTRL_HBUS_CPU_INSTR_AS_ENABLE	regsclkctrl.h	499;"	d
BW_CLKCTRL_HBUS_DCP_AS_ENABLE	regsclkctrl.h	422;"	d
BW_CLKCTRL_HBUS_DIV	regsclkctrl.h	550;"	d
BW_CLKCTRL_HBUS_DIV_FRAC_EN	regsclkctrl.h	539;"	d
BW_CLKCTRL_HBUS_PXP_AS_ENABLE	regsclkctrl.h	433;"	d
BW_CLKCTRL_HBUS_SLOW_DIV	regsclkctrl.h	521;"	d
BW_CLKCTRL_HBUS_TRAFFIC_AS_ENABLE	regsclkctrl.h	477;"	d
BW_CLKCTRL_HBUS_TRAFFIC_JAM_AS_ENABLE	regsclkctrl.h	466;"	d
BW_CLKCTRL_IR_AUTO_DIV	regsclkctrl.h	1276;"	d
BW_CLKCTRL_IR_CLKGATE	regsclkctrl.h	1265;"	d
BW_CLKCTRL_IR_IROV_DIV	regsclkctrl.h	1301;"	d
BW_CLKCTRL_IR_IR_DIV	regsclkctrl.h	1312;"	d
BW_CLKCTRL_PIX_CLKGATE	regsclkctrl.h	808;"	d
BW_CLKCTRL_PIX_DIV	regsclkctrl.h	837;"	d
BW_CLKCTRL_PIX_DIV_FRAC_EN	regsclkctrl.h	826;"	d
BW_CLKCTRL_PLLCTRL0_CP_SEL	regsclkctrl.h	117;"	d
BW_CLKCTRL_PLLCTRL0_DIV_SEL	regsclkctrl.h	133;"	d
BW_CLKCTRL_PLLCTRL0_EN_USB_CLKS	regsclkctrl.h	149;"	d
BW_CLKCTRL_PLLCTRL0_LFR_SEL	regsclkctrl.h	101;"	d
BW_CLKCTRL_PLLCTRL0_POWER	regsclkctrl.h	160;"	d
BW_CLKCTRL_PLLCTRL1_FORCE_LOCK	regsclkctrl.h	222;"	d
BW_CLKCTRL_RESET_CHIP	regsclkctrl.h	1971;"	d
BW_CLKCTRL_RESET_DIG	regsclkctrl.h	1982;"	d
BW_CLKCTRL_SAIF_CLKGATE	regsclkctrl.h	1369;"	d
BW_CLKCTRL_SAIF_DIV	regsclkctrl.h	1398;"	d
BW_CLKCTRL_SAIF_DIV_FRAC_EN	regsclkctrl.h	1387;"	d
BW_CLKCTRL_SPDIF_CLKGATE	regsclkctrl.h	1062;"	d
BW_CLKCTRL_SSP_CLKGATE	regsclkctrl.h	894;"	d
BW_CLKCTRL_SSP_DIV	regsclkctrl.h	923;"	d
BW_CLKCTRL_SSP_DIV_FRAC_EN	regsclkctrl.h	912;"	d
BW_CLKCTRL_TV_CLK_TV108M_GATE	regsclkctrl.h	1452;"	d
BW_CLKCTRL_TV_CLK_TV_GATE	regsclkctrl.h	1463;"	d
BW_CLKCTRL_XBUS_DIV	regsclkctrl.h	623;"	d
BW_CLKCTRL_XBUS_DIV_FRAC_EN	regsclkctrl.h	612;"	d
BW_CLKCTRL_XTAL_DIGCTRL_CLK1M_GATE	regsclkctrl.h	729;"	d
BW_CLKCTRL_XTAL_DIV_UART	regsclkctrl.h	751;"	d
BW_CLKCTRL_XTAL_DRI_CLK24M_GATE	regsclkctrl.h	718;"	d
BW_CLKCTRL_XTAL_FILT_CLK24M_GATE	regsclkctrl.h	696;"	d
BW_CLKCTRL_XTAL_PWM_CLK24M_GATE	regsclkctrl.h	707;"	d
BW_CLKCTRL_XTAL_TIMROT_CLK32K_GATE	regsclkctrl.h	740;"	d
BW_CLKCTRL_XTAL_UART_CLK_GATE	regsclkctrl.h	685;"	d
BW_DIGCTL_AHB_STATS_SELECT_L0_MASTER_SELECT	regsdigctl.h	2490;"	d
BW_DIGCTL_AHB_STATS_SELECT_L1_MASTER_SELECT	regsdigctl.h	2477;"	d
BW_DIGCTL_AHB_STATS_SELECT_L2_MASTER_SELECT	regsdigctl.h	2464;"	d
BW_DIGCTL_AHB_STATS_SELECT_L3_MASTER_SELECT	regsdigctl.h	2449;"	d
BW_DIGCTL_ARMCACHE_CACHE_SS	regsdigctl.h	2171;"	d
BW_DIGCTL_ARMCACHE_DRTY_SS	regsdigctl.h	2160;"	d
BW_DIGCTL_ARMCACHE_DTAG_SS	regsdigctl.h	2182;"	d
BW_DIGCTL_ARMCACHE_ITAG_SS	regsdigctl.h	2193;"	d
BW_DIGCTL_ARMCACHE_VALID_SS	regsdigctl.h	2149;"	d
BW_DIGCTL_CTRL_ANALOG_TESTMODE	regsdigctl.h	219;"	d
BW_DIGCTL_CTRL_ARM_BIST_CLKEN	regsdigctl.h	197;"	d
BW_DIGCTL_CTRL_ARM_BIST_START	regsdigctl.h	241;"	d
BW_DIGCTL_CTRL_CACHE_BIST_TMODE	regsdigctl.h	142;"	d
BW_DIGCTL_CTRL_DCP_BIST_CLKEN	regsdigctl.h	175;"	d
BW_DIGCTL_CTRL_DCP_BIST_START	regsdigctl.h	186;"	d
BW_DIGCTL_CTRL_DEBUG_DISABLE	regsdigctl.h	390;"	d
BW_DIGCTL_CTRL_DIGITAL_TESTMODE	regsdigctl.h	230;"	d
BW_DIGCTL_CTRL_JTAG_SHIELD	regsdigctl.h	415;"	d
BW_DIGCTL_CTRL_LATCH_ENTROPY	regsdigctl.h	429;"	d
BW_DIGCTL_CTRL_LCD_BIST_CLKEN	regsdigctl.h	153;"	d
BW_DIGCTL_CTRL_LCD_BIST_START	regsdigctl.h	164;"	d
BW_DIGCTL_CTRL_SAIF_ALT_BITCLK_SEL	regsdigctl.h	310;"	d
BW_DIGCTL_CTRL_SAIF_CLKMST_SEL	regsdigctl.h	296;"	d
BW_DIGCTL_CTRL_SAIF_CLKMUX_SEL	regsdigctl.h	280;"	d
BW_DIGCTL_CTRL_SAIF_LOOPBACK	regsdigctl.h	266;"	d
BW_DIGCTL_CTRL_SY_CLKGATE	regsdigctl.h	343;"	d
BW_DIGCTL_CTRL_SY_ENDIAN	regsdigctl.h	321;"	d
BW_DIGCTL_CTRL_SY_SFTRST	regsdigctl.h	332;"	d
BW_DIGCTL_CTRL_TRAP_ENABLE	regsdigctl.h	379;"	d
BW_DIGCTL_CTRL_TRAP_IN_RANGE	regsdigctl.h	368;"	d
BW_DIGCTL_CTRL_TRAP_IRQ	regsdigctl.h	131;"	d
BW_DIGCTL_CTRL_UART_LOOPBACK	regsdigctl.h	252;"	d
BW_DIGCTL_CTRL_USB_CLKGATE	regsdigctl.h	401;"	d
BW_DIGCTL_CTRL_USB_TESTMODE	regsdigctl.h	208;"	d
BW_DIGCTL_CTRL_USE_SERIAL_JTAG	regsdigctl.h	354;"	d
BW_DIGCTL_CTRL_XTAL24M_GATE	regsdigctl.h	120;"	d
BW_DIGCTL_DEBUG_TRAP_ADDR_HIGH_ADDR	regsdigctl.h	2297;"	d
BW_DIGCTL_DEBUG_TRAP_ADDR_LOW_ADDR	regsdigctl.h	2245;"	d
BW_DIGCTL_EMICLK_DELAY_NUM_TAPS	regsdigctl.h	3216;"	d
BW_DIGCTL_L0_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2545;"	d
BW_DIGCTL_L0_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2649;"	d
BW_DIGCTL_L0_AHB_DATA_STALLED_COUNT	regsdigctl.h	2597;"	d
BW_DIGCTL_L1_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2701;"	d
BW_DIGCTL_L1_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2805;"	d
BW_DIGCTL_L1_AHB_DATA_STALLED_COUNT	regsdigctl.h	2753;"	d
BW_DIGCTL_L2_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	2857;"	d
BW_DIGCTL_L2_AHB_DATA_CYCLES_COUNT	regsdigctl.h	2961;"	d
BW_DIGCTL_L2_AHB_DATA_STALLED_COUNT	regsdigctl.h	2909;"	d
BW_DIGCTL_L3_AHB_ACTIVE_CYCLES_COUNT	regsdigctl.h	3013;"	d
BW_DIGCTL_L3_AHB_DATA_CYCLES_COUNT	regsdigctl.h	3117;"	d
BW_DIGCTL_L3_AHB_DATA_STALLED_COUNT	regsdigctl.h	3065;"	d
BW_DIGCTL_MICROSECONDS_VALUE	regsdigctl.h	1099;"	d
BW_DIGCTL_MPTEn_LOC_LOC	regsdigctl.h	3167;"	d
BW_DIGCTL_OCRAM_BIST_CSR_BIST_CLKEN	regsdigctl.h	1268;"	d
BW_DIGCTL_OCRAM_BIST_CSR_BIST_DATA_CHANGE	regsdigctl.h	1257;"	d
BW_DIGCTL_OCRAM_BIST_CSR_BIST_DEBUG_MODE	regsdigctl.h	1246;"	d
BW_DIGCTL_OCRAM_BIST_CSR_START	regsdigctl.h	1300;"	d
BW_DIGCTL_RAMCTRL_RAM_REPAIR_EN	regsdigctl.h	679;"	d
BW_DIGCTL_RAMCTRL_SPEED_SELECT	regsdigctl.h	668;"	d
BW_DIGCTL_RAMREPAIR_ADDR	regsdigctl.h	731;"	d
BW_DIGCTL_ROMCTRL_RD_MARGIN	regsdigctl.h	783;"	d
BW_DIGCTL_SCRATCH0_PTR	regsdigctl.h	2040;"	d
BW_DIGCTL_SCRATCH1_PTR	regsdigctl.h	2092;"	d
BW_DIGCTL_SJTAGDBG_SJTAG_DEBUG_DATA	regsdigctl.h	1033;"	d
BW_DIGCTL_SJTAGDBG_SJTAG_DEBUG_OE	regsdigctl.h	1044;"	d
BW_DIGCTL_WRITEONCE_BITS	regsdigctl.h	835;"	d
BW_DRAM_CTL00_ADDR_CMP_EN	regsdram.h	128;"	d
BW_DRAM_CTL00_AHB0_FIFO_TYPE_REG	regsdram.h	117;"	d
BW_DRAM_CTL00_AHB0_R_PRIORITY	regsdram.h	106;"	d
BW_DRAM_CTL00_AHB0_W_PRIORITY	regsdram.h	95;"	d
BW_DRAM_CTL01_AHB1_FIFO_TYPE_REG	regsdram.h	216;"	d
BW_DRAM_CTL01_AHB1_R_PRIORITY	regsdram.h	205;"	d
BW_DRAM_CTL01_AHB1_W_PRIORITY	regsdram.h	194;"	d
BW_DRAM_CTL01_AHB2_FIFO_TYPE_REG	regsdram.h	183;"	d
BW_DRAM_CTL02_AHB2_R_PRIORITY	regsdram.h	304;"	d
BW_DRAM_CTL02_AHB2_W_PRIORITY	regsdram.h	293;"	d
BW_DRAM_CTL02_AHB3_FIFO_TYPE_REG	regsdram.h	282;"	d
BW_DRAM_CTL02_AHB3_R_PRIORITY	regsdram.h	271;"	d
BW_DRAM_CTL03_AHB3_W_PRIORITY	regsdram.h	392;"	d
BW_DRAM_CTL03_AP	regsdram.h	381;"	d
BW_DRAM_CTL03_AREFRESH	regsdram.h	370;"	d
BW_DRAM_CTL03_AUTO_REFRESH_MODE	regsdram.h	359;"	d
BW_DRAM_CTL04_BANK_SPLIT_EN	regsdram.h	476;"	d
BW_DRAM_CTL04_CONCURRENTAP	regsdram.h	465;"	d
BW_DRAM_CTL04_DLL_BYPASS_MODE	regsdram.h	447;"	d
BW_DRAM_CTL05_EN_LOWPOWER_MODE	regsdram.h	564;"	d
BW_DRAM_CTL05_FAST_WRITE	regsdram.h	553;"	d
BW_DRAM_CTL05_INTRPTAPBURST	regsdram.h	542;"	d
BW_DRAM_CTL05_INTRPTREADA	regsdram.h	531;"	d
BW_DRAM_CTL06_INTRPTWRITEA	regsdram.h	652;"	d
BW_DRAM_CTL06_NO_CMD_INIT	regsdram.h	641;"	d
BW_DRAM_CTL06_PLACEMENT_EN	regsdram.h	630;"	d
BW_DRAM_CTL06_POWER_DOWN	regsdram.h	619;"	d
BW_DRAM_CTL07_PRIORITY_EN	regsdram.h	740;"	d
BW_DRAM_CTL07_RD2RD_TURN	regsdram.h	729;"	d
BW_DRAM_CTL07_REG_DIMM_ENABLE	regsdram.h	718;"	d
BW_DRAM_CTL07_RW_SAME_EN	regsdram.h	707;"	d
BW_DRAM_CTL08_SDR_MODE	regsdram.h	828;"	d
BW_DRAM_CTL08_SREFRESH	regsdram.h	817;"	d
BW_DRAM_CTL08_START	regsdram.h	806;"	d
BW_DRAM_CTL08_TRAS_LOCKOUT	regsdram.h	795;"	d
BW_DRAM_CTL09_WRITEINTERP	regsdram.h	908;"	d
BW_DRAM_CTL09_WRITE_MODEREG	regsdram.h	897;"	d
BW_DRAM_CTL10_ADDR_PINS	regsdram.h	974;"	d
BW_DRAM_CTL10_AGE_COUNT	regsdram.h	963;"	d
BW_DRAM_CTL10_Q_FULLNESS	regsdram.h	996;"	d
BW_DRAM_CTL10_TEMRS	regsdram.h	985;"	d
BW_DRAM_CTL11_CASLAT	regsdram.h	1080;"	d
BW_DRAM_CTL11_COLUMN_SIZE	regsdram.h	1069;"	d
BW_DRAM_CTL11_COMMAND_AGE_COUNT	regsdram.h	1058;"	d
BW_DRAM_CTL12_TCKE	regsdram.h	1156;"	d
BW_DRAM_CTL12_TRRD	regsdram.h	1145;"	d
BW_DRAM_CTL12_TWR_INT	regsdram.h	1134;"	d
BW_DRAM_CTL13_APREBIT	regsdram.h	1233;"	d
BW_DRAM_CTL13_CASLAT_LIN	regsdram.h	1222;"	d
BW_DRAM_CTL13_CASLAT_LIN_GATE	regsdram.h	1211;"	d
BW_DRAM_CTL13_TWTR	regsdram.h	1244;"	d
BW_DRAM_CTL14_CS_MAP	regsdram.h	1328;"	d
BW_DRAM_CTL14_INITAREF	regsdram.h	1317;"	d
BW_DRAM_CTL14_LOWPOWER_REFRESH_ENABLE	regsdram.h	1306;"	d
BW_DRAM_CTL15_TDAL	regsdram.h	1394;"	d
BW_DRAM_CTL15_TRP	regsdram.h	1383;"	d
BW_DRAM_CTL16_INT_ACK	regsdram.h	1496;"	d
BW_DRAM_CTL16_LOWPOWER_AUTO_ENABLE	regsdram.h	1485;"	d
BW_DRAM_CTL16_LOWPOWER_CONTROL	regsdram.h	1474;"	d
BW_DRAM_CTL16_TMRD	regsdram.h	1463;"	d
BW_DRAM_CTL17_DLL_INCREMENT	regsdram.h	1570;"	d
BW_DRAM_CTL17_DLL_START_POINT	regsdram.h	1552;"	d
BW_DRAM_CTL17_TRC	regsdram.h	1581;"	d
BW_DRAM_CTL18_DLL_DQS_DELAY_0	regsdram.h	1647;"	d
BW_DRAM_CTL18_DLL_DQS_DELAY_1	regsdram.h	1636;"	d
BW_DRAM_CTL18_INT_MASK	regsdram.h	1665;"	d
BW_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_0	regsdram.h	1754;"	d
BW_DRAM_CTL19_DLL_DQS_DELAY_BYPASS_1	regsdram.h	1743;"	d
BW_DRAM_CTL19_DQS_OUT_SHIFT	regsdram.h	1732;"	d
BW_DRAM_CTL19_DQS_OUT_SHIFT_BYPASS	regsdram.h	1721;"	d
BW_DRAM_CTL20_TRAS_MIN	regsdram.h	1821;"	d
BW_DRAM_CTL20_TRCD_INT	regsdram.h	1810;"	d
BW_DRAM_CTL20_WR_DQS_SHIFT	regsdram.h	1843;"	d
BW_DRAM_CTL20_WR_DQS_SHIFT_BYPASS	regsdram.h	1832;"	d
BW_DRAM_CTL21_TRFC	regsdram.h	1901;"	d
BW_DRAM_CTL22_AHB0_RDCNT	regsdram.h	1963;"	d
BW_DRAM_CTL22_AHB0_WRCNT	regsdram.h	1952;"	d
BW_DRAM_CTL23_AHB1_RDCNT	regsdram.h	2025;"	d
BW_DRAM_CTL23_AHB1_WRCNT	regsdram.h	2014;"	d
BW_DRAM_CTL24_AHB2_RDCNT	regsdram.h	2087;"	d
BW_DRAM_CTL24_AHB2_WRCNT	regsdram.h	2076;"	d
BW_DRAM_CTL25_AHB3_RDCNT	regsdram.h	2149;"	d
BW_DRAM_CTL25_AHB3_WRCNT	regsdram.h	2138;"	d
BW_DRAM_CTL26_TREF	regsdram.h	2199;"	d
BW_DRAM_CTL29_LOWPOWER_EXTERNAL_CNT	regsdram.h	2329;"	d
BW_DRAM_CTL29_LOWPOWER_INTERNAL_CNT	regsdram.h	2318;"	d
BW_DRAM_CTL30_LOWPOWER_POWER_DOWN_CNT	regsdram.h	2393;"	d
BW_DRAM_CTL30_LOWPOWER_REFRESH_HOLD	regsdram.h	2382;"	d
BW_DRAM_CTL31_LOWPOWER_SELF_REFRESH_CNT	regsdram.h	2457;"	d
BW_DRAM_CTL31_TDLL	regsdram.h	2446;"	d
BW_DRAM_CTL32_TRAS_MAX	regsdram.h	2521;"	d
BW_DRAM_CTL32_TXSNR	regsdram.h	2510;"	d
BW_DRAM_CTL33_TXSR	regsdram.h	2581;"	d
BW_DRAM_CTL34_TINIT	regsdram.h	2630;"	d
BW_DRAM_CTL36_ACTIVE_AGING	regsdram.h	2759;"	d
BW_DRAM_CTL36_BUS_SHARE_ENABLE	regsdram.h	2748;"	d
BW_DRAM_CTL36_ENABLE_QUICK_SREFRESH	regsdram.h	2737;"	d
BW_DRAM_CTL36_PWRUP_SREFRESH_EXIT	regsdram.h	2726;"	d
BW_DRAM_CTL37_BUS_SHARE_TIMEOUT	regsdram.h	2811;"	d
BW_DRAM_CTL37_TREF_ENABLE	regsdram.h	2822;"	d
BW_DRAM_CTL38_EMRS1_DATA	regsdram.h	2884;"	d
BW_DRAM_CTL38_EMRS2_DATA_0	regsdram.h	2873;"	d
BW_DRAM_CTL39_EMRS2_DATA_1	regsdram.h	2946;"	d
BW_DRAM_CTL39_EMRS2_DATA_2	regsdram.h	2935;"	d
BW_DRAM_CTL40_EMRS2_DATA_3	regsdram.h	3011;"	d
BW_DRAM_CTL40_TPDEX	regsdram.h	3000;"	d
BW_EMI_CTRL_ARB_MODE	regsemi.h	198;"	d
BW_EMI_CTRL_AXI_DEPTH	regsemi.h	160;"	d
BW_EMI_CTRL_CE_SELECT	regsemi.h	304;"	d
BW_EMI_CTRL_CLKGATE	regsemi.h	127;"	d
BW_EMI_CTRL_DLL_RESET	regsemi.h	187;"	d
BW_EMI_CTRL_DLL_SHIFT_RESET	regsemi.h	176;"	d
BW_EMI_CTRL_HIGH_PRIORITY_WRITE	regsemi.h	260;"	d
BW_EMI_CTRL_MEM_WIDTH	regsemi.h	271;"	d
BW_EMI_CTRL_PORT_PRIORITY_ORDER	regsemi.h	213;"	d
BW_EMI_CTRL_PRIORITY_WRITE_ITER	regsemi.h	249;"	d
BW_EMI_CTRL_RESET_OUT	regsemi.h	293;"	d
BW_EMI_CTRL_SFTRST	regsemi.h	116;"	d
BW_EMI_CTRL_TRAP_INIT	regsemi.h	149;"	d
BW_EMI_CTRL_TRAP_SR	regsemi.h	138;"	d
BW_EMI_CTRL_WRITE_PROTECT	regsemi.h	282;"	d
BW_EMI_DDR_TEST_MODE_CSR_START	regsemi.h	544;"	d
BW_EMI_TIME_TAS	regsemi.h	484;"	d
BW_EMI_TIME_TDH	regsemi.h	462;"	d
BW_EMI_TIME_TDS	regsemi.h	473;"	d
BW_EMI_TIME_THZ	regsemi.h	451;"	d
BW_LRADC_CH6_ACCUMULATE	regslradc.h	1216;"	d
BW_LRADC_CH6_NUM_SAMPLES	regslradc.h	1227;"	d
BW_LRADC_CH6_TOGGLE	regslradc.h	1205;"	d
BW_LRADC_CH6_VALUE	regslradc.h	1238;"	d
BW_LRADC_CH7_ACCUMULATE	regslradc.h	1316;"	d
BW_LRADC_CH7_NUM_SAMPLES	regslradc.h	1327;"	d
BW_LRADC_CH7_TOGGLE	regslradc.h	1298;"	d
BW_LRADC_CH7_VALUE	regslradc.h	1338;"	d
BW_LRADC_CHn_ACCUMULATE	regslradc.h	1123;"	d
BW_LRADC_CHn_NUM_SAMPLES	regslradc.h	1134;"	d
BW_LRADC_CHn_TOGGLE	regslradc.h	1112;"	d
BW_LRADC_CHn_VALUE	regslradc.h	1145;"	d
BW_LRADC_CONVERSION_AUTOMATIC	regslradc.h	1659;"	d
BW_LRADC_CONVERSION_SCALED_BATT_VOLTAGE	regslradc.h	1689;"	d
BW_LRADC_CONVERSION_SCALE_FACTOR	regslradc.h	1673;"	d
BW_LRADC_CTRL0_CLKGATE	regslradc.h	120;"	d
BW_LRADC_CTRL0_ONCHIP_GROUNDREF	regslradc.h	131;"	d
BW_LRADC_CTRL0_SCHEDULE	regslradc.h	215;"	d
BW_LRADC_CTRL0_SFTRST	regslradc.h	109;"	d
BW_LRADC_CTRL0_TOUCH_DETECT_ENABLE	regslradc.h	145;"	d
BW_LRADC_CTRL0_XMINUS_ENABLE	regslradc.h	173;"	d
BW_LRADC_CTRL0_XPLUS_ENABLE	regslradc.h	201;"	d
BW_LRADC_CTRL0_YMINUS_ENABLE	regslradc.h	159;"	d
BW_LRADC_CTRL0_YPLUS_ENABLE	regslradc.h	187;"	d
BW_LRADC_CTRL1_LRADC0_IRQ	regslradc.h	523;"	d
BW_LRADC_CTRL1_LRADC0_IRQ_EN	regslradc.h	397;"	d
BW_LRADC_CTRL1_LRADC1_IRQ	regslradc.h	509;"	d
BW_LRADC_CTRL1_LRADC1_IRQ_EN	regslradc.h	383;"	d
BW_LRADC_CTRL1_LRADC2_IRQ	regslradc.h	495;"	d
BW_LRADC_CTRL1_LRADC2_IRQ_EN	regslradc.h	369;"	d
BW_LRADC_CTRL1_LRADC3_IRQ	regslradc.h	481;"	d
BW_LRADC_CTRL1_LRADC3_IRQ_EN	regslradc.h	355;"	d
BW_LRADC_CTRL1_LRADC4_IRQ	regslradc.h	467;"	d
BW_LRADC_CTRL1_LRADC4_IRQ_EN	regslradc.h	341;"	d
BW_LRADC_CTRL1_LRADC5_IRQ	regslradc.h	453;"	d
BW_LRADC_CTRL1_LRADC5_IRQ_EN	regslradc.h	327;"	d
BW_LRADC_CTRL1_LRADC6_IRQ	regslradc.h	439;"	d
BW_LRADC_CTRL1_LRADC6_IRQ_EN	regslradc.h	313;"	d
BW_LRADC_CTRL1_LRADC7_IRQ	regslradc.h	425;"	d
BW_LRADC_CTRL1_LRADC7_IRQ_EN	regslradc.h	299;"	d
BW_LRADC_CTRL1_TOUCH_DETECT_IRQ	regslradc.h	411;"	d
BW_LRADC_CTRL1_TOUCH_DETECT_IRQ_EN	regslradc.h	285;"	d
BW_LRADC_CTRL2_BL_AMP_BYPASS	regslradc.h	605;"	d
BW_LRADC_CTRL2_BL_BRIGHTNESS	regslradc.h	641;"	d
BW_LRADC_CTRL2_BL_ENABLE	regslradc.h	619;"	d
BW_LRADC_CTRL2_BL_MUX_SELECT	regslradc.h	630;"	d
BW_LRADC_CTRL2_DIVIDE_BY_TWO	regslradc.h	594;"	d
BW_LRADC_CTRL2_EXT_EN0	regslradc.h	680;"	d
BW_LRADC_CTRL2_EXT_EN1	regslradc.h	666;"	d
BW_LRADC_CTRL2_TEMPSENSE_PWD	regslradc.h	652;"	d
BW_LRADC_CTRL2_TEMP_ISRC0	regslradc.h	747;"	d
BW_LRADC_CTRL2_TEMP_ISRC1	regslradc.h	719;"	d
BW_LRADC_CTRL2_TEMP_SENSOR_IENABLE0	regslradc.h	705;"	d
BW_LRADC_CTRL2_TEMP_SENSOR_IENABLE1	regslradc.h	691;"	d
BW_LRADC_CTRL3_CYCLE_TIME	regslradc.h	869;"	d
BW_LRADC_CTRL3_DELAY_CLOCK	regslradc.h	901;"	d
BW_LRADC_CTRL3_DISCARD	regslradc.h	826;"	d
BW_LRADC_CTRL3_FORCE_ANALOG_PWDN	regslradc.h	855;"	d
BW_LRADC_CTRL3_FORCE_ANALOG_PWUP	regslradc.h	841;"	d
BW_LRADC_CTRL3_HIGH_TIME	regslradc.h	885;"	d
BW_LRADC_CTRL3_INVERT_CLOCK	regslradc.h	915;"	d
BW_LRADC_CTRL4_LRADC0SELECT	regslradc.h	1947;"	d
BW_LRADC_CTRL4_LRADC1SELECT	regslradc.h	1919;"	d
BW_LRADC_CTRL4_LRADC2SELECT	regslradc.h	1891;"	d
BW_LRADC_CTRL4_LRADC3SELECT	regslradc.h	1863;"	d
BW_LRADC_CTRL4_LRADC4SELECT	regslradc.h	1835;"	d
BW_LRADC_CTRL4_LRADC5SELECT	regslradc.h	1807;"	d
BW_LRADC_CTRL4_LRADC6SELECT	regslradc.h	1779;"	d
BW_LRADC_CTRL4_LRADC7SELECT	regslradc.h	1751;"	d
BW_LRADC_DEBUG1_TESTMODE	regslradc.h	1600;"	d
BW_LRADC_DEBUG1_TESTMODE5	regslradc.h	1586;"	d
BW_LRADC_DEBUG1_TESTMODE6	regslradc.h	1572;"	d
BW_LRADC_DEBUG1_TESTMODE_COUNT	regslradc.h	1561;"	d
BW_LRADC_DELAYn_DELAY	regslradc.h	1443;"	d
BW_LRADC_DELAYn_KICK	regslradc.h	1410;"	d
BW_LRADC_DELAYn_LOOP_COUNT	regslradc.h	1432;"	d
BW_LRADC_DELAYn_TRIGGER_DELAYS	regslradc.h	1421;"	d
BW_LRADC_DELAYn_TRIGGER_LRADCS	regslradc.h	1399;"	d
BW_OCOTP_CTRL_ADDR	regsocotp.h	159;"	d
BW_OCOTP_CTRL_ERROR	regsocotp.h	141;"	d
BW_OCOTP_CTRL_RD_BANK_OPEN	regsocotp.h	130;"	d
BW_OCOTP_CTRL_RELOAD_SHADOWS	regsocotp.h	119;"	d
BW_OCOTP_CTRL_WR_UNLOCK	regsocotp.h	106;"	d
BW_OCOTP_CUSTCAP_BITS	regsocotp.h	458;"	d
BW_OCOTP_DATA_DATA	regsocotp.h	211;"	d
BW_OCOTP_HWCAPn_BITS	regsocotp.h	354;"	d
BW_OCOTP_ROMn_BITS	regsocotp.h	861;"	d
BW_OCOTP_SWCAP_BITS	regsocotp.h	406;"	d
BW_PINCTRL_CTRL_CLKGATE	regspinctrl.h	116;"	d
BW_PINCTRL_CTRL_SFTRST	regspinctrl.h	105;"	d
BW_PINCTRL_DOE0_DOE	regspinctrl.h	5696;"	d
BW_PINCTRL_DOE1_DOE	regspinctrl.h	5748;"	d
BW_PINCTRL_DOE2_DOE	regspinctrl.h	5803;"	d
BW_PINCTRL_DOUT0_DOUT	regspinctrl.h	5405;"	d
BW_PINCTRL_DOUT1_DOUT	regspinctrl.h	5457;"	d
BW_PINCTRL_DOUT2_DOUT	regspinctrl.h	5512;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN00_MA	regspinctrl.h	2050;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN01_MA	regspinctrl.h	2039;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN02_MA	regspinctrl.h	2028;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN03_MA	regspinctrl.h	2017;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN04_MA	regspinctrl.h	2006;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN05_MA	regspinctrl.h	1995;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN06_MA	regspinctrl.h	1984;"	d
BW_PINCTRL_DRIVE0_BANK0_PIN07_MA	regspinctrl.h	1973;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN16_MA	regspinctrl.h	3648;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN16_V	regspinctrl.h	3637;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN17_MA	regspinctrl.h	3626;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN17_V	regspinctrl.h	3615;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN18_MA	regspinctrl.h	3604;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN18_V	regspinctrl.h	3593;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN19_MA	regspinctrl.h	3582;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN19_V	regspinctrl.h	3571;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN20_MA	regspinctrl.h	3560;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN20_V	regspinctrl.h	3549;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN21_MA	regspinctrl.h	3538;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN21_V	regspinctrl.h	3527;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN22_MA	regspinctrl.h	3516;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN22_V	regspinctrl.h	3505;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN23_MA	regspinctrl.h	3494;"	d
BW_PINCTRL_DRIVE10_BANK2_PIN23_V	regspinctrl.h	3483;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN24_MA	regspinctrl.h	3863;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN24_V	regspinctrl.h	3852;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN25_MA	regspinctrl.h	3841;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN25_V	regspinctrl.h	3830;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN26_MA	regspinctrl.h	3819;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN26_V	regspinctrl.h	3808;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN27_MA	regspinctrl.h	3797;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN28_MA	regspinctrl.h	3786;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN29_MA	regspinctrl.h	3775;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN29_V	regspinctrl.h	3764;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN30_MA	regspinctrl.h	3753;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN30_V	regspinctrl.h	3742;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN31_MA	regspinctrl.h	3731;"	d
BW_PINCTRL_DRIVE11_BANK2_PIN31_V	regspinctrl.h	3720;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN00_MA	regspinctrl.h	4102;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN00_V	regspinctrl.h	4091;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN01_MA	regspinctrl.h	4080;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN01_V	regspinctrl.h	4069;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN02_MA	regspinctrl.h	4058;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN02_V	regspinctrl.h	4047;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN03_MA	regspinctrl.h	4036;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN03_V	regspinctrl.h	4025;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN04_MA	regspinctrl.h	4014;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN04_V	regspinctrl.h	4003;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN05_MA	regspinctrl.h	3992;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN05_V	regspinctrl.h	3981;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN06_MA	regspinctrl.h	3970;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN06_V	regspinctrl.h	3959;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN07_MA	regspinctrl.h	3948;"	d
BW_PINCTRL_DRIVE12_BANK3_PIN07_V	regspinctrl.h	3937;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN08_MA	regspinctrl.h	4341;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN08_V	regspinctrl.h	4330;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN09_MA	regspinctrl.h	4319;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN09_V	regspinctrl.h	4308;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN10_MA	regspinctrl.h	4297;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN10_V	regspinctrl.h	4286;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN11_MA	regspinctrl.h	4275;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN11_V	regspinctrl.h	4264;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN12_MA	regspinctrl.h	4253;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN12_V	regspinctrl.h	4242;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN13_MA	regspinctrl.h	4231;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN13_V	regspinctrl.h	4220;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN14_MA	regspinctrl.h	4209;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN14_V	regspinctrl.h	4198;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN15_MA	regspinctrl.h	4187;"	d
BW_PINCTRL_DRIVE13_BANK3_PIN15_V	regspinctrl.h	4176;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN16_MA	regspinctrl.h	4531;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN16_V	regspinctrl.h	4520;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN17_MA	regspinctrl.h	4509;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN17_V	regspinctrl.h	4498;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN18_MA	regspinctrl.h	4487;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN18_V	regspinctrl.h	4476;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN19_MA	regspinctrl.h	4465;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN19_V	regspinctrl.h	4454;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN20_MA	regspinctrl.h	4443;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN20_V	regspinctrl.h	4432;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN21_MA	regspinctrl.h	4421;"	d
BW_PINCTRL_DRIVE14_BANK3_PIN21_V	regspinctrl.h	4410;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN08_MA	regspinctrl.h	2193;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN09_MA	regspinctrl.h	2182;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN10_MA	regspinctrl.h	2171;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN11_MA	regspinctrl.h	2160;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN12_MA	regspinctrl.h	2149;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN13_MA	regspinctrl.h	2138;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN14_MA	regspinctrl.h	2127;"	d
BW_PINCTRL_DRIVE1_BANK0_PIN15_MA	regspinctrl.h	2116;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN16_MA	regspinctrl.h	2336;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN17_MA	regspinctrl.h	2325;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN18_MA	regspinctrl.h	2314;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN19_MA	regspinctrl.h	2303;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN20_MA	regspinctrl.h	2292;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN21_MA	regspinctrl.h	2281;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN22_MA	regspinctrl.h	2270;"	d
BW_PINCTRL_DRIVE2_BANK0_PIN23_MA	regspinctrl.h	2259;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN24_MA	regspinctrl.h	2479;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN25_MA	regspinctrl.h	2468;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN26_MA	regspinctrl.h	2457;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN27_MA	regspinctrl.h	2446;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN28_MA	regspinctrl.h	2435;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN29_MA	regspinctrl.h	2424;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN30_MA	regspinctrl.h	2413;"	d
BW_PINCTRL_DRIVE3_BANK0_PIN31_MA	regspinctrl.h	2402;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN00_MA	regspinctrl.h	2622;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN01_MA	regspinctrl.h	2611;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN02_MA	regspinctrl.h	2600;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN03_MA	regspinctrl.h	2589;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN04_MA	regspinctrl.h	2578;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN05_MA	regspinctrl.h	2567;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN06_MA	regspinctrl.h	2556;"	d
BW_PINCTRL_DRIVE4_BANK1_PIN07_MA	regspinctrl.h	2545;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN08_MA	regspinctrl.h	2765;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN09_MA	regspinctrl.h	2754;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN10_MA	regspinctrl.h	2743;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN11_MA	regspinctrl.h	2732;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN12_MA	regspinctrl.h	2721;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN13_MA	regspinctrl.h	2710;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN14_MA	regspinctrl.h	2699;"	d
BW_PINCTRL_DRIVE5_BANK1_PIN15_MA	regspinctrl.h	2688;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN16_MA	regspinctrl.h	2908;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN17_MA	regspinctrl.h	2897;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN18_MA	regspinctrl.h	2886;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN19_MA	regspinctrl.h	2875;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN20_MA	regspinctrl.h	2864;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN21_MA	regspinctrl.h	2853;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN22_MA	regspinctrl.h	2842;"	d
BW_PINCTRL_DRIVE6_BANK1_PIN23_MA	regspinctrl.h	2831;"	d
BW_PINCTRL_DRIVE7_BANK1_PIN24_MA	regspinctrl.h	3039;"	d
BW_PINCTRL_DRIVE7_BANK1_PIN25_MA	regspinctrl.h	3028;"	d
BW_PINCTRL_DRIVE7_BANK1_PIN26_MA	regspinctrl.h	3017;"	d
BW_PINCTRL_DRIVE7_BANK1_PIN27_MA	regspinctrl.h	3006;"	d
BW_PINCTRL_DRIVE7_BANK1_PIN28_MA	regspinctrl.h	2995;"	d
BW_PINCTRL_DRIVE7_BANK1_PIN29_MA	regspinctrl.h	2984;"	d
BW_PINCTRL_DRIVE7_BANK1_PIN30_MA	regspinctrl.h	2973;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN00_MA	regspinctrl.h	3182;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN01_MA	regspinctrl.h	3171;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN02_MA	regspinctrl.h	3160;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN03_MA	regspinctrl.h	3149;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN04_MA	regspinctrl.h	3138;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN05_MA	regspinctrl.h	3127;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN06_MA	regspinctrl.h	3116;"	d
BW_PINCTRL_DRIVE8_BANK2_PIN07_MA	regspinctrl.h	3105;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN08_MA	regspinctrl.h	3409;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN09_MA	regspinctrl.h	3398;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN09_V	regspinctrl.h	3387;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN10_MA	regspinctrl.h	3376;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN10_V	regspinctrl.h	3365;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN11_MA	regspinctrl.h	3354;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN11_V	regspinctrl.h	3343;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN12_MA	regspinctrl.h	3332;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN12_V	regspinctrl.h	3321;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN13_MA	regspinctrl.h	3310;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN13_V	regspinctrl.h	3299;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN14_MA	regspinctrl.h	3288;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN14_V	regspinctrl.h	3277;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN15_MA	regspinctrl.h	3266;"	d
BW_PINCTRL_DRIVE9_BANK2_PIN15_V	regspinctrl.h	3255;"	d
BW_PINCTRL_IRQEN0_IRQEN	regspinctrl.h	6020;"	d
BW_PINCTRL_IRQEN1_IRQEN	regspinctrl.h	6072;"	d
BW_PINCTRL_IRQEN2_IRQEN	regspinctrl.h	6127;"	d
BW_PINCTRL_IRQLEVEL0_IRQLEVEL	regspinctrl.h	6182;"	d
BW_PINCTRL_IRQLEVEL1_IRQLEVEL	regspinctrl.h	6234;"	d
BW_PINCTRL_IRQLEVEL2_IRQLEVEL	regspinctrl.h	6289;"	d
BW_PINCTRL_IRQPOL0_IRQPOL	regspinctrl.h	6344;"	d
BW_PINCTRL_IRQPOL1_IRQPOL	regspinctrl.h	6396;"	d
BW_PINCTRL_IRQPOL2_IRQPOL	regspinctrl.h	6451;"	d
BW_PINCTRL_IRQSTAT0_IRQSTAT	regspinctrl.h	6506;"	d
BW_PINCTRL_IRQSTAT1_IRQSTAT	regspinctrl.h	6558;"	d
BW_PINCTRL_IRQSTAT2_IRQSTAT	regspinctrl.h	6613;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN00	regspinctrl.h	400;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN01	regspinctrl.h	389;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN02	regspinctrl.h	378;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN03	regspinctrl.h	367;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN04	regspinctrl.h	356;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN05	regspinctrl.h	345;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN06	regspinctrl.h	334;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN07	regspinctrl.h	323;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN08	regspinctrl.h	312;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN09	regspinctrl.h	301;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN10	regspinctrl.h	290;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN11	regspinctrl.h	279;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN12	regspinctrl.h	268;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN13	regspinctrl.h	257;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN14	regspinctrl.h	246;"	d
BW_PINCTRL_MUXSEL0_BANK0_PIN15	regspinctrl.h	235;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN16	regspinctrl.h	635;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN17	regspinctrl.h	624;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN18	regspinctrl.h	613;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN19	regspinctrl.h	602;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN20	regspinctrl.h	591;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN21	regspinctrl.h	580;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN22	regspinctrl.h	569;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN23	regspinctrl.h	558;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN24	regspinctrl.h	547;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN25	regspinctrl.h	536;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN26	regspinctrl.h	525;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN27	regspinctrl.h	514;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN28	regspinctrl.h	503;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN29	regspinctrl.h	492;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN30	regspinctrl.h	481;"	d
BW_PINCTRL_MUXSEL1_BANK0_PIN31	regspinctrl.h	470;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN00	regspinctrl.h	870;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN01	regspinctrl.h	859;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN02	regspinctrl.h	848;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN03	regspinctrl.h	837;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN04	regspinctrl.h	826;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN05	regspinctrl.h	815;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN06	regspinctrl.h	804;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN07	regspinctrl.h	793;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN08	regspinctrl.h	782;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN09	regspinctrl.h	771;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN10	regspinctrl.h	760;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN11	regspinctrl.h	749;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN12	regspinctrl.h	738;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN13	regspinctrl.h	727;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN14	regspinctrl.h	716;"	d
BW_PINCTRL_MUXSEL2_BANK1_PIN15	regspinctrl.h	705;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN16	regspinctrl.h	1090;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN17	regspinctrl.h	1079;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN18	regspinctrl.h	1068;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN19	regspinctrl.h	1057;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN20	regspinctrl.h	1046;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN21	regspinctrl.h	1035;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN22	regspinctrl.h	1024;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN23	regspinctrl.h	1013;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN24	regspinctrl.h	1002;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN25	regspinctrl.h	991;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN26	regspinctrl.h	980;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN27	regspinctrl.h	969;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN28	regspinctrl.h	958;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN29	regspinctrl.h	947;"	d
BW_PINCTRL_MUXSEL3_BANK1_PIN30	regspinctrl.h	936;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN00	regspinctrl.h	1325;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN01	regspinctrl.h	1314;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN02	regspinctrl.h	1303;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN03	regspinctrl.h	1292;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN04	regspinctrl.h	1281;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN05	regspinctrl.h	1270;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN06	regspinctrl.h	1259;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN07	regspinctrl.h	1248;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN08	regspinctrl.h	1237;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN09	regspinctrl.h	1226;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN10	regspinctrl.h	1215;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN11	regspinctrl.h	1204;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN12	regspinctrl.h	1193;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN13	regspinctrl.h	1182;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN14	regspinctrl.h	1171;"	d
BW_PINCTRL_MUXSEL4_BANK2_PIN15	regspinctrl.h	1160;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN16	regspinctrl.h	1560;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN17	regspinctrl.h	1549;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN18	regspinctrl.h	1538;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN19	regspinctrl.h	1527;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN20	regspinctrl.h	1516;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN21	regspinctrl.h	1505;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN22	regspinctrl.h	1494;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN23	regspinctrl.h	1483;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN24	regspinctrl.h	1472;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN25	regspinctrl.h	1461;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN26	regspinctrl.h	1450;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN27	regspinctrl.h	1439;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN28	regspinctrl.h	1428;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN29	regspinctrl.h	1417;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN30	regspinctrl.h	1406;"	d
BW_PINCTRL_MUXSEL5_BANK2_PIN31	regspinctrl.h	1395;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN00	regspinctrl.h	1795;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN01	regspinctrl.h	1784;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN02	regspinctrl.h	1773;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN03	regspinctrl.h	1762;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN04	regspinctrl.h	1751;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN05	regspinctrl.h	1740;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN06	regspinctrl.h	1729;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN07	regspinctrl.h	1718;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN08	regspinctrl.h	1707;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN09	regspinctrl.h	1696;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN10	regspinctrl.h	1685;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN11	regspinctrl.h	1674;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN12	regspinctrl.h	1663;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN13	regspinctrl.h	1652;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN14	regspinctrl.h	1641;"	d
BW_PINCTRL_MUXSEL6_BANK3_PIN15	regspinctrl.h	1630;"	d
BW_PINCTRL_MUXSEL7_BANK3_PIN16	regspinctrl.h	1907;"	d
BW_PINCTRL_MUXSEL7_BANK3_PIN17	regspinctrl.h	1896;"	d
BW_PINCTRL_MUXSEL7_BANK3_PIN18	regspinctrl.h	1885;"	d
BW_PINCTRL_MUXSEL7_BANK3_PIN19	regspinctrl.h	1874;"	d
BW_PINCTRL_MUXSEL7_BANK3_PIN20	regspinctrl.h	1863;"	d
BW_PINCTRL_MUXSEL7_BANK3_PIN21	regspinctrl.h	1852;"	d
BW_PINCTRL_PIN2IRQ0_PIN2IRQ	regspinctrl.h	5858;"	d
BW_PINCTRL_PIN2IRQ1_PIN2IRQ	regspinctrl.h	5910;"	d
BW_PINCTRL_PIN2IRQ2_PIN2IRQ	regspinctrl.h	5965;"	d
BW_PINCTRL_PULL0_BANK0_PIN00	regspinctrl.h	4865;"	d
BW_PINCTRL_PULL0_BANK0_PIN01	regspinctrl.h	4854;"	d
BW_PINCTRL_PULL0_BANK0_PIN02	regspinctrl.h	4843;"	d
BW_PINCTRL_PULL0_BANK0_PIN03	regspinctrl.h	4832;"	d
BW_PINCTRL_PULL0_BANK0_PIN04	regspinctrl.h	4821;"	d
BW_PINCTRL_PULL0_BANK0_PIN05	regspinctrl.h	4810;"	d
BW_PINCTRL_PULL0_BANK0_PIN06	regspinctrl.h	4799;"	d
BW_PINCTRL_PULL0_BANK0_PIN07	regspinctrl.h	4788;"	d
BW_PINCTRL_PULL0_BANK0_PIN08	regspinctrl.h	4777;"	d
BW_PINCTRL_PULL0_BANK0_PIN09	regspinctrl.h	4766;"	d
BW_PINCTRL_PULL0_BANK0_PIN10	regspinctrl.h	4755;"	d
BW_PINCTRL_PULL0_BANK0_PIN11	regspinctrl.h	4744;"	d
BW_PINCTRL_PULL0_BANK0_PIN15	regspinctrl.h	4733;"	d
BW_PINCTRL_PULL0_BANK0_PIN18	regspinctrl.h	4722;"	d
BW_PINCTRL_PULL0_BANK0_PIN19	regspinctrl.h	4711;"	d
BW_PINCTRL_PULL0_BANK0_PIN20	regspinctrl.h	4700;"	d
BW_PINCTRL_PULL0_BANK0_PIN21	regspinctrl.h	4689;"	d
BW_PINCTRL_PULL0_BANK0_PIN22	regspinctrl.h	4678;"	d
BW_PINCTRL_PULL0_BANK0_PIN26	regspinctrl.h	4667;"	d
BW_PINCTRL_PULL0_BANK0_PIN27	regspinctrl.h	4656;"	d
BW_PINCTRL_PULL0_BANK0_PIN28	regspinctrl.h	4645;"	d
BW_PINCTRL_PULL0_BANK0_PIN29	regspinctrl.h	4634;"	d
BW_PINCTRL_PULL0_BANK0_PIN30	regspinctrl.h	4623;"	d
BW_PINCTRL_PULL0_BANK0_PIN31	regspinctrl.h	4612;"	d
BW_PINCTRL_PULL1_BANK1_PIN18	regspinctrl.h	4944;"	d
BW_PINCTRL_PULL1_BANK1_PIN22	regspinctrl.h	4933;"	d
BW_PINCTRL_PULL1_BANK1_PIN28	regspinctrl.h	4922;"	d
BW_PINCTRL_PULL2_BANK2_PIN00	regspinctrl.h	5094;"	d
BW_PINCTRL_PULL2_BANK2_PIN01	regspinctrl.h	5083;"	d
BW_PINCTRL_PULL2_BANK2_PIN02	regspinctrl.h	5072;"	d
BW_PINCTRL_PULL2_BANK2_PIN03	regspinctrl.h	5061;"	d
BW_PINCTRL_PULL2_BANK2_PIN04	regspinctrl.h	5050;"	d
BW_PINCTRL_PULL2_BANK2_PIN05	regspinctrl.h	5039;"	d
BW_PINCTRL_PULL2_BANK2_PIN08	regspinctrl.h	5028;"	d
BW_PINCTRL_PULL2_BANK2_PIN27	regspinctrl.h	5017;"	d
BW_PINCTRL_PULL2_BANK2_PIN28	regspinctrl.h	5006;"	d
BW_PINCTRL_PULL3_BANK3_PIN00	regspinctrl.h	5350;"	d
BW_PINCTRL_PULL3_BANK3_PIN01	regspinctrl.h	5339;"	d
BW_PINCTRL_PULL3_BANK3_PIN02	regspinctrl.h	5328;"	d
BW_PINCTRL_PULL3_BANK3_PIN03	regspinctrl.h	5317;"	d
BW_PINCTRL_PULL3_BANK3_PIN04	regspinctrl.h	5306;"	d
BW_PINCTRL_PULL3_BANK3_PIN05	regspinctrl.h	5295;"	d
BW_PINCTRL_PULL3_BANK3_PIN06	regspinctrl.h	5284;"	d
BW_PINCTRL_PULL3_BANK3_PIN07	regspinctrl.h	5273;"	d
BW_PINCTRL_PULL3_BANK3_PIN08	regspinctrl.h	5262;"	d
BW_PINCTRL_PULL3_BANK3_PIN09	regspinctrl.h	5251;"	d
BW_PINCTRL_PULL3_BANK3_PIN10	regspinctrl.h	5240;"	d
BW_PINCTRL_PULL3_BANK3_PIN11	regspinctrl.h	5229;"	d
BW_PINCTRL_PULL3_BANK3_PIN12	regspinctrl.h	5218;"	d
BW_PINCTRL_PULL3_BANK3_PIN13	regspinctrl.h	5207;"	d
BW_PINCTRL_PULL3_BANK3_PIN14	regspinctrl.h	5196;"	d
BW_PINCTRL_PULL3_BANK3_PIN15	regspinctrl.h	5185;"	d
BW_PINCTRL_PULL3_BANK3_PIN16	regspinctrl.h	5174;"	d
BW_PINCTRL_PULL3_BANK3_PIN17	regspinctrl.h	5163;"	d
BW_POWER_5VCTRL_CHARGE_4P2_ILIMIT	regspower.h	507;"	d
BW_POWER_5VCTRL_DCDC_XFER	regspower.h	551;"	d
BW_POWER_5VCTRL_ENABLE_DCDC	regspower.h	606;"	d
BW_POWER_5VCTRL_ENABLE_LINREG_ILIMIT	regspower.h	540;"	d
BW_POWER_5VCTRL_HEADROOM_ADJ	regspower.h	485;"	d
BW_POWER_5VCTRL_ILIMIT_EQ_ZERO	regspower.h	584;"	d
BW_POWER_5VCTRL_PWDN_5VBRNOUT	regspower.h	529;"	d
BW_POWER_5VCTRL_PWD_CHARGE_4P2	regspower.h	496;"	d
BW_POWER_5VCTRL_PWRUP_VBUS_CMPS	regspower.h	595;"	d
BW_POWER_5VCTRL_VBUSDROOP_TRSH	regspower.h	474;"	d
BW_POWER_5VCTRL_VBUSVALID_5VDETECT	regspower.h	562;"	d
BW_POWER_5VCTRL_VBUSVALID_TO_B	regspower.h	573;"	d
BW_POWER_5VCTRL_VBUSVALID_TRSH	regspower.h	518;"	d
BW_POWER_BATTMONITOR_BATT_VAL	regspower.h	2281;"	d
BW_POWER_BATTMONITOR_BRWNOUT_LVL	regspower.h	2325;"	d
BW_POWER_BATTMONITOR_BRWNOUT_PWD	regspower.h	2314;"	d
BW_POWER_BATTMONITOR_EN_BATADJ	regspower.h	2292;"	d
BW_POWER_BATTMONITOR_PWDN_BATTBRNOUT	regspower.h	2303;"	d
BW_POWER_CHARGE_ADJ_VOLT	regspower.h	890;"	d
BW_POWER_CHARGE_BATTCHRG_I	regspower.h	989;"	d
BW_POWER_CHARGE_CHRG_STS_OFF	regspower.h	945;"	d
BW_POWER_CHARGE_ENABLE_CHARGER_RESISTORS	regspower.h	923;"	d
BW_POWER_CHARGE_ENABLE_FAULT_DETECT	regspower.h	934;"	d
BW_POWER_CHARGE_ENABLE_LOAD	regspower.h	912;"	d
BW_POWER_CHARGE_PWD_BATTCHRG	regspower.h	967;"	d
BW_POWER_CHARGE_RSRVD3	regspower.h	901;"	d
BW_POWER_CHARGE_STOP_ILIMIT	regspower.h	978;"	d
BW_POWER_CHARGE_USE_EXTERN_R	regspower.h	956;"	d
BW_POWER_CTRL_BATT_BO_IRQ	regspower.h	263;"	d
BW_POWER_CTRL_CLKGATE	regspower.h	120;"	d
BW_POWER_CTRL_DCDC4P2_BO_IRQ	regspower.h	142;"	d
BW_POWER_CTRL_DC_OK_IRQ	regspower.h	241;"	d
BW_POWER_CTRL_ENIRQBATT_BO	regspower.h	274;"	d
BW_POWER_CTRL_ENIRQ_DCDC4P2_BO	regspower.h	153;"	d
BW_POWER_CTRL_ENIRQ_DC_OK	regspower.h	252;"	d
BW_POWER_CTRL_ENIRQ_PSWITCH	regspower.h	219;"	d
BW_POWER_CTRL_ENIRQ_VBUS_VALID	regspower.h	373;"	d
BW_POWER_CTRL_ENIRQ_VDD5V_DROOP	regspower.h	175;"	d
BW_POWER_CTRL_ENIRQ_VDD5V_GT_VDDIO	regspower.h	406;"	d
BW_POWER_CTRL_ENIRQ_VDDA_BO	regspower.h	318;"	d
BW_POWER_CTRL_ENIRQ_VDDD_BO	regspower.h	340;"	d
BW_POWER_CTRL_ENIRQ_VDDIO_BO	regspower.h	296;"	d
BW_POWER_CTRL_POLARITY_DC_OK	regspower.h	230;"	d
BW_POWER_CTRL_POLARITY_PSWITCH	regspower.h	208;"	d
BW_POWER_CTRL_POLARITY_VBUSVALID	regspower.h	351;"	d
BW_POWER_CTRL_POLARITY_VDD5V_GT_VDDIO	regspower.h	384;"	d
BW_POWER_CTRL_PSWITCH_IRQ	regspower.h	186;"	d
BW_POWER_CTRL_PSWITCH_IRQ_SRC	regspower.h	197;"	d
BW_POWER_CTRL_PSWITCH_MID_TRAN	regspower.h	131;"	d
BW_POWER_CTRL_VBUSVALID_IRQ	regspower.h	362;"	d
BW_POWER_CTRL_VDD5V_DROOP_IRQ	regspower.h	164;"	d
BW_POWER_CTRL_VDD5V_GT_VDDIO_IRQ	regspower.h	395;"	d
BW_POWER_CTRL_VDDA_BO_IRQ	regspower.h	307;"	d
BW_POWER_CTRL_VDDD_BO_IRQ	regspower.h	329;"	d
BW_POWER_CTRL_VDDIO_BO_IRQ	regspower.h	285;"	d
BW_POWER_DCDC4P2_BO	regspower.h	1605;"	d
BW_POWER_DCDC4P2_CMPTRIP	regspower.h	1616;"	d
BW_POWER_DCDC4P2_DROPOUT_CTRL	regspower.h	1528;"	d
BW_POWER_DCDC4P2_ENABLE_4P2	regspower.h	1550;"	d
BW_POWER_DCDC4P2_ENABLE_DCDC	regspower.h	1561;"	d
BW_POWER_DCDC4P2_HYST_DIR	regspower.h	1572;"	d
BW_POWER_DCDC4P2_HYST_THRESH	regspower.h	1583;"	d
BW_POWER_DCDC4P2_ISTEAL_THRESH	regspower.h	1539;"	d
BW_POWER_DCDC4P2_TRG	regspower.h	1594;"	d
BW_POWER_DCLIMITS_NEGLIMIT	regspower.h	1776;"	d
BW_POWER_DCLIMITS_POSLIMIT_BUCK	regspower.h	1765;"	d
BW_POWER_DEBUG_AVALIDPIOLOCK	regspower.h	2473;"	d
BW_POWER_DEBUG_BVALIDPIOLOCK	regspower.h	2484;"	d
BW_POWER_DEBUG_SESSENDPIOLOCK	regspower.h	2495;"	d
BW_POWER_DEBUG_VBUSVALIDPIOLOCK	regspower.h	2462;"	d
BW_POWER_LOOPCTRL_CM_HYST_THRESH	regspower.h	1884;"	d
BW_POWER_LOOPCTRL_DC_C	regspower.h	1950;"	d
BW_POWER_LOOPCTRL_DC_FF	regspower.h	1928;"	d
BW_POWER_LOOPCTRL_DC_R	regspower.h	1939;"	d
BW_POWER_LOOPCTRL_DF_HYST_THRESH	regspower.h	1895;"	d
BW_POWER_LOOPCTRL_EN_CM_HYST	regspower.h	1862;"	d
BW_POWER_LOOPCTRL_EN_DF_HYST	regspower.h	1873;"	d
BW_POWER_LOOPCTRL_EN_RCSCALE	regspower.h	1917;"	d
BW_POWER_LOOPCTRL_HYST_SIGN	regspower.h	1851;"	d
BW_POWER_LOOPCTRL_RCSCALE_THRESH	regspower.h	1906;"	d
BW_POWER_LOOPCTRL_TOGGLE_DIF	regspower.h	1840;"	d
BW_POWER_MINPWR_DC_HALFCLK	regspower.h	826;"	d
BW_POWER_MINPWR_DC_STOPCLK	regspower.h	804;"	d
BW_POWER_MINPWR_DOUBLE_FETS	regspower.h	760;"	d
BW_POWER_MINPWR_ENABLE_OSC	regspower.h	727;"	d
BW_POWER_MINPWR_EN_DC_PFM	regspower.h	815;"	d
BW_POWER_MINPWR_HALF_FETS	regspower.h	771;"	d
BW_POWER_MINPWR_LESSANA_I	regspower.h	782;"	d
BW_POWER_MINPWR_LOWPWR_4P2	regspower.h	672;"	d
BW_POWER_MINPWR_PWD_ANA_CMPS	regspower.h	716;"	d
BW_POWER_MINPWR_PWD_BO	regspower.h	694;"	d
BW_POWER_MINPWR_PWD_XTAL24	regspower.h	793;"	d
BW_POWER_MINPWR_SELECT_OSC	regspower.h	738;"	d
BW_POWER_MINPWR_USE_VDDXTAL_VBG	regspower.h	705;"	d
BW_POWER_MINPWR_VBG_OFF	regspower.h	749;"	d
BW_POWER_MINPWR_VDAC_DUMP_CTRL	regspower.h	683;"	d
BW_POWER_MISC_DELAY_TIMING	regspower.h	1691;"	d
BW_POWER_MISC_FREQSEL	regspower.h	1669;"	d
BW_POWER_MISC_RSRVD1	regspower.h	1680;"	d
BW_POWER_MISC_SEL_PLLCLK	regspower.h	1713;"	d
BW_POWER_MISC_TEST	regspower.h	1702;"	d
BW_POWER_RESET_PWD	regspower.h	2407;"	d
BW_POWER_RESET_PWD_OFF	regspower.h	2396;"	d
BW_POWER_RESET_UNLOCK	regspower.h	2383;"	d
BW_POWER_SPECIAL_TEST	regspower.h	2550;"	d
BW_POWER_SPEED_CTRL	regspower.h	2226;"	d
BW_POWER_STS_AVALID	regspower.h	2132;"	d
BW_POWER_STS_BVALID	regspower.h	2143;"	d
BW_POWER_STS_SESSEND	regspower.h	2165;"	d
BW_POWER_STS_VBUSVALID	regspower.h	2154;"	d
BW_POWER_VDDACTRL_BO_OFFSET	regspower.h	1242;"	d
BW_POWER_VDDACTRL_DISABLE_FET	regspower.h	1220;"	d
BW_POWER_VDDACTRL_DISABLE_STEPPING	regspower.h	1198;"	d
BW_POWER_VDDACTRL_ENABLE_LINREG	regspower.h	1209;"	d
BW_POWER_VDDACTRL_LINREG_OFFSET	regspower.h	1231;"	d
BW_POWER_VDDACTRL_PWDN_BRNOUT	regspower.h	1187;"	d
BW_POWER_VDDACTRL_TRG	regspower.h	1253;"	d
BW_POWER_VDDDCTRL_ADJTN	regspower.h	1052;"	d
BW_POWER_VDDDCTRL_BO_OFFSET	regspower.h	1118;"	d
BW_POWER_VDDDCTRL_DISABLE_FET	regspower.h	1096;"	d
BW_POWER_VDDDCTRL_DISABLE_STEPPING	regspower.h	1074;"	d
BW_POWER_VDDDCTRL_ENABLE_LINREG	regspower.h	1085;"	d
BW_POWER_VDDDCTRL_LINREG_OFFSET	regspower.h	1107;"	d
BW_POWER_VDDDCTRL_PWDN_BRNOUT	regspower.h	1063;"	d
BW_POWER_VDDDCTRL_TRG	regspower.h	1129;"	d
BW_POWER_VDDIOCTRL_ADJTN	regspower.h	1312;"	d
BW_POWER_VDDIOCTRL_BO_OFFSET	regspower.h	1367;"	d
BW_POWER_VDDIOCTRL_DISABLE_FET	regspower.h	1345;"	d
BW_POWER_VDDIOCTRL_DISABLE_STEPPING	regspower.h	1334;"	d
BW_POWER_VDDIOCTRL_LINREG_OFFSET	regspower.h	1356;"	d
BW_POWER_VDDIOCTRL_PWDN_BRNOUT	regspower.h	1323;"	d
BW_POWER_VDDIOCTRL_TRG	regspower.h	1378;"	d
BW_POWER_VDDMEMCTRL_ENABLE_ILIMIT	regspower.h	1442;"	d
BW_POWER_VDDMEMCTRL_ENABLE_LINREG	regspower.h	1453;"	d
BW_POWER_VDDMEMCTRL_PULLDOWN_ACTIVE	regspower.h	1431;"	d
BW_POWER_VDDMEMCTRL_TRG	regspower.h	1464;"	d
BW_UARTDBGCR_CTSEN	regsuartdbg.h	753;"	d
BW_UARTDBGCR_DTR	regsuartdbg.h	808;"	d
BW_UARTDBGCR_LBE	regsuartdbg.h	841;"	d
BW_UARTDBGCR_OUT1	regsuartdbg.h	786;"	d
BW_UARTDBGCR_OUT2	regsuartdbg.h	775;"	d
BW_UARTDBGCR_RTS	regsuartdbg.h	797;"	d
BW_UARTDBGCR_RTSEN	regsuartdbg.h	764;"	d
BW_UARTDBGCR_RXE	regsuartdbg.h	819;"	d
BW_UARTDBGCR_SIREN	regsuartdbg.h	870;"	d
BW_UARTDBGCR_SIRLP	regsuartdbg.h	859;"	d
BW_UARTDBGCR_TXE	regsuartdbg.h	830;"	d
BW_UARTDBGCR_UARTEN	regsuartdbg.h	881;"	d
BW_UARTDBGDMACR_DMAONERR	regsuartdbg.h	1744;"	d
BW_UARTDBGDMACR_RXDMAE	regsuartdbg.h	1766;"	d
BW_UARTDBGDMACR_TXDMAE	regsuartdbg.h	1755;"	d
BW_UARTDBGDR_DATA	regsuartdbg.h	116;"	d
BW_UARTDBGFBRD_BAUD_DIVFRAC	regsuartdbg.h	536;"	d
BW_UARTDBGIBRD_BAUD_DIVINT	regsuartdbg.h	468;"	d
BW_UARTDBGICR_BEIC	regsuartdbg.h	1536;"	d
BW_UARTDBGICR_CTSMIC	regsuartdbg.h	1624;"	d
BW_UARTDBGICR_DCDMIC	regsuartdbg.h	1613;"	d
BW_UARTDBGICR_DSRMIC	regsuartdbg.h	1602;"	d
BW_UARTDBGICR_FEIC	regsuartdbg.h	1558;"	d
BW_UARTDBGICR_OEIC	regsuartdbg.h	1525;"	d
BW_UARTDBGICR_PEIC	regsuartdbg.h	1547;"	d
BW_UARTDBGICR_RIMIC	regsuartdbg.h	1635;"	d
BW_UARTDBGICR_RTIC	regsuartdbg.h	1569;"	d
BW_UARTDBGICR_RXIC	regsuartdbg.h	1591;"	d
BW_UARTDBGICR_TXIC	regsuartdbg.h	1580;"	d
BW_UARTDBGIFLS_RXIFLSEL	regsuartdbg.h	950;"	d
BW_UARTDBGIFLS_TXIFLSEL	regsuartdbg.h	970;"	d
BW_UARTDBGILPR_ILPDVSR	regsuartdbg.h	408;"	d
BW_UARTDBGIMSC_BEIM	regsuartdbg.h	1068;"	d
BW_UARTDBGIMSC_CTSMIM	regsuartdbg.h	1156;"	d
BW_UARTDBGIMSC_DCDMIM	regsuartdbg.h	1145;"	d
BW_UARTDBGIMSC_DSRMIM	regsuartdbg.h	1134;"	d
BW_UARTDBGIMSC_FEIM	regsuartdbg.h	1090;"	d
BW_UARTDBGIMSC_OEIM	regsuartdbg.h	1057;"	d
BW_UARTDBGIMSC_PEIM	regsuartdbg.h	1079;"	d
BW_UARTDBGIMSC_RIMIM	regsuartdbg.h	1167;"	d
BW_UARTDBGIMSC_RTIM	regsuartdbg.h	1101;"	d
BW_UARTDBGIMSC_RXIM	regsuartdbg.h	1123;"	d
BW_UARTDBGIMSC_TXIM	regsuartdbg.h	1112;"	d
BW_UARTDBGLCR_H_BRK	regsuartdbg.h	681;"	d
BW_UARTDBGLCR_H_EPS	regsuartdbg.h	659;"	d
BW_UARTDBGLCR_H_FEN	regsuartdbg.h	637;"	d
BW_UARTDBGLCR_H_PEN	regsuartdbg.h	670;"	d
BW_UARTDBGLCR_H_SPS	regsuartdbg.h	609;"	d
BW_UARTDBGLCR_H_STP2	regsuartdbg.h	648;"	d
BW_UARTDBGLCR_H_WLEN	regsuartdbg.h	620;"	d
BW_UARTDBGRSR_ECR_BE	regsuartdbg.h	202;"	d
BW_UARTDBGRSR_ECR_EC	regsuartdbg.h	180;"	d
BW_UARTDBGRSR_ECR_FE	regsuartdbg.h	224;"	d
BW_UARTDBGRSR_ECR_OE	regsuartdbg.h	191;"	d
BW_UARTDBGRSR_ECR_PE	regsuartdbg.h	213;"	d
BW_USBPHY_CTRL_CLKGATE	regsusbphy.h	598;"	d
BW_USBPHY_CTRL_DATA_ON_LRADC	regsusbphy.h	627;"	d
BW_USBPHY_CTRL_DEVPLUGIN_IRQ	regsusbphy.h	638;"	d
BW_USBPHY_CTRL_DEVPLUGIN_POLARITY	regsusbphy.h	693;"	d
BW_USBPHY_CTRL_ENDEVPLUGINDETECT	regsusbphy.h	704;"	d
BW_USBPHY_CTRL_ENHOSTDISCONDETECT	regsusbphy.h	737;"	d
BW_USBPHY_CTRL_ENIRQDEVPLUGIN	regsusbphy.h	649;"	d
BW_USBPHY_CTRL_ENIRQHOSTDISCON	regsusbphy.h	726;"	d
BW_USBPHY_CTRL_ENIRQRESUMEDETECT	regsusbphy.h	671;"	d
BW_USBPHY_CTRL_ENOTGIDDETECT	regsusbphy.h	682;"	d
BW_USBPHY_CTRL_HOSTDISCONDETECT_IRQ	regsusbphy.h	715;"	d
BW_USBPHY_CTRL_HOST_FORCE_LS_SE0	regsusbphy.h	616;"	d
BW_USBPHY_CTRL_RESUME_IRQ	regsusbphy.h	660;"	d
BW_USBPHY_CTRL_SFTRST	regsusbphy.h	587;"	d
BW_USBPHY_DEBUG1_DBG_ADDRESS	regsusbphy.h	1199;"	d
BW_USBPHY_DEBUG1_ENTAILADJVD	regsusbphy.h	1177;"	d
BW_USBPHY_DEBUG1_ENTX2TX	regsusbphy.h	1188;"	d
BW_USBPHY_DEBUG_CLKGATE	regsusbphy.h	931;"	d
BW_USBPHY_DEBUG_DEBUG_INTERFACE_HOLD	regsusbphy.h	1030;"	d
BW_USBPHY_DEBUG_ENHSTPULLDOWN	regsusbphy.h	1008;"	d
BW_USBPHY_DEBUG_ENSQUELCHRESET	regsusbphy.h	964;"	d
BW_USBPHY_DEBUG_ENTX2RXCOUNT	regsusbphy.h	986;"	d
BW_USBPHY_DEBUG_HOST_RESUME_DEBUG	regsusbphy.h	942;"	d
BW_USBPHY_DEBUG_HSTPULLDOWN	regsusbphy.h	1019;"	d
BW_USBPHY_DEBUG_OTGIDPIOLOCK	regsusbphy.h	1041;"	d
BW_USBPHY_DEBUG_SQUELCHRESETCOUNT	regsusbphy.h	975;"	d
BW_USBPHY_DEBUG_SQUELCHRESETLENGTH	regsusbphy.h	953;"	d
BW_USBPHY_DEBUG_TX2RXCOUNT	regsusbphy.h	997;"	d
BW_USBPHY_IP_ANALOG_TESTMODE	regsusbphy.h	1427;"	d
BW_USBPHY_IP_CP_SEL	regsusbphy.h	1389;"	d
BW_USBPHY_IP_DIV_SEL	regsusbphy.h	1357;"	d
BW_USBPHY_IP_EN_USB_CLKS	regsusbphy.h	1438;"	d
BW_USBPHY_IP_LFR_SEL	regsusbphy.h	1373;"	d
BW_USBPHY_IP_PLL_LOCKED	regsusbphy.h	1449;"	d
BW_USBPHY_IP_PLL_POWER	regsusbphy.h	1460;"	d
BW_USBPHY_IP_TSTI_TX_DM	regsusbphy.h	1416;"	d
BW_USBPHY_IP_TSTI_TX_DP	regsusbphy.h	1405;"	d
BW_USBPHY_PWD_RXPWD1PT1	regsusbphy.h	157;"	d
BW_USBPHY_PWD_RXPWDDIFF	regsusbphy.h	146;"	d
BW_USBPHY_PWD_RXPWDENV	regsusbphy.h	168;"	d
BW_USBPHY_PWD_RXPWDRX	regsusbphy.h	135;"	d
BW_USBPHY_PWD_TXPWDFS	regsusbphy.h	201;"	d
BW_USBPHY_PWD_TXPWDIBIAS	regsusbphy.h	190;"	d
BW_USBPHY_PWD_TXPWDV2I	regsusbphy.h	179;"	d
BW_USBPHY_RX_DISCONADJ	regsusbphy.h	445;"	d
BW_USBPHY_RX_ENVADJ	regsusbphy.h	456;"	d
BW_USBPHY_RX_RXDBYPASS	regsusbphy.h	434;"	d
BW_USBPHY_STATUS_OTGID_STATUS	regsusbphy.h	811;"	d
BW_USBPHY_TX_D_CAL	regsusbphy.h	361;"	d
BW_USBPHY_TX_TXCAL45DN	regsusbphy.h	350;"	d
BW_USBPHY_TX_TXCAL45DP	regsusbphy.h	328;"	d
BW_USBPHY_TX_TXENCAL45DN	regsusbphy.h	339;"	d
BW_USBPHY_TX_TXENCAL45DP	regsusbphy.h	317;"	d
BW_USBPHY_TX_USBPHY_TX_EDGECTRL	regsusbphy.h	284;"	d
BW_USBPHY_TX_USBPHY_TX_SYNC_INVERT	regsusbphy.h	295;"	d
BW_USBPHY_TX_USBPHY_TX_SYNC_MUX	regsusbphy.h	306;"	d
BYPASS_CPU	regsclkctrl.h	/^        unsigned BYPASS_CPU   :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_CPU	xldr.h	/^    BYPASS_CPU  = 0x80,$/;"	e	enum:_hw_clkctrl_bypass_clk_t
BYPASS_EMI	regsclkctrl.h	/^        unsigned BYPASS_EMI   :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_EMI	xldr.h	/^    BYPASS_EMI  = 0x40,$/;"	e	enum:_hw_clkctrl_bypass_clk_t
BYPASS_ETM	regsclkctrl.h	/^        unsigned BYPASS_ETM   :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_GPMI	regsclkctrl.h	/^        unsigned BYPASS_GPMI  :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_GPMI	xldr.h	/^    BYPASS_GPMI = 0x10,$/;"	e	enum:_hw_clkctrl_bypass_clk_t
BYPASS_IR	regsclkctrl.h	/^        unsigned BYPASS_IR    :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_IR	xldr.h	/^    BYPASS_IR   = 0x08,$/;"	e	enum:_hw_clkctrl_bypass_clk_t
BYPASS_PIX	regsclkctrl.h	/^        unsigned BYPASS_PIX   :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_PIX	xldr.h	/^    BYPASS_PIX  = 0x02,$/;"	e	enum:_hw_clkctrl_bypass_clk_t
BYPASS_SAIF	regsclkctrl.h	/^        unsigned BYPASS_SAIF  :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_SAIF	xldr.h	/^    BYPASS_SAIF = 0x01,$/;"	e	enum:_hw_clkctrl_bypass_clk_t
BYPASS_SSP	regsclkctrl.h	/^        unsigned BYPASS_SSP   :  1;$/;"	m	struct:__anon45::__anon46
BYPASS_SSP	xldr.h	/^    BYPASS_SSP  = 0x20,$/;"	e	enum:_hw_clkctrl_bypass_clk_t
CACHE_BIST_TMODE	regsdigctl.h	/^        unsigned CACHE_BIST_TMODE     :  1;$/;"	m	struct:__anon53::__anon54
CACHE_SS	regsdigctl.h	/^        unsigned CACHE_SS  :  2;$/;"	m	struct:__anon113::__anon114
CAN	uart.h	9;"	d
CASLAT	regsdram.h	/^        unsigned CASLAT             :  3;$/;"	m	struct:__anon175::__anon176
CASLAT_LIN	regsdram.h	/^        unsigned CASLAT_LIN       :  4;$/;"	m	struct:__anon179::__anon180
CASLAT_LIN_GATE	regsdram.h	/^        unsigned CASLAT_LIN_GATE  :  4;$/;"	m	struct:__anon179::__anon180
CC	Makefile	/^CC = arm-none-linux-gnueabi$/;"	m
CE0	xldr.h	/^    CE0 = 1,$/;"	e	enum:__anon503
CE1	xldr.h	/^    CE1 = 2,$/;"	e	enum:__anon503
CE2	xldr.h	/^    CE2 = 4,$/;"	e	enum:__anon503
CE3	xldr.h	/^    CE3 = 8$/;"	e	enum:__anon503
CE_SELECT	regsemi.h	/^        unsigned CE_SELECT            :  4;$/;"	m	struct:__anon235::__anon236
CHANNEL0_PRESENT	regslradc.h	/^        unsigned CHANNEL0_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHANNEL1_PRESENT	regslradc.h	/^        unsigned CHANNEL1_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHANNEL2_PRESENT	regslradc.h	/^        unsigned CHANNEL2_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHANNEL3_PRESENT	regslradc.h	/^        unsigned CHANNEL3_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHANNEL4_PRESENT	regslradc.h	/^        unsigned CHANNEL4_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHANNEL5_PRESENT	regslradc.h	/^        unsigned CHANNEL5_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHANNEL6_PRESENT	regslradc.h	/^        unsigned CHANNEL6_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHANNEL7_PRESENT	regslradc.h	/^        unsigned CHANNEL7_PRESENT     :  1;$/;"	m	struct:__anon266::__anon267
CHARGE_4P2_ILIMIT	regspower.h	/^        unsigned CHARGE_4P2_ILIMIT     :  6;$/;"	m	struct:__anon416::__anon417
CHIP	regsclkctrl.h	/^        unsigned CHIP   :  1;$/;"	m	struct:__anon47::__anon48
CHRGSTS	regspower.h	/^        unsigned CHRGSTS           :  1;$/;"	m	struct:__anon438::__anon439
CHRG_STS_OFF	regspower.h	/^        unsigned CHRG_STS_OFF              :  1;$/;"	m	struct:__anon420::__anon421
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE            :  1;$/;"	m	struct:__anon31::__anon32
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE      :  1;$/;"	m	struct:__anon23::__anon24
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE      :  1;$/;"	m	struct:__anon25::__anon26
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE      :  1;$/;"	m	struct:__anon27::__anon28
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE      :  1;$/;"	m	struct:__anon35::__anon36
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE      :  1;$/;"	m	struct:__anon39::__anon40
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE    :  1;$/;"	m	struct:__anon33::__anon34
CLKGATE	regsclkctrl.h	/^        unsigned CLKGATE  :  1;$/;"	m	struct:__anon29::__anon30
CLKGATE	regsemi.h	/^        unsigned CLKGATE              :  1;$/;"	m	struct:__anon235::__anon236
CLKGATE	regslradc.h	/^        unsigned CLKGATE              :  1;$/;"	m	struct:__anon258::__anon259
CLKGATE	regspinctrl.h	/^        unsigned CLKGATE   :  1;$/;"	m	struct:__anon310::__anon311
CLKGATE	regspower.h	/^        unsigned CLKGATE                  :  1;$/;"	m	struct:__anon414::__anon415
CLKGATE	regsusbphy.h	/^        unsigned CLKGATE               :  1;$/;"	m	struct:__anon486::__anon487
CLKGATE	regsusbphy.h	/^        unsigned CLKGATE               :  1;$/;"	m	struct:__anon490::__anon491
CLKGATECPU	regsclkctrl.h	/^        unsigned CLKGATECPU  :  1;$/;"	m	struct:__anon41::__anon42
CLKGATEEMI	regsclkctrl.h	/^        unsigned CLKGATEEMI  :  1;$/;"	m	struct:__anon41::__anon42
CLKGATEIO	regsclkctrl.h	/^        unsigned CLKGATEIO   :  1;$/;"	m	struct:__anon41::__anon42
CLKGATEPIX	regsclkctrl.h	/^        unsigned CLKGATEPIX  :  1;$/;"	m	struct:__anon41::__anon42
CLKGATEVID	regsclkctrl.h	/^        unsigned CLKGATEVID  :  1;$/;"	m	struct:__anon43::__anon44
CLK_TV108M_GATE	regsclkctrl.h	/^        unsigned CLK_TV108M_GATE  :  1;$/;"	m	struct:__anon37::__anon38
CLK_TV_GATE	regsclkctrl.h	/^        unsigned CLK_TV_GATE      :  1;$/;"	m	struct:__anon37::__anon38
CLRREG	soc_macros.h	19;"	d
CLRREG16	soc_macros.h	37;"	d
CLRREG16	soc_macros.h	54;"	d
CLRREG32	soc_macros.h	41;"	d
CLRREG32	soc_macros.h	61;"	d
CLRREG8	soc_macros.h	33;"	d
CLRREG8	soc_macros.h	47;"	d
CMPTRIP	regspower.h	/^        unsigned CMPTRIP        :  5;$/;"	m	struct:__anon430::__anon431
CM_HYST_THRESH	regspower.h	/^        unsigned CM_HYST_THRESH  :  1;$/;"	m	struct:__anon436::__anon437
COLUMN_SIZE	regsdram.h	/^        unsigned COLUMN_SIZE        :  3;$/;"	m	struct:__anon175::__anon176
COMMAND_AGE_COUNT	regsdram.h	/^        unsigned COMMAND_AGE_COUNT  :  3;$/;"	m	struct:__anon175::__anon176
COMPLEMENT	regsdigctl.h	/^        reg32_t COMPLEMENT;$/;"	m	struct:__anon75::__anon76
CONCURRENTAP	regsdram.h	/^        unsigned CONCURRENTAP     :  1;$/;"	m	struct:__anon161::__anon162
CONFIG_DM9000_BASE	dm9000x.c	87;"	d	file:
CONFIG_DRIVER_DM9000	dm9000x.h	4;"	d
COPYRIGHT	regsdigctl.h	/^        reg32_t COPYRIGHT;$/;"	m	struct:__anon119::__anon120
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon125::__anon126
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon127::__anon128
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon129::__anon130
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon131::__anon132
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon133::__anon134
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon135::__anon136
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon137::__anon138
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon139::__anon140
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon141::__anon142
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon143::__anon144
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon145::__anon146
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon147::__anon148
COUNT	regsdigctl.h	/^        reg32_t COUNT;$/;"	m	struct:__anon57::__anon58
CPUFRAC	regsclkctrl.h	/^        unsigned CPUFRAC     :  6;$/;"	m	struct:__anon41::__anon42
CPU_DATA_AS_ENABLE	regsclkctrl.h	/^        unsigned CPU_DATA_AS_ENABLE     :  1;$/;"	m	struct:__anon17::__anon18
CPU_INSTR_AS_ENABLE	regsclkctrl.h	/^        unsigned CPU_INSTR_AS_ENABLE    :  1;$/;"	m	struct:__anon17::__anon18
CPU_LIMIT	regsclkctrl.h	/^        unsigned CPU_LIMIT  :  2;$/;"	m	struct:__anon49::__anon50
CPU_STABLE	regsclkctrl.h	/^        unsigned CPU_STABLE  :  1;$/;"	m	struct:__anon41::__anon42
CP_SEL	regsclkctrl.h	/^        unsigned CP_SEL       :  2;$/;"	m	struct:__anon11::__anon12
CP_SEL	regsusbphy.h	/^        unsigned CP_SEL           :  2;$/;"	m	struct:__anon498::__anon499
CRYPTODCP	regsocotp.h	/^        unsigned CRYPTODCP        :  1;$/;"	m	struct:__anon300::__anon301
CRYPTODCP_ALT	regsocotp.h	/^        unsigned CRYPTODCP_ALT    :  1;$/;"	m	struct:__anon300::__anon301
CRYPTOKEY	regsocotp.h	/^        unsigned CRYPTOKEY        :  1;$/;"	m	struct:__anon300::__anon301
CRYPTOKEY_ALT	regsocotp.h	/^        unsigned CRYPTOKEY_ALT    :  1;$/;"	m	struct:__anon300::__anon301
CSP_BASE_REG_PA_APBH	mx233_base_regs.h	67;"	d
CSP_BASE_REG_PA_APBX	mx233_base_regs.h	75;"	d
CSP_BASE_REG_PA_AUDIOIN	mx233_base_regs.h	87;"	d
CSP_BASE_REG_PA_AUDIOOUT	mx233_base_regs.h	86;"	d
CSP_BASE_REG_PA_BCH	mx233_base_regs.h	69;"	d
CSP_BASE_REG_PA_CLKCTRL	mx233_base_regs.h	82;"	d
CSP_BASE_REG_PA_DCP	mx233_base_regs.h	76;"	d
CSP_BASE_REG_PA_DIGCTL	mx233_base_regs.h	73;"	d
CSP_BASE_REG_PA_DRAM	mx233_base_regs.h	101;"	d
CSP_BASE_REG_PA_DRI	mx233_base_regs.h	97;"	d
CSP_BASE_REG_PA_ECC8	mx233_base_regs.h	68;"	d
CSP_BASE_REG_PA_EMI	mx233_base_regs.h	74;"	d
CSP_BASE_REG_PA_GPMI	mx233_base_regs.h	70;"	d
CSP_BASE_REG_PA_I2C	mx233_base_regs.h	90;"	d
CSP_BASE_REG_PA_ICOLL	mx233_base_regs.h	66;"	d
CSP_BASE_REG_PA_IR	mx233_base_regs.h	98;"	d
CSP_BASE_REG_PA_LCDIF	mx233_base_regs.h	79;"	d
CSP_BASE_REG_PA_LRADC	mx233_base_regs.h	88;"	d
CSP_BASE_REG_PA_OCOTP	mx233_base_regs.h	78;"	d
CSP_BASE_REG_PA_PINCTRL	mx233_base_regs.h	72;"	d
CSP_BASE_REG_PA_POWER	mx233_base_regs.h	84;"	d
CSP_BASE_REG_PA_PWM	mx233_base_regs.h	92;"	d
CSP_BASE_REG_PA_PXP	mx233_base_regs.h	77;"	d
CSP_BASE_REG_PA_RTC	mx233_base_regs.h	91;"	d
CSP_BASE_REG_PA_SAIF1	mx233_base_regs.h	83;"	d
CSP_BASE_REG_PA_SAIF2	mx233_base_regs.h	85;"	d
CSP_BASE_REG_PA_SPDIF	mx233_base_regs.h	89;"	d
CSP_BASE_REG_PA_SSP1	mx233_base_regs.h	71;"	d
CSP_BASE_REG_PA_SSP2	mx233_base_regs.h	80;"	d
CSP_BASE_REG_PA_TIMROT	mx233_base_regs.h	93;"	d
CSP_BASE_REG_PA_TVENC	mx233_base_regs.h	81;"	d
CSP_BASE_REG_PA_UARTAPP0	mx233_base_regs.h	94;"	d
CSP_BASE_REG_PA_UARTAPP1	mx233_base_regs.h	95;"	d
CSP_BASE_REG_PA_UARTDBG	mx233_base_regs.h	96;"	d
CSP_BASE_REG_PA_USB	mx233_base_regs.h	100;"	d
CSP_BASE_REG_PA_USBPHY	mx233_base_regs.h	99;"	d
CSP_BITFMASK	soc_macros.h	24;"	d
CSP_BITFVAL	soc_macros.h	25;"	d
CS_MAP	regsdram.h	/^        unsigned CS_MAP                   :  4;$/;"	m	struct:__anon181::__anon182
CTRL	regspower.h	/^        unsigned CTRL    :  2;$/;"	m	struct:__anon440::__anon441
CTRLZ	uart.h	10;"	d
CTS	regsuartdbg.h	/^        unsigned CTS          :  1;$/;"	m	struct:__anon456::__anon457
CTSEN	regsuartdbg.h	/^        unsigned CTSEN        :  1;$/;"	m	struct:__anon466::__anon467
CTSMIC	regsuartdbg.h	/^        unsigned CTSMIC       :  1;$/;"	m	struct:__anon476::__anon477
CTSMIM	regsuartdbg.h	/^        unsigned CTSMIM       :  1;$/;"	m	struct:__anon470::__anon471
CTSMMIS	regsuartdbg.h	/^        unsigned CTSMMIS      :  1;$/;"	m	struct:__anon474::__anon475
CTSRMIS	regsuartdbg.h	/^        unsigned CTSRMIS      :  1;$/;"	m	struct:__anon472::__anon473
CUST0	regsocotp.h	/^        unsigned CUST0            :  1;$/;"	m	struct:__anon300::__anon301
CUST1	regsocotp.h	/^        unsigned CUST1            :  1;$/;"	m	struct:__anon300::__anon301
CUST2	regsocotp.h	/^        unsigned CUST2            :  1;$/;"	m	struct:__anon300::__anon301
CUST3	regsocotp.h	/^        unsigned CUST3            :  1;$/;"	m	struct:__anon300::__anon301
CUSTCAP	regsocotp.h	/^        unsigned CUSTCAP          :  1;$/;"	m	struct:__anon300::__anon301
CUSTCAP_SHADOW	regsocotp.h	/^        unsigned CUSTCAP_SHADOW   :  1;$/;"	m	struct:__anon300::__anon301
CYCLE_TIME	regslradc.h	/^        unsigned CYCLE_TIME         :  2;$/;"	m	struct:__anon264::__anon265
ClockDependentRegs	xldr.h	/^    hw_emi_ClockDependentRegs_t ClockDependentRegs;$/;"	m	struct:ddi_emi_vars_tag
DATA	regsocotp.h	/^        reg32_t DATA;$/;"	m	struct:__anon288::__anon289
DATA	regsuartdbg.h	/^        reg8_t DATA;$/;"	m	struct:__anon452::__anon453
DATA0	regsemi.h	/^        reg32_t DATA0;$/;"	m	struct:__anon249::__anon250
DATA1	regsemi.h	/^        reg32_t DATA1;$/;"	m	struct:__anon251::__anon252
DATA_ON_LRADC	regsusbphy.h	/^        unsigned DATA_ON_LRADC         :  1;$/;"	m	struct:__anon486::__anon487
DBG_ADDRESS	regsusbphy.h	/^        unsigned DBG_ADDRESS  :  4;$/;"	m	struct:__anon494::__anon495
DCC_RESYNC_ENABLE	regsclkctrl.h	/^        unsigned DCC_RESYNC_ENABLE  :  1;$/;"	m	struct:__anon31::__anon32
DCD	regsuartdbg.h	/^        unsigned DCD          :  1;$/;"	m	struct:__anon456::__anon457
DCDC4P2_BO_IRQ	regspower.h	/^        unsigned DCDC4P2_BO_IRQ           :  1;$/;"	m	struct:__anon414::__anon415
DCDC_4P2_BO	regspower.h	/^        unsigned DCDC_4P2_BO       :  1;$/;"	m	struct:__anon438::__anon439
DCDC_XFER	regspower.h	/^        unsigned DCDC_XFER             :  1;$/;"	m	struct:__anon416::__anon417
DCDMIC	regsuartdbg.h	/^        unsigned DCDMIC       :  1;$/;"	m	struct:__anon476::__anon477
DCDMIM	regsuartdbg.h	/^        unsigned DCDMIM       :  1;$/;"	m	struct:__anon470::__anon471
DCDMMIS	regsuartdbg.h	/^        unsigned DCDMMIS      :  1;$/;"	m	struct:__anon474::__anon475
DCDRMIS	regsuartdbg.h	/^        unsigned DCDRMIS      :  1;$/;"	m	struct:__anon472::__anon473
DCP_AS_ENABLE	regsclkctrl.h	/^        unsigned DCP_AS_ENABLE          :  1;$/;"	m	struct:__anon17::__anon18
DCP_BIST_CLKEN	regsdigctl.h	/^        unsigned DCP_BIST_CLKEN       :  1;$/;"	m	struct:__anon53::__anon54
DCP_BIST_DONE	regsdigctl.h	/^        unsigned DCP_BIST_DONE       :  1;$/;"	m	struct:__anon55::__anon56
DCP_BIST_FAIL	regsdigctl.h	/^        unsigned DCP_BIST_FAIL       :  1;$/;"	m	struct:__anon55::__anon56
DCP_BIST_PASS	regsdigctl.h	/^        unsigned DCP_BIST_PASS       :  1;$/;"	m	struct:__anon55::__anon56
DCP_BIST_START	regsdigctl.h	/^        unsigned DCP_BIST_START       :  1;$/;"	m	struct:__anon53::__anon54
DC_C	regspower.h	/^        unsigned DC_C            :  2;$/;"	m	struct:__anon436::__anon437
DC_FF	regspower.h	/^        unsigned DC_FF           :  3;$/;"	m	struct:__anon436::__anon437
DC_HALFCLK	regspower.h	/^        unsigned DC_HALFCLK       :  1;$/;"	m	struct:__anon418::__anon419
DC_OK	regspower.h	/^        unsigned DC_OK             :  1;$/;"	m	struct:__anon438::__anon439
DC_OK_IRQ	regspower.h	/^        unsigned DC_OK_IRQ                :  1;$/;"	m	struct:__anon414::__anon415
DC_R	regspower.h	/^        unsigned DC_R            :  4;$/;"	m	struct:__anon436::__anon437
DC_STOPCLK	regspower.h	/^        unsigned DC_STOPCLK       :  1;$/;"	m	struct:__anon418::__anon419
DDI_ADC_GROUP	xldr.h	92;"	d
DDI_ALARM_GROUP	xldr.h	94;"	d
DDI_AUDIOIN_GROUP	xldr.h	115;"	d
DDI_AUDIOOUT_GROUP	xldr.h	114;"	d
DDI_BCM_GROUP	xldr.h	101;"	d
DDI_CLOCKS_GROUP	xldr.h	103;"	d
DDI_DCP_GROUP	xldr.h	110;"	d
DDI_DISPLAY_GROUP	xldr.h	99;"	d
DDI_DRI_GROUP	xldr.h	102;"	d
DDI_EMI_DDR_MAX_NO_DCCRESYNC_FREQ_MHZ	xldr.h	211;"	d
DDI_EMI_GROUP	xldr.h	112;"	d
DDI_EMI_MAX_NUM_CHIP_SELECTS	xldr.h	191;"	d
DDI_ETM_GROUP	xldr.h	86;"	d
DDI_FM_TUNER_GROUP	xldr.h	96;"	d
DDI_GPIO_GROUP	xldr.h	98;"	d
DDI_GROUP	xldr.h	71;"	d
DDI_I2C_GROUP	xldr.h	88;"	d
DDI_LBA_NAND_GROUP	xldr.h	107;"	d
DDI_LCDIF_GROUP	xldr.h	91;"	d
DDI_LDL_GROUP	xldr.h	89;"	d
DDI_LED_GROUP	xldr.h	82;"	d
DDI_LRADC_GROUP	xldr.h	97;"	d
DDI_MEDIABUFMGR_GROUP	xldr.h	105;"	d
DDI_MEDIA_CACHE_GROUP	xldr.h	104;"	d
DDI_MMC_GROUP	xldr.h	109;"	d
DDI_NAND_GPMI_GROUP	xldr.h	108;"	d
DDI_NAND_GROUP	xldr.h	106;"	d
DDI_POWER_GROUP	xldr.h	111;"	d
DDI_POWER_VBUSVALID	xldr.h	/^    DDI_POWER_VBUSVALID,$/;"	e	enum:_ddi_power_5vDetection_t
DDI_POWER_VBUSVALID_WITH_POLLING	xldr.h	/^    DDI_POWER_VBUSVALID_WITH_POLLING    $/;"	e	enum:_ddi_power_5vDetection_t
DDI_POWER_VDD5V_GT_VDDIO	xldr.h	/^    DDI_POWER_VDD5V_GT_VDDIO,$/;"	e	enum:_ddi_power_5vDetection_t
DDI_PSWITCH_GROUP	xldr.h	100;"	d
DDI_PWM_OUTPUT_GROUP	xldr.h	84;"	d
DDI_RNG_GROUP	xldr.h	113;"	d
DDI_RTC_GROUP	xldr.h	93;"	d
DDI_SSP_GROUP	xldr.h	87;"	d
DDI_TIMER_GROUP	xldr.h	83;"	d
DDI_UARTAPP_GROUP	xldr.h	85;"	d
DDI_UART_DEBUG_GROUP	xldr.h	81;"	d
DDI_UART_GROUP	xldr.h	95;"	d
DDI_USB_GROUP	xldr.h	90;"	d
DEBUG_BAUD	bsp_cfg.h	122;"	d
DEBUG_DISABLE	regsdigctl.h	/^        unsigned DEBUG_DISABLE        :  1;$/;"	m	struct:__anon53::__anon54
DEBUG_INTERFACE_HOLD	regsusbphy.h	/^        unsigned DEBUG_INTERFACE_HOLD  :  1;$/;"	m	struct:__anon490::__anon491
DELAY	regslradc.h	/^        unsigned DELAY           : 11;$/;"	m	struct:__anon274::__anon275
DELAYED_ACTIVE	regsdigctl.h	/^        unsigned DELAYED_ACTIVE    :  4;$/;"	m	struct:__anon71::__anon72
DELAY_CLOCK	regslradc.h	/^        unsigned DELAY_CLOCK        :  1;$/;"	m	struct:__anon264::__anon265
DELAY_TIMING	regspower.h	/^        unsigned DELAY_TIMING  :  1;$/;"	m	struct:__anon432::__anon433
DEVPLUGIN_IRQ	regsusbphy.h	/^        unsigned DEVPLUGIN_IRQ         :  1;$/;"	m	struct:__anon486::__anon487
DEVPLUGIN_POLARITY	regsusbphy.h	/^        unsigned DEVPLUGIN_POLARITY    :  1;$/;"	m	struct:__anon486::__anon487
DEVPLUGIN_STATUS	regsusbphy.h	/^        unsigned DEVPLUGIN_STATUS         :  1;$/;"	m	struct:__anon488::__anon489
DF_HYST_THRESH	regspower.h	/^        unsigned DF_HYST_THRESH  :  1;$/;"	m	struct:__anon436::__anon437
DIG	regsclkctrl.h	/^        unsigned DIG    :  1;$/;"	m	struct:__anon47::__anon48
DIGCTL_MICROSECONDS	regs.h	154;"	d
DIGCTL_MICROSECONDS_CLR	regs.h	156;"	d
DIGCTL_MICROSECONDS_SET	regs.h	155;"	d
DIGCTL_MICROSECONDS_TOG	regs.h	157;"	d
DIGCTRL_CLK1M_GATE	regsclkctrl.h	/^        unsigned DIGCTRL_CLK1M_GATE  :  1;$/;"	m	struct:__anon21::__anon22
DIGITAL_TESTMODE	regsdigctl.h	/^        unsigned DIGITAL_TESTMODE     :  1;$/;"	m	struct:__anon53::__anon54
DIN	regspinctrl.h	/^        unsigned DIN     : 31;$/;"	m	struct:__anon374::__anon375
DIN	regspinctrl.h	/^        unsigned DIN  : 32;$/;"	m	struct:__anon372::__anon373
DIN	regspinctrl.h	/^        unsigned DIN  : 32;$/;"	m	struct:__anon376::__anon377
DISABLE_FET	regspower.h	/^        unsigned DISABLE_FET       :  1;$/;"	m	struct:__anon422::__anon423
DISABLE_FET	regspower.h	/^        unsigned DISABLE_FET       :  1;$/;"	m	struct:__anon424::__anon425
DISABLE_FET	regspower.h	/^        unsigned DISABLE_FET       :  1;$/;"	m	struct:__anon426::__anon427
DISABLE_STEPPING	regspower.h	/^        unsigned DISABLE_STEPPING  :  1;$/;"	m	struct:__anon422::__anon423
DISABLE_STEPPING	regspower.h	/^        unsigned DISABLE_STEPPING  :  1;$/;"	m	struct:__anon424::__anon425
DISABLE_STEPPING	regspower.h	/^        unsigned DISABLE_STEPPING  :  1;$/;"	m	struct:__anon426::__anon427
DISCARD	regslradc.h	/^        unsigned DISCARD            :  2;$/;"	m	struct:__anon264::__anon265
DISCONADJ	regsusbphy.h	/^        unsigned DISCONADJ  :  3;$/;"	m	struct:__anon484::__anon485
DIV	regsclkctrl.h	/^        unsigned DIV                    :  5;$/;"	m	struct:__anon17::__anon18
DIV	regsclkctrl.h	/^        unsigned DIV          :  6;$/;"	m	struct:__anon39::__anon40
DIV	regsclkctrl.h	/^        unsigned DIV          :  9;$/;"	m	struct:__anon25::__anon26
DIV	regsclkctrl.h	/^        unsigned DIV          : 10;$/;"	m	struct:__anon19::__anon20
DIV	regsclkctrl.h	/^        unsigned DIV          : 10;$/;"	m	struct:__anon27::__anon28
DIV	regsclkctrl.h	/^        unsigned DIV          : 12;$/;"	m	struct:__anon23::__anon24
DIV	regsclkctrl.h	/^        unsigned DIV          : 16;$/;"	m	struct:__anon35::__anon36
DIVIDE_BY_TWO	regslradc.h	/^        unsigned DIVIDE_BY_TWO         :  8;$/;"	m	struct:__anon262::__anon263
DIV_CPU	regsclkctrl.h	/^        unsigned DIV_CPU           :  6;$/;"	m	struct:__anon15::__anon16
DIV_CPU_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_CPU_FRAC_EN   :  1;$/;"	m	struct:__anon15::__anon16
DIV_EMI	regsclkctrl.h	/^        unsigned DIV_EMI            :  6;$/;"	m	struct:__anon31::__anon32
DIV_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_FRAC_EN            :  1;$/;"	m	struct:__anon17::__anon18
DIV_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_FRAC_EN  :  1;$/;"	m	struct:__anon19::__anon20
DIV_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_FRAC_EN  :  1;$/;"	m	struct:__anon23::__anon24
DIV_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_FRAC_EN  :  1;$/;"	m	struct:__anon25::__anon26
DIV_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_FRAC_EN  :  1;$/;"	m	struct:__anon27::__anon28
DIV_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_FRAC_EN  :  1;$/;"	m	struct:__anon35::__anon36
DIV_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_FRAC_EN  :  1;$/;"	m	struct:__anon39::__anon40
DIV_SEL	regsclkctrl.h	/^        unsigned DIV_SEL      :  2;$/;"	m	struct:__anon11::__anon12
DIV_SEL	regsusbphy.h	/^        unsigned DIV_SEL          :  2;$/;"	m	struct:__anon498::__anon499
DIV_UART	regsclkctrl.h	/^        unsigned DIV_UART            :  2;$/;"	m	struct:__anon21::__anon22
DIV_XTAL	regsclkctrl.h	/^        unsigned DIV_XTAL           :  4;$/;"	m	struct:__anon31::__anon32
DIV_XTAL	regsclkctrl.h	/^        unsigned DIV_XTAL          : 10;$/;"	m	struct:__anon15::__anon16
DIV_XTAL_FRAC_EN	regsclkctrl.h	/^        unsigned DIV_XTAL_FRAC_EN  :  1;$/;"	m	struct:__anon15::__anon16
DLLLOCKREG	regsdram.h	/^        unsigned DLLLOCKREG       :  1;$/;"	m	struct:__anon161::__anon162
DLL_BYPASS_MODE	regsdram.h	/^        unsigned DLL_BYPASS_MODE  :  1;$/;"	m	struct:__anon161::__anon162
DLL_DQS_DELAY_0	regsdram.h	/^        unsigned DLL_DQS_DELAY_0  :  7;$/;"	m	struct:__anon189::__anon190
DLL_DQS_DELAY_1	regsdram.h	/^        unsigned DLL_DQS_DELAY_1  :  7;$/;"	m	struct:__anon189::__anon190
DLL_DQS_DELAY_BYPASS_0	regsdram.h	/^        reg8_t DLL_DQS_DELAY_BYPASS_0;$/;"	m	struct:__anon191::__anon192
DLL_DQS_DELAY_BYPASS_1	regsdram.h	/^        reg8_t DLL_DQS_DELAY_BYPASS_1;$/;"	m	struct:__anon191::__anon192
DLL_INCREMENT	regsdram.h	/^        reg8_t DLL_INCREMENT;$/;"	m	struct:__anon187::__anon188
DLL_LOCK	regsdram.h	/^        reg8_t DLL_LOCK;$/;"	m	struct:__anon187::__anon188
DLL_RESET	regsemi.h	/^        unsigned DLL_RESET            :  1;$/;"	m	struct:__anon235::__anon236
DLL_SHIFT_RESET	regsemi.h	/^        unsigned DLL_SHIFT_RESET      :  1;$/;"	m	struct:__anon235::__anon236
DLL_START_POINT	regsdram.h	/^        reg8_t DLL_START_POINT;$/;"	m	struct:__anon187::__anon188
DM9000_BPTR	dm9000x.h	22;"	d
DM9000_CHIPR	dm9000x.h	46;"	d
DM9000_DATA	dm9000x.c	85;"	d	file:
DM9000_DBG	dm9000x.c	122;"	d	file:
DM9000_DBG	dm9000x.c	134;"	d	file:
DM9000_DMP_PACKET	dm9000x.c	123;"	d	file:
DM9000_DMP_PACKET	dm9000x.c	135;"	d	file:
DM9000_EPAR	dm9000x.h	26;"	d
DM9000_EPCR	dm9000x.h	25;"	d
DM9000_EPDRH	dm9000x.h	28;"	d
DM9000_EPDRL	dm9000x.h	27;"	d
DM9000_FCR	dm9000x.h	24;"	d
DM9000_FCTR	dm9000x.h	23;"	d
DM9000_GPCR	dm9000x.h	34;"	d
DM9000_GPR	dm9000x.h	35;"	d
DM9000_ID	dm9000x.h	7;"	d
DM9000_IMR	dm9000x.h	62;"	d
DM9000_IO	dm9000x.c	86;"	d	file:
DM9000_ISR	dm9000x.h	61;"	d
DM9000_MAR	dm9000x.h	32;"	d
DM9000_MRCMD	dm9000x.h	52;"	d
DM9000_MRCMDX	dm9000x.h	51;"	d
DM9000_MRRH	dm9000x.h	54;"	d
DM9000_MRRL	dm9000x.h	53;"	d
DM9000_MWCMD	dm9000x.h	56;"	d
DM9000_MWCMDX	dm9000x.h	55;"	d
DM9000_MWRH	dm9000x.h	58;"	d
DM9000_MWRL	dm9000x.h	57;"	d
DM9000_NCR	dm9000x.h	14;"	d
DM9000_NSR	dm9000x.h	15;"	d
DM9000_PAR	dm9000x.h	31;"	d
DM9000_PHY	dm9000x.h	49;"	d
DM9000_PIDH	dm9000x.h	44;"	d
DM9000_PIDL	dm9000x.h	43;"	d
DM9000_PKT_MAX	dm9000x.h	8;"	d
DM9000_PKT_RDY	dm9000x.h	9;"	d
DM9000_RCR	dm9000x.h	19;"	d
DM9000_ROCR	dm9000x.h	21;"	d
DM9000_RSR	dm9000x.h	20;"	d
DM9000_RWPAH	dm9000x.h	39;"	d
DM9000_RWPAL	dm9000x.h	38;"	d
DM9000_SMCR	dm9000x.h	47;"	d
DM9000_TCR	dm9000x.h	16;"	d
DM9000_TRPAH	dm9000x.h	37;"	d
DM9000_TRPAL	dm9000x.h	36;"	d
DM9000_TSR1	dm9000x.h	17;"	d
DM9000_TSR2	dm9000x.h	18;"	d
DM9000_TXPLH	dm9000x.h	60;"	d
DM9000_TXPLL	dm9000x.h	59;"	d
DM9000_VIDH	dm9000x.h	42;"	d
DM9000_VIDL	dm9000x.h	41;"	d
DM9000_WCR	dm9000x.h	29;"	d
DM9000_inb	dm9000x.c	172;"	d	file:
DM9000_inl	dm9000x.c	174;"	d	file:
DM9000_inw	dm9000x.c	173;"	d	file:
DM9000_ior	dm9000x.c	/^DM9000_ior(int reg)$/;"	f	file:
DM9000_iow	dm9000x.c	/^DM9000_iow(int reg, u8 value)$/;"	f	file:
DM9000_outb	dm9000x.c	169;"	d	file:
DM9000_outl	dm9000x.c	171;"	d	file:
DM9000_outw	dm9000x.c	170;"	d	file:
DMAONERR	regsuartdbg.h	/^        unsigned DMAONERR     :  1;$/;"	m	struct:__anon478::__anon479
DMA_CMD	regs.h	/^}DMA_CMD;$/;"	t	typeref:struct:_DMA_CMD
DOE	regspinctrl.h	/^        unsigned DOE     : 31;$/;"	m	struct:__anon380::__anon381
DOE	regspinctrl.h	/^        unsigned DOE  : 32;$/;"	m	struct:__anon378::__anon379
DOE	regspinctrl.h	/^        unsigned DOE  : 32;$/;"	m	struct:__anon382::__anon383
DONE	regsdigctl.h	/^        unsigned DONE              :  1;$/;"	m	struct:__anon79::__anon80
DONE	regsemi.h	/^        unsigned DONE   :  1;$/;"	m	struct:__anon241::__anon242
DOUBLE_FETS	regspower.h	/^        unsigned DOUBLE_FETS      :  1;$/;"	m	struct:__anon418::__anon419
DOUT	regspinctrl.h	/^        unsigned DOUT    : 31;$/;"	m	struct:__anon368::__anon369
DOUT	regspinctrl.h	/^        unsigned DOUT  : 32;$/;"	m	struct:__anon366::__anon367
DOUT	regspinctrl.h	/^        unsigned DOUT  : 32;$/;"	m	struct:__anon370::__anon371
DQS_OUT_SHIFT	regsdram.h	/^        unsigned DQS_OUT_SHIFT           :  7;$/;"	m	struct:__anon191::__anon192
DQS_OUT_SHIFT_BYPASS	regsdram.h	/^        reg8_t DQS_OUT_SHIFT_BYPASS;$/;"	m	struct:__anon191::__anon192
DRAM_HALTED	regsemi.h	/^        unsigned DRAM_HALTED         :  1;$/;"	m	struct:__anon237::__anon238
DRAM_PRESENT	regsemi.h	/^        unsigned DRAM_PRESENT        :  1;$/;"	m	struct:__anon237::__anon238
DRI_CLK24M_GATE	regsclkctrl.h	/^        unsigned DRI_CLK24M_GATE     :  1;$/;"	m	struct:__anon21::__anon22
DROPOUT_CTRL	regspower.h	/^        unsigned DROPOUT_CTRL   :  4;$/;"	m	struct:__anon430::__anon431
DRTY_SS	regsdigctl.h	/^        unsigned DRTY_SS   :  2;$/;"	m	struct:__anon113::__anon114
DSR	regsuartdbg.h	/^        unsigned DSR          :  1;$/;"	m	struct:__anon456::__anon457
DSRMIC	regsuartdbg.h	/^        unsigned DSRMIC       :  1;$/;"	m	struct:__anon476::__anon477
DSRMIM	regsuartdbg.h	/^        unsigned DSRMIM       :  1;$/;"	m	struct:__anon470::__anon471
DSRMMIS	regsuartdbg.h	/^        unsigned DSRMMIS      :  1;$/;"	m	struct:__anon474::__anon475
DSRRMIS	regsuartdbg.h	/^        unsigned DSRRMIS      :  1;$/;"	m	struct:__anon472::__anon473
DTAG_SS	regsdigctl.h	/^        unsigned DTAG_SS   :  2;$/;"	m	struct:__anon113::__anon114
DTR	regsuartdbg.h	/^        unsigned DTR          :  1;$/;"	m	struct:__anon466::__anon467
DWORD	xldr.h	/^typedef unsigned int DWORD;$/;"	t
D_CAL	regsusbphy.h	/^        unsigned D_CAL                  :  4;$/;"	m	struct:__anon482::__anon483
DetectionMethod	xldr.c	/^static hw_power_5vDetection_t DetectionMethod;$/;"	v	file:
DramReg12	xldr.h	/^    unsigned int DramReg12;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg13	xldr.h	/^    unsigned int DramReg13;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg15	xldr.h	/^    unsigned int DramReg15;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg17	xldr.h	/^    unsigned int DramReg17;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg18	xldr.h	/^    unsigned int DramReg18;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg19	xldr.h	/^    unsigned int DramReg19;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg20	xldr.h	/^    unsigned int DramReg20;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg21	xldr.h	/^    unsigned int DramReg21;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg26	xldr.h	/^    unsigned int DramReg26;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg32	xldr.h	/^    unsigned int DramReg32;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg33	xldr.h	/^    unsigned int DramReg33;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg34	xldr.h	/^    unsigned int DramReg34;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg4	xldr.h	/^    unsigned int DramReg4;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg40	xldr.h	/^    unsigned int DramReg40;$/;"	m	struct:hw_emi_ClockDependentRegs
DramReg7	xldr.h	/^    unsigned int DramReg7;$/;"	m	struct:hw_emi_ClockDependentRegs
EC	regsuartdbg.h	/^        unsigned EC           :  4;$/;"	m	struct:__anon454::__anon455
EMIFRAC	regsclkctrl.h	/^        unsigned EMIFRAC     :  6;$/;"	m	struct:__anon41::__anon42
EMI_128MB_DRAM	xldr.h	/^    EMI_128MB_DRAM = 128,$/;"	e	enum:__anon504
EMI_16MB_DRAM	xldr.h	/^    EMI_16MB_DRAM = 16,$/;"	e	enum:__anon504
EMI_256MB_DRAM	xldr.h	/^    EMI_256MB_DRAM = 256,$/;"	e	enum:__anon504
EMI_2MB_DRAM	xldr.h	/^    EMI_2MB_DRAM = 2,$/;"	e	enum:__anon504
EMI_32MB_DRAM	xldr.h	/^    EMI_32MB_DRAM = 32,$/;"	e	enum:__anon504
EMI_4MB_DRAM	xldr.h	/^    EMI_4MB_DRAM = 4,$/;"	e	enum:__anon504
EMI_512MB_DRAM	xldr.h	/^    EMI_512MB_DRAM = 512,$/;"	e	enum:__anon504
EMI_64MB_DRAM	xldr.h	/^    EMI_64MB_DRAM = 64,$/;"	e	enum:__anon504
EMI_8MB_DRAM	xldr.h	/^    EMI_8MB_DRAM = 8,$/;"	e	enum:__anon504
EMI_CLK_120MHz	xldr.h	/^    EMI_CLK_120MHz = 120,$/;"	e	enum:__anon500
EMI_CLK_133MHz	xldr.h	/^    EMI_CLK_133MHz = 133,$/;"	e	enum:__anon500
EMI_CLK_151MHz	xldr.h	/^    EMI_CLK_151MHz = 151,$/;"	e	enum:__anon500
EMI_CLK_160MHz	xldr.h	/^    EMI_CLK_160MHz = 160$/;"	e	enum:__anon500
EMI_CLK_24MHz	xldr.h	/^    EMI_CLK_24MHz = 24,$/;"	e	enum:__anon500
EMI_CLK_48MHz	xldr.h	/^    EMI_CLK_48MHz = 48,$/;"	e	enum:__anon500
EMI_CLK_60MHz	xldr.h	/^    EMI_CLK_60MHz = 60,$/;"	e	enum:__anon500
EMI_CLK_6MHz	xldr.h	/^    EMI_CLK_6MHz = 6,$/;"	e	enum:__anon500
EMI_CLK_96MHz	xldr.h	/^    EMI_CLK_96MHz = 96,$/;"	e	enum:__anon500
EMI_CLK_OFF	xldr.h	/^    EMI_CLK_OFF = 0,$/;"	e	enum:__anon500
EMI_DEV_DDR1	xldr.h	/^    EMI_DEV_DDR1    $/;"	e	enum:_hw_emi_MemType_t
EMI_DEV_MOBILE_DDR	xldr.h	/^    EMI_DEV_MOBILE_DDR,$/;"	e	enum:_hw_emi_MemType_t
EMI_DEV_MOBILE_SDRAM	xldr.h	/^    EMI_DEV_MOBILE_SDRAM,$/;"	e	enum:_hw_emi_MemType_t
EMI_DEV_NOR	xldr.h	/^    EMI_DEV_NOR,$/;"	e	enum:_hw_emi_MemType_t
EMI_DEV_SDRAM	xldr.h	/^    EMI_DEV_SDRAM,$/;"	e	enum:_hw_emi_MemType_t
EMI_PIN_DRIVE_ADDRESS	xldr.h	196;"	d
EMI_PIN_DRIVE_CHIP_ENABLE	xldr.h	198;"	d
EMI_PIN_DRIVE_CLOCK	xldr.h	199;"	d
EMI_PIN_DRIVE_CONTROL	xldr.h	200;"	d
EMI_PIN_DRIVE_DATA	xldr.h	197;"	d
EMI_STABLE	regsclkctrl.h	/^        unsigned EMI_STABLE  :  1;$/;"	m	struct:__anon41::__anon42
EMRS1_DATA	regsdram.h	/^        unsigned EMRS1_DATA    : 13;$/;"	m	struct:__anon229::__anon230
EMRS2_DATA_0	regsdram.h	/^        unsigned EMRS2_DATA_0  : 13;$/;"	m	struct:__anon229::__anon230
EMRS2_DATA_1	regsdram.h	/^        unsigned EMRS2_DATA_1  : 13;$/;"	m	struct:__anon231::__anon232
EMRS2_DATA_2	regsdram.h	/^        unsigned EMRS2_DATA_2  : 13;$/;"	m	struct:__anon231::__anon232
EMRS2_DATA_3	regsdram.h	/^        unsigned EMRS2_DATA_3  : 13;$/;"	m	struct:__anon233::__anon234
ENABLE_4P2	regspower.h	/^        unsigned ENABLE_4P2     :  1;$/;"	m	struct:__anon430::__anon431
ENABLE_CHARGER_RESISTORS	regspower.h	/^        unsigned ENABLE_CHARGER_RESISTORS  :  1;$/;"	m	struct:__anon420::__anon421
ENABLE_DCDC	regspower.h	/^        unsigned ENABLE_DCDC           :  1;$/;"	m	struct:__anon416::__anon417
ENABLE_DCDC	regspower.h	/^        unsigned ENABLE_DCDC    :  1;$/;"	m	struct:__anon430::__anon431
ENABLE_FAULT_DETECT	regspower.h	/^        unsigned ENABLE_FAULT_DETECT       :  1;$/;"	m	struct:__anon420::__anon421
ENABLE_ILIMIT	regspower.h	/^        unsigned ENABLE_ILIMIT    :  1;$/;"	m	struct:__anon428::__anon429
ENABLE_LINREG	regspower.h	/^        unsigned ENABLE_LINREG     :  1;$/;"	m	struct:__anon422::__anon423
ENABLE_LINREG	regspower.h	/^        unsigned ENABLE_LINREG     :  1;$/;"	m	struct:__anon424::__anon425
ENABLE_LINREG	regspower.h	/^        unsigned ENABLE_LINREG    :  1;$/;"	m	struct:__anon428::__anon429
ENABLE_LINREG_ILIMIT	regspower.h	/^        unsigned ENABLE_LINREG_ILIMIT  :  1;$/;"	m	struct:__anon416::__anon417
ENABLE_LOAD	regspower.h	/^        unsigned ENABLE_LOAD               :  1;$/;"	m	struct:__anon420::__anon421
ENABLE_OSC	regspower.h	/^        unsigned ENABLE_OSC       :  1;$/;"	m	struct:__anon418::__anon419
ENABLE_QUICK_SREFRESH	regsdram.h	/^        unsigned ENABLE_QUICK_SREFRESH  :  1;$/;"	m	struct:__anon225::__anon226
ENDEVPLUGINDETECT	regsusbphy.h	/^        unsigned ENDEVPLUGINDETECT     :  1;$/;"	m	struct:__anon486::__anon487
ENHOSTDISCONDETECT	regsusbphy.h	/^        unsigned ENHOSTDISCONDETECT    :  1;$/;"	m	struct:__anon486::__anon487
ENHSTPULLDOWN	regsusbphy.h	/^        unsigned ENHSTPULLDOWN         :  2;$/;"	m	struct:__anon490::__anon491
ENIRQBATT_BO	regspower.h	/^        unsigned ENIRQBATT_BO             :  1;$/;"	m	struct:__anon414::__anon415
ENIRQDEVPLUGIN	regsusbphy.h	/^        unsigned ENIRQDEVPLUGIN        :  1;$/;"	m	struct:__anon486::__anon487
ENIRQHOSTDISCON	regsusbphy.h	/^        unsigned ENIRQHOSTDISCON       :  1;$/;"	m	struct:__anon486::__anon487
ENIRQRESUMEDETECT	regsusbphy.h	/^        unsigned ENIRQRESUMEDETECT     :  1;$/;"	m	struct:__anon486::__anon487
ENIRQ_DCDC4P2_BO	regspower.h	/^        unsigned ENIRQ_DCDC4P2_BO         :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_DC_OK	regspower.h	/^        unsigned ENIRQ_DC_OK              :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_PSWITCH	regspower.h	/^        unsigned ENIRQ_PSWITCH            :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_VBUS_VALID	regspower.h	/^        unsigned ENIRQ_VBUS_VALID         :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_VDD5V_DROOP	regspower.h	/^        unsigned ENIRQ_VDD5V_DROOP        :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_VDD5V_GT_VDDIO	regspower.h	/^        unsigned ENIRQ_VDD5V_GT_VDDIO     :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_VDDA_BO	regspower.h	/^        unsigned ENIRQ_VDDA_BO            :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_VDDD_BO	regspower.h	/^        unsigned ENIRQ_VDDD_BO            :  1;$/;"	m	struct:__anon414::__anon415
ENIRQ_VDDIO_BO	regspower.h	/^        unsigned ENIRQ_VDDIO_BO           :  1;$/;"	m	struct:__anon414::__anon415
ENOTGIDDETECT	regsusbphy.h	/^        unsigned ENOTGIDDETECT         :  1;$/;"	m	struct:__anon486::__anon487
ENSQUELCHRESET	regsusbphy.h	/^        unsigned ENSQUELCHRESET        :  1;$/;"	m	struct:__anon490::__anon491
ENTAILADJVD	regsusbphy.h	/^        unsigned ENTAILADJVD  :  2;$/;"	m	struct:__anon494::__anon495
ENTX2RXCOUNT	regsusbphy.h	/^        unsigned ENTX2RXCOUNT          :  1;$/;"	m	struct:__anon490::__anon491
ENTX2TX	regsusbphy.h	/^        unsigned ENTX2TX      :  1;$/;"	m	struct:__anon494::__anon495
ENVADJ	regsusbphy.h	/^        unsigned ENVADJ     :  3;$/;"	m	struct:__anon484::__anon485
EN_BATADJ	regspower.h	/^        unsigned EN_BATADJ        :  1;$/;"	m	struct:__anon442::__anon443
EN_CM_HYST	regspower.h	/^        unsigned EN_CM_HYST      :  1;$/;"	m	struct:__anon436::__anon437
EN_DC_PFM	regspower.h	/^        unsigned EN_DC_PFM        :  1;$/;"	m	struct:__anon418::__anon419
EN_DF_HYST	regspower.h	/^        unsigned EN_DF_HYST      :  1;$/;"	m	struct:__anon436::__anon437
EN_LOWPOWER_MODE	regsdram.h	/^        unsigned EN_LOWPOWER_MODE  :  1;$/;"	m	struct:__anon163::__anon164
EN_RCSCALE	regspower.h	/^        unsigned EN_RCSCALE      :  2;$/;"	m	struct:__anon436::__anon437
EN_USB_CLKS	regsclkctrl.h	/^        unsigned EN_USB_CLKS  :  1;$/;"	m	struct:__anon11::__anon12
EN_USB_CLKS	regsusbphy.h	/^        unsigned EN_USB_CLKS      :  1;$/;"	m	struct:__anon498::__anon499
EOT	uart.h	6;"	d
EPCR_EPOS_EE	dm9000x.h	113;"	d
EPCR_EPOS_PHY	dm9000x.h	112;"	d
EPCR_ERPRR	dm9000x.h	114;"	d
EPCR_ERPRW	dm9000x.h	115;"	d
EPCR_ERRE	dm9000x.h	116;"	d
EPS	regsuartdbg.h	/^        unsigned EPS          :  1;$/;"	m	struct:__anon464::__anon465
ERROR0	regsocotp.h	/^        unsigned ERROR0          :  1;$/;"	m	struct:__anon286::__anon287
ERROR_DDI_ADC_GROUP	xldr.h	128;"	d
ERROR_DDI_ALARM_GROUP	xldr.h	130;"	d
ERROR_DDI_BCM_GROUP	xldr.h	136;"	d
ERROR_DDI_CLOCKS_GROUP	xldr.h	138;"	d
ERROR_DDI_DCP_GROUP	xldr.h	145;"	d
ERROR_DDI_DISPLAY_GROUP	xldr.h	134;"	d
ERROR_DDI_DRI_GROUP	xldr.h	137;"	d
ERROR_DDI_EMI_64MB_PER_CHIP_SELCT_MAXIMUM	xldr.h	160;"	d
ERROR_DDI_EMI_ENTER_SELF_REFRESH_TIMEOUT	xldr.h	155;"	d
ERROR_DDI_EMI_EXIT_SELF_REFRESH_TIMEOUT	xldr.h	156;"	d
ERROR_DDI_EMI_GROUP	xldr.h	147;"	d
ERROR_DDI_EMI_NO_CHIP_SELECT_WAS_SELECTED	xldr.h	158;"	d
ERROR_DDI_EMI_ONLY_2_CHIP_SELECTS_SUPPORTED	xldr.h	159;"	d
ERROR_DDI_EMI_RESYNC_TIMEOUT	xldr.h	157;"	d
ERROR_DDI_EMI_SDRAM_NOT_SUPPORTED	xldr.h	154;"	d
ERROR_DDI_EMI_SDRAM_TYPE_NOT_SUPPORTED	xldr.h	163;"	d
ERROR_DDI_EMI_UNEXPECTED_OBJECT_LOCATION	xldr.h	161;"	d
ERROR_DDI_EMI_UNEXPECTED_OBJECT_SIZE	xldr.h	162;"	d
ERROR_DDI_ETM_GROUP	xldr.h	122;"	d
ERROR_DDI_FM_TUNER_GROUP	xldr.h	131;"	d
ERROR_DDI_GPIO_GROUP	xldr.h	133;"	d
ERROR_DDI_I2C_GROUP	xldr.h	124;"	d
ERROR_DDI_LBA_NAND_GROUP	xldr.h	142;"	d
ERROR_DDI_LCDIF_GROUP	xldr.h	127;"	d
ERROR_DDI_LDL_GROUP	xldr.h	125;"	d
ERROR_DDI_LED_GROUP	xldr.h	119;"	d
ERROR_DDI_LRADC_GROUP	xldr.h	132;"	d
ERROR_DDI_MEDIABUFMGR_GROUP	xldr.h	140;"	d
ERROR_DDI_MEDIA_CACHE_GROUP	xldr.h	139;"	d
ERROR_DDI_MMC_GROUP	xldr.h	144;"	d
ERROR_DDI_NAND_GPMI_GROUP	xldr.h	143;"	d
ERROR_DDI_NAND_GROUP	xldr.h	141;"	d
ERROR_DDI_POWER_GROUP	xldr.h	146;"	d
ERROR_DDI_PSWITCH_GROUP	xldr.h	135;"	d
ERROR_DDI_PWM_OUTPUT_GROUP	xldr.h	121;"	d
ERROR_DDI_RNG_GROUP	xldr.h	148;"	d
ERROR_DDI_RTC_GROUP	xldr.h	129;"	d
ERROR_DDI_SSP_GROUP	xldr.h	123;"	d
ERROR_DDI_TIMER_GROUP	xldr.h	120;"	d
ERROR_DDI_UARTAPP_GROUP	xldr.h	118;"	d
ERROR_DDI_UART_DEBUG_GROUP	xldr.h	117;"	d
ERROR_DDI_UART_GROUP	xldr.h	149;"	d
ERROR_DDI_USB_GROUP	xldr.h	126;"	d
ERROR_HW_CLKCTRL_CLK_DIV_BUSY	xldr.h	178;"	d
ERROR_HW_CLKCTRL_CLK_GATED	xldr.h	179;"	d
ERROR_HW_CLKCTRL_DIV_BY_ZERO	xldr.h	177;"	d
ERROR_HW_CLKCTRL_INVALID_CP_VALUE	xldr.h	175;"	d
ERROR_HW_CLKCTRL_INVALID_DIV_VALUE	xldr.h	176;"	d
ERROR_HW_CLKCTRL_INVALID_GATE_VALUE	xldr.h	185;"	d
ERROR_HW_CLKCTRL_INVALID_LFR_VALUE	xldr.h	174;"	d
ERROR_HW_CLKCTRL_INVALID_PARAM	xldr.h	186;"	d
ERROR_HW_CLKCTRL_REF_CLK_GATED	xldr.h	180;"	d
ERROR_HW_CLKCTRL_REF_CPU_GATED	xldr.h	181;"	d
ERROR_HW_CLKCTRL_REF_EMI_GATED	xldr.h	182;"	d
ERROR_HW_CLKCTRL_REF_IO_GATED	xldr.h	183;"	d
ERROR_HW_CLKCTRL_REF_PIX_GATED	xldr.h	184;"	d
ERROR_HW_CLKCTRL_UNSUPPORTED_AUTOSLOW_COMPONENT	xldr.h	187;"	d
ERROR_HW_CLOCKS_GENERAL	xldr.h	166;"	d
ERROR_HW_CLOCKS_GROUP	xldr.h	80;"	d
ERROR_HW_CLOCKS_INVALID_AUTOSLOW_DIV	xldr.h	171;"	d
ERROR_HW_CLOCKS_SET_HCLK_TIMEOUT	xldr.h	168;"	d
ERROR_HW_CLOCKS_SET_PCLK_TIMEOUT	xldr.h	167;"	d
ERROR_HW_CLOCKS_SET_PLL_FREQ_TIMEOUT	xldr.h	170;"	d
ERROR_HW_CLOCKS_SET_XCLK_TIMEOUT	xldr.h	169;"	d
ERROR_HW_PLL_GENERAL	xldr.h	164;"	d
ERROR_HW_PLL_GROUP	xldr.h	152;"	d
ERROR_MASK	xldr.h	66;"	d
EXTENDED_MODE_REGISTER_VALUE	xldr.h	202;"	d
EXTREG16	soc_macros.h	56;"	d
EXTREG32	soc_macros.h	63;"	d
EXTREG8	soc_macros.h	49;"	d
EXT_EN0	regslradc.h	/^        unsigned EXT_EN0               :  1;$/;"	m	struct:__anon262::__anon263
EXT_EN1	regslradc.h	/^        unsigned EXT_EN1               :  1;$/;"	m	struct:__anon262::__anon263
EmiClkSpeedState	xldr.h	/^    hw_emi_ClockState_t EmiClkSpeedState;$/;"	m	struct:ddi_emi_vars_tag
FAIL	regsdigctl.h	/^        unsigned FAIL              :  1;$/;"	m	struct:__anon79::__anon80
FAILADDR00	regsdigctl.h	/^        unsigned FAILADDR00  : 13;$/;"	m	struct:__anon97::__anon98
FAILADDR01	regsdigctl.h	/^        unsigned FAILADDR01  : 13;$/;"	m	struct:__anon97::__anon98
FAILADDR10	regsdigctl.h	/^        unsigned FAILADDR10  : 13;$/;"	m	struct:__anon99::__anon100
FAILADDR11	regsdigctl.h	/^        unsigned FAILADDR11  : 13;$/;"	m	struct:__anon99::__anon100
FAILADDR20	regsdigctl.h	/^        unsigned FAILADDR20  : 13;$/;"	m	struct:__anon101::__anon102
FAILADDR21	regsdigctl.h	/^        unsigned FAILADDR21  : 13;$/;"	m	struct:__anon101::__anon102
FAILADDR30	regsdigctl.h	/^        unsigned FAILADDR30  : 13;$/;"	m	struct:__anon103::__anon104
FAILADDR31	regsdigctl.h	/^        unsigned FAILADDR31  : 13;$/;"	m	struct:__anon103::__anon104
FAILDATA00	regsdigctl.h	/^        reg32_t FAILDATA00;$/;"	m	struct:__anon81::__anon82
FAILDATA01	regsdigctl.h	/^        reg32_t FAILDATA01;$/;"	m	struct:__anon83::__anon84
FAILDATA10	regsdigctl.h	/^        reg32_t FAILDATA10;$/;"	m	struct:__anon85::__anon86
FAILDATA11	regsdigctl.h	/^        reg32_t FAILDATA11;$/;"	m	struct:__anon87::__anon88
FAILDATA20	regsdigctl.h	/^        reg32_t FAILDATA20;$/;"	m	struct:__anon89::__anon90
FAILDATA21	regsdigctl.h	/^        reg32_t FAILDATA21;$/;"	m	struct:__anon91::__anon92
FAILDATA30	regsdigctl.h	/^        reg32_t FAILDATA30;$/;"	m	struct:__anon93::__anon94
FAILDATA31	regsdigctl.h	/^        reg32_t FAILDATA31;$/;"	m	struct:__anon95::__anon96
FAILSTATE00	regsdigctl.h	/^        unsigned FAILSTATE00  :  4;$/;"	m	struct:__anon105::__anon106
FAILSTATE01	regsdigctl.h	/^        unsigned FAILSTATE01  :  4;$/;"	m	struct:__anon105::__anon106
FAILSTATE10	regsdigctl.h	/^        unsigned FAILSTATE10  :  4;$/;"	m	struct:__anon105::__anon106
FAILSTATE11	regsdigctl.h	/^        unsigned FAILSTATE11  :  4;$/;"	m	struct:__anon105::__anon106
FAILSTATE20	regsdigctl.h	/^        unsigned FAILSTATE20  :  4;$/;"	m	struct:__anon107::__anon108
FAILSTATE21	regsdigctl.h	/^        unsigned FAILSTATE21  :  4;$/;"	m	struct:__anon107::__anon108
FAILSTATE30	regsdigctl.h	/^        unsigned FAILSTATE30  :  4;$/;"	m	struct:__anon107::__anon108
FAILSTATE31	regsdigctl.h	/^        unsigned FAILSTATE31  :  4;$/;"	m	struct:__anon107::__anon108
FALSE	xldr.h	68;"	d
FAST_WRITE	regsdram.h	/^        unsigned FAST_WRITE        :  1;$/;"	m	struct:__anon163::__anon164
FCTR_HWOT	dm9000x.h	118;"	d
FCTR_LWOT	dm9000x.h	119;"	d
FE	regsuartdbg.h	/^        unsigned FE           :  1;$/;"	m	struct:__anon452::__anon453
FE	regsuartdbg.h	/^        unsigned FE           :  1;$/;"	m	struct:__anon454::__anon455
FEIC	regsuartdbg.h	/^        unsigned FEIC         :  1;$/;"	m	struct:__anon476::__anon477
FEIM	regsuartdbg.h	/^        unsigned FEIM         :  1;$/;"	m	struct:__anon470::__anon471
FEMIS	regsuartdbg.h	/^        unsigned FEMIS        :  1;$/;"	m	struct:__anon474::__anon475
FEN	regsuartdbg.h	/^        unsigned FEN          :  1;$/;"	m	struct:__anon464::__anon465
FERIS	regsuartdbg.h	/^        unsigned FERIS        :  1;$/;"	m	struct:__anon472::__anon473
FIFO_BREAK_ERROR	regsuartdbg.h	1641;"	d
FIFO_ERROR	regsuartdbg.h	1643;"	d
FIFO_FRAME_ERROR	regsuartdbg.h	1639;"	d
FIFO_OVERRUN_ERROR	regsuartdbg.h	1642;"	d
FIFO_PARITY_ERROR	regsuartdbg.h	1640;"	d
FILT_CLK24M_GATE	regsclkctrl.h	/^        unsigned FILT_CLK24M_GATE    :  1;$/;"	m	struct:__anon21::__anon22
FORCE_ANALOG_PWDN	regslradc.h	/^        unsigned FORCE_ANALOG_PWDN  :  1;$/;"	m	struct:__anon264::__anon265
FORCE_ANALOG_PWUP	regslradc.h	/^        unsigned FORCE_ANALOG_PWUP  :  1;$/;"	m	struct:__anon264::__anon265
FORCE_LOCK	regsclkctrl.h	/^        unsigned FORCE_LOCK  :  1;$/;"	m	struct:__anon13::__anon14
FREQSEL	regspower.h	/^        unsigned FREQSEL       :  3;$/;"	m	struct:__anon432::__anon433
GET_UARTDBG_BAUD_DIVFRAC	bsp_cfg.h	127;"	d
GET_UARTDBG_BAUD_DIVFRAC	xldr.h	207;"	d
GET_UARTDBG_BAUD_DIVINT	bsp_cfg.h	126;"	d
GET_UARTDBG_BAUD_DIVINT	xldr.h	206;"	d
GPCR_GPIO0_OUT	dm9000x.h	136;"	d
GPR_PHY_PWROFF	dm9000x.h	138;"	d
HALF_FETS	regspower.h	/^        unsigned HALF_FETS        :  1;$/;"	m	struct:__anon418::__anon419
HEADROOM_ADJ	regspower.h	/^        unsigned HEADROOM_ADJ          :  3;$/;"	m	struct:__anon416::__anon417
HIGH_PRIORITY_WRITE	regsemi.h	/^        unsigned HIGH_PRIORITY_WRITE  :  3;$/;"	m	struct:__anon235::__anon236
HIGH_TIME	regslradc.h	/^        unsigned HIGH_TIME          :  2;$/;"	m	struct:__anon264::__anon265
HOSTDISCONDETECT_IRQ	regsusbphy.h	/^        unsigned HOSTDISCONDETECT_IRQ  :  1;$/;"	m	struct:__anon486::__anon487
HOSTDISCONDETECT_STATUS	regsusbphy.h	/^        unsigned HOSTDISCONDETECT_STATUS  :  1;$/;"	m	struct:__anon488::__anon489
HOST_FORCE_LS_SE0	regsusbphy.h	/^        unsigned HOST_FORCE_LS_SE0     :  1;$/;"	m	struct:__anon486::__anon487
HOST_RESUME_DEBUG	regsusbphy.h	/^        unsigned HOST_RESUME_DEBUG     :  1;$/;"	m	struct:__anon490::__anon491
HSTPULLDOWN	regsusbphy.h	/^        unsigned HSTPULLDOWN           :  2;$/;"	m	struct:__anon490::__anon491
HWSW	regsocotp.h	/^        unsigned HWSW             :  1;$/;"	m	struct:__anon300::__anon301
HWSW_SHADOW	regsocotp.h	/^        unsigned HWSW_SHADOW      :  1;$/;"	m	struct:__anon300::__anon301
HWSW_SHADOW_ALT	regsocotp.h	/^        unsigned HWSW_SHADOW_ALT  :  1;$/;"	m	struct:__anon300::__anon301
HW_APBH_CTRL0	regs.h	253;"	d
HW_APBH_CTRL0_CLKGATE	regs.h	259;"	d
HW_APBH_CTRL0_CLR	regs.h	255;"	d
HW_APBH_CTRL0_SET	regs.h	254;"	d
HW_APBH_CTRL0_SFTRST	regs.h	258;"	d
HW_APBH_CTRL0_TOG	regs.h	256;"	d
HW_APBH_CTRL1	regs.h	262;"	d
HW_APBH_CTRL1_CLR	regs.h	264;"	d
HW_APBH_CTRL1_IRQ	regs.h	267;"	d
HW_APBH_CTRL1_SET	regs.h	263;"	d
HW_APBH_CTRL1_TOG	regs.h	265;"	d
HW_CLKCTRL_CLKSEQ	regs.h	394;"	d
HW_CLKCTRL_CLKSEQ	regsclkctrl.h	1823;"	d
HW_CLKCTRL_CLKSEQ_ADDR	regsclkctrl.h	1817;"	d
HW_CLKCTRL_CLKSEQ_BYPASS_CPU	regs.h	399;"	d
HW_CLKCTRL_CLKSEQ_BYPASS_GPMI	regs.h	400;"	d
HW_CLKCTRL_CLKSEQ_CLR	regs.h	396;"	d
HW_CLKCTRL_CLKSEQ_CLR	regsclkctrl.h	1827;"	d
HW_CLKCTRL_CLKSEQ_CLR_ADDR	regsclkctrl.h	1819;"	d
HW_CLKCTRL_CLKSEQ_RD	regsclkctrl.h	1824;"	d
HW_CLKCTRL_CLKSEQ_SET	regs.h	395;"	d
HW_CLKCTRL_CLKSEQ_SET	regsclkctrl.h	1826;"	d
HW_CLKCTRL_CLKSEQ_SET_ADDR	regsclkctrl.h	1818;"	d
HW_CLKCTRL_CLKSEQ_TOG	regs.h	397;"	d
HW_CLKCTRL_CLKSEQ_TOG	regsclkctrl.h	1828;"	d
HW_CLKCTRL_CLKSEQ_TOG_ADDR	regsclkctrl.h	1820;"	d
HW_CLKCTRL_CLKSEQ_WR	regsclkctrl.h	1825;"	d
HW_CLKCTRL_CPU	regs.h	378;"	d
HW_CLKCTRL_CPU	regsclkctrl.h	270;"	d
HW_CLKCTRL_CPU_ADDR	regsclkctrl.h	264;"	d
HW_CLKCTRL_CPU_CLR	regs.h	380;"	d
HW_CLKCTRL_CPU_CLR	regsclkctrl.h	274;"	d
HW_CLKCTRL_CPU_CLR_ADDR	regsclkctrl.h	266;"	d
HW_CLKCTRL_CPU_DIV_MASK	regs.h	383;"	d
HW_CLKCTRL_CPU_RD	regsclkctrl.h	271;"	d
HW_CLKCTRL_CPU_SET	regs.h	379;"	d
HW_CLKCTRL_CPU_SET	regsclkctrl.h	273;"	d
HW_CLKCTRL_CPU_SET_ADDR	regsclkctrl.h	265;"	d
HW_CLKCTRL_CPU_TOG	regs.h	381;"	d
HW_CLKCTRL_CPU_TOG	regsclkctrl.h	275;"	d
HW_CLKCTRL_CPU_TOG_ADDR	regsclkctrl.h	267;"	d
HW_CLKCTRL_CPU_WR	regsclkctrl.h	272;"	d
HW_CLKCTRL_EMI	regsclkctrl.h	1101;"	d
HW_CLKCTRL_EMI_ADDR	regsclkctrl.h	1098;"	d
HW_CLKCTRL_EMI_CLR	regsclkctrl.h	1105;"	d
HW_CLKCTRL_EMI_RD	regsclkctrl.h	1102;"	d
HW_CLKCTRL_EMI_SET	regsclkctrl.h	1104;"	d
HW_CLKCTRL_EMI_TOG	regsclkctrl.h	1106;"	d
HW_CLKCTRL_EMI_WR	regsclkctrl.h	1103;"	d
HW_CLKCTRL_ETM	regsclkctrl.h	1495;"	d
HW_CLKCTRL_ETM_ADDR	regsclkctrl.h	1492;"	d
HW_CLKCTRL_ETM_CLR	regsclkctrl.h	1499;"	d
HW_CLKCTRL_ETM_RD	regsclkctrl.h	1496;"	d
HW_CLKCTRL_ETM_SET	regsclkctrl.h	1498;"	d
HW_CLKCTRL_ETM_TOG	regsclkctrl.h	1500;"	d
HW_CLKCTRL_ETM_WR	regsclkctrl.h	1497;"	d
HW_CLKCTRL_FRAC	regs.h	364;"	d
HW_CLKCTRL_FRAC	regsclkctrl.h	1590;"	d
HW_CLKCTRL_FRAC1	regsclkctrl.h	1752;"	d
HW_CLKCTRL_FRAC1_ADDR	regsclkctrl.h	1746;"	d
HW_CLKCTRL_FRAC1_CLR	regsclkctrl.h	1756;"	d
HW_CLKCTRL_FRAC1_CLR_ADDR	regsclkctrl.h	1748;"	d
HW_CLKCTRL_FRAC1_RD	regsclkctrl.h	1753;"	d
HW_CLKCTRL_FRAC1_SET	regsclkctrl.h	1755;"	d
HW_CLKCTRL_FRAC1_SET_ADDR	regsclkctrl.h	1747;"	d
HW_CLKCTRL_FRAC1_TOG	regsclkctrl.h	1757;"	d
HW_CLKCTRL_FRAC1_TOG_ADDR	regsclkctrl.h	1749;"	d
HW_CLKCTRL_FRAC1_WR	regsclkctrl.h	1754;"	d
HW_CLKCTRL_FRAC_ADDR	regsclkctrl.h	1584;"	d
HW_CLKCTRL_FRAC_CLKGATECPU	regs.h	369;"	d
HW_CLKCTRL_FRAC_CLKGATEIO	regs.h	373;"	d
HW_CLKCTRL_FRAC_CLR	regs.h	366;"	d
HW_CLKCTRL_FRAC_CLR	regsclkctrl.h	1594;"	d
HW_CLKCTRL_FRAC_CLR_ADDR	regsclkctrl.h	1586;"	d
HW_CLKCTRL_FRAC_CPUSTABLE	regs.h	371;"	d
HW_CLKCTRL_FRAC_DIV_MASKCPU	regs.h	370;"	d
HW_CLKCTRL_FRAC_DIV_MASKIO	regs.h	374;"	d
HW_CLKCTRL_FRAC_GPMISTABLE	regs.h	375;"	d
HW_CLKCTRL_FRAC_RD	regsclkctrl.h	1591;"	d
HW_CLKCTRL_FRAC_SET	regs.h	365;"	d
HW_CLKCTRL_FRAC_SET	regsclkctrl.h	1593;"	d
HW_CLKCTRL_FRAC_SET_ADDR	regsclkctrl.h	1585;"	d
HW_CLKCTRL_FRAC_TOG	regs.h	367;"	d
HW_CLKCTRL_FRAC_TOG	regsclkctrl.h	1595;"	d
HW_CLKCTRL_FRAC_TOG_ADDR	regsclkctrl.h	1587;"	d
HW_CLKCTRL_FRAC_WR	regsclkctrl.h	1592;"	d
HW_CLKCTRL_GPMI	regs.h	403;"	d
HW_CLKCTRL_GPMI	regsclkctrl.h	955;"	d
HW_CLKCTRL_GPMI_ADDR	regsclkctrl.h	952;"	d
HW_CLKCTRL_GPMI_CLKGATE	regs.h	405;"	d
HW_CLKCTRL_GPMI_CLR	regsclkctrl.h	959;"	d
HW_CLKCTRL_GPMI_DIV_MASK	regs.h	406;"	d
HW_CLKCTRL_GPMI_RD	regsclkctrl.h	956;"	d
HW_CLKCTRL_GPMI_SET	regsclkctrl.h	958;"	d
HW_CLKCTRL_GPMI_TOG	regsclkctrl.h	960;"	d
HW_CLKCTRL_GPMI_WR	regsclkctrl.h	957;"	d
HW_CLKCTRL_HBUS	regs.h	386;"	d
HW_CLKCTRL_HBUS	regsclkctrl.h	394;"	d
HW_CLKCTRL_HBUS_ADDR	regsclkctrl.h	388;"	d
HW_CLKCTRL_HBUS_CLR	regs.h	388;"	d
HW_CLKCTRL_HBUS_CLR	regsclkctrl.h	398;"	d
HW_CLKCTRL_HBUS_CLR_ADDR	regsclkctrl.h	390;"	d
HW_CLKCTRL_HBUS_DIV_MASK	regs.h	391;"	d
HW_CLKCTRL_HBUS_RD	regsclkctrl.h	395;"	d
HW_CLKCTRL_HBUS_SET	regs.h	387;"	d
HW_CLKCTRL_HBUS_SET	regsclkctrl.h	397;"	d
HW_CLKCTRL_HBUS_SET_ADDR	regsclkctrl.h	389;"	d
HW_CLKCTRL_HBUS_TOG	regs.h	389;"	d
HW_CLKCTRL_HBUS_TOG	regsclkctrl.h	399;"	d
HW_CLKCTRL_HBUS_TOG_ADDR	regsclkctrl.h	391;"	d
HW_CLKCTRL_HBUS_WR	regsclkctrl.h	396;"	d
HW_CLKCTRL_IR	regsclkctrl.h	1240;"	d
HW_CLKCTRL_IR_ADDR	regsclkctrl.h	1237;"	d
HW_CLKCTRL_IR_CLR	regsclkctrl.h	1244;"	d
HW_CLKCTRL_IR_RD	regsclkctrl.h	1241;"	d
HW_CLKCTRL_IR_SET	regsclkctrl.h	1243;"	d
HW_CLKCTRL_IR_TOG	regsclkctrl.h	1245;"	d
HW_CLKCTRL_IR_WR	regsclkctrl.h	1242;"	d
HW_CLKCTRL_PIX	regsclkctrl.h	783;"	d
HW_CLKCTRL_PIX_ADDR	regsclkctrl.h	780;"	d
HW_CLKCTRL_PIX_CLR	regsclkctrl.h	787;"	d
HW_CLKCTRL_PIX_RD	regsclkctrl.h	784;"	d
HW_CLKCTRL_PIX_SET	regsclkctrl.h	786;"	d
HW_CLKCTRL_PIX_TOG	regsclkctrl.h	788;"	d
HW_CLKCTRL_PIX_WR	regsclkctrl.h	785;"	d
HW_CLKCTRL_PLLCTRL0	regs.h	351;"	d
HW_CLKCTRL_PLLCTRL0	regsclkctrl.h	80;"	d
HW_CLKCTRL_PLLCTRL0_ADDR	regsclkctrl.h	74;"	d
HW_CLKCTRL_PLLCTRL0_CLR	regs.h	353;"	d
HW_CLKCTRL_PLLCTRL0_CLR	regsclkctrl.h	84;"	d
HW_CLKCTRL_PLLCTRL0_CLR_ADDR	regsclkctrl.h	76;"	d
HW_CLKCTRL_PLLCTRL0_POWER	regs.h	361;"	d
HW_CLKCTRL_PLLCTRL0_RD	regsclkctrl.h	81;"	d
HW_CLKCTRL_PLLCTRL0_SET	regs.h	352;"	d
HW_CLKCTRL_PLLCTRL0_SET	regsclkctrl.h	83;"	d
HW_CLKCTRL_PLLCTRL0_SET_ADDR	regsclkctrl.h	75;"	d
HW_CLKCTRL_PLLCTRL0_TOG	regs.h	354;"	d
HW_CLKCTRL_PLLCTRL0_TOG	regsclkctrl.h	85;"	d
HW_CLKCTRL_PLLCTRL0_TOG_ADDR	regsclkctrl.h	77;"	d
HW_CLKCTRL_PLLCTRL0_WR	regsclkctrl.h	82;"	d
HW_CLKCTRL_PLLCTRL1	regsclkctrl.h	190;"	d
HW_CLKCTRL_PLLCTRL1_ADDR	regsclkctrl.h	187;"	d
HW_CLKCTRL_PLLCTRL1_CLR	regsclkctrl.h	194;"	d
HW_CLKCTRL_PLLCTRL1_RD	regsclkctrl.h	191;"	d
HW_CLKCTRL_PLLCTRL1_SET	regsclkctrl.h	193;"	d
HW_CLKCTRL_PLLCTRL1_TOG	regsclkctrl.h	195;"	d
HW_CLKCTRL_PLLCTRL1_WR	regsclkctrl.h	192;"	d
HW_CLKCTRL_RESET	regsclkctrl.h	1950;"	d
HW_CLKCTRL_RESET_ADDR	regsclkctrl.h	1947;"	d
HW_CLKCTRL_RESET_CLR	regsclkctrl.h	1954;"	d
HW_CLKCTRL_RESET_RD	regsclkctrl.h	1951;"	d
HW_CLKCTRL_RESET_SET	regsclkctrl.h	1953;"	d
HW_CLKCTRL_RESET_TOG	regsclkctrl.h	1955;"	d
HW_CLKCTRL_RESET_WR	regsclkctrl.h	1952;"	d
HW_CLKCTRL_SAIF	regsclkctrl.h	1344;"	d
HW_CLKCTRL_SAIF_ADDR	regsclkctrl.h	1341;"	d
HW_CLKCTRL_SAIF_CLR	regsclkctrl.h	1348;"	d
HW_CLKCTRL_SAIF_RD	regsclkctrl.h	1345;"	d
HW_CLKCTRL_SAIF_SET	regsclkctrl.h	1347;"	d
HW_CLKCTRL_SAIF_TOG	regsclkctrl.h	1349;"	d
HW_CLKCTRL_SAIF_WR	regsclkctrl.h	1346;"	d
HW_CLKCTRL_SPDIF	regsclkctrl.h	1037;"	d
HW_CLKCTRL_SPDIF_ADDR	regsclkctrl.h	1034;"	d
HW_CLKCTRL_SPDIF_CLR	regsclkctrl.h	1041;"	d
HW_CLKCTRL_SPDIF_RD	regsclkctrl.h	1038;"	d
HW_CLKCTRL_SPDIF_SET	regsclkctrl.h	1040;"	d
HW_CLKCTRL_SPDIF_TOG	regsclkctrl.h	1042;"	d
HW_CLKCTRL_SPDIF_WR	regsclkctrl.h	1039;"	d
HW_CLKCTRL_SSP	regsclkctrl.h	869;"	d
HW_CLKCTRL_SSP_ADDR	regsclkctrl.h	866;"	d
HW_CLKCTRL_SSP_CLR	regsclkctrl.h	873;"	d
HW_CLKCTRL_SSP_RD	regsclkctrl.h	870;"	d
HW_CLKCTRL_SSP_SET	regsclkctrl.h	872;"	d
HW_CLKCTRL_SSP_TOG	regsclkctrl.h	874;"	d
HW_CLKCTRL_SSP_WR	regsclkctrl.h	871;"	d
HW_CLKCTRL_STATUS	regsclkctrl.h	2010;"	d
HW_CLKCTRL_STATUS_ADDR	regsclkctrl.h	2007;"	d
HW_CLKCTRL_STATUS_RD	regsclkctrl.h	2011;"	d
HW_CLKCTRL_TV	regsclkctrl.h	1427;"	d
HW_CLKCTRL_TV_ADDR	regsclkctrl.h	1424;"	d
HW_CLKCTRL_TV_CLR	regsclkctrl.h	1431;"	d
HW_CLKCTRL_TV_RD	regsclkctrl.h	1428;"	d
HW_CLKCTRL_TV_SET	regsclkctrl.h	1430;"	d
HW_CLKCTRL_TV_TOG	regsclkctrl.h	1432;"	d
HW_CLKCTRL_TV_WR	regsclkctrl.h	1429;"	d
HW_CLKCTRL_VERSION	regsclkctrl.h	2056;"	d
HW_CLKCTRL_VERSION_ADDR	regsclkctrl.h	2053;"	d
HW_CLKCTRL_VERSION_RD	regsclkctrl.h	2057;"	d
HW_CLKCTRL_XBUS	regsclkctrl.h	580;"	d
HW_CLKCTRL_XBUS_ADDR	regsclkctrl.h	577;"	d
HW_CLKCTRL_XBUS_CLR	regsclkctrl.h	584;"	d
HW_CLKCTRL_XBUS_RD	regsclkctrl.h	581;"	d
HW_CLKCTRL_XBUS_SET	regsclkctrl.h	583;"	d
HW_CLKCTRL_XBUS_TOG	regsclkctrl.h	585;"	d
HW_CLKCTRL_XBUS_WR	regsclkctrl.h	582;"	d
HW_CLKCTRL_XTAL	regsclkctrl.h	660;"	d
HW_CLKCTRL_XTAL_ADDR	regsclkctrl.h	654;"	d
HW_CLKCTRL_XTAL_CLR	regsclkctrl.h	664;"	d
HW_CLKCTRL_XTAL_CLR_ADDR	regsclkctrl.h	656;"	d
HW_CLKCTRL_XTAL_RD	regsclkctrl.h	661;"	d
HW_CLKCTRL_XTAL_SET	regsclkctrl.h	663;"	d
HW_CLKCTRL_XTAL_SET_ADDR	regsclkctrl.h	655;"	d
HW_CLKCTRL_XTAL_TOG	regsclkctrl.h	665;"	d
HW_CLKCTRL_XTAL_TOG_ADDR	regsclkctrl.h	657;"	d
HW_CLKCTRL_XTAL_WR	regsclkctrl.h	662;"	d
HW_CLOCKS_GROUP	xldr.h	78;"	d
HW_DIGCTL_AHB_STATS_SELECT	regsdigctl.h	2428;"	d
HW_DIGCTL_AHB_STATS_SELECT_ADDR	regsdigctl.h	2425;"	d
HW_DIGCTL_AHB_STATS_SELECT_CLR	regsdigctl.h	2432;"	d
HW_DIGCTL_AHB_STATS_SELECT_RD	regsdigctl.h	2429;"	d
HW_DIGCTL_AHB_STATS_SELECT_SET	regsdigctl.h	2431;"	d
HW_DIGCTL_AHB_STATS_SELECT_TOG	regsdigctl.h	2433;"	d
HW_DIGCTL_AHB_STATS_SELECT_WR	regsdigctl.h	2430;"	d
HW_DIGCTL_ARMCACHE	regsdigctl.h	2128;"	d
HW_DIGCTL_ARMCACHE_ADDR	regsdigctl.h	2125;"	d
HW_DIGCTL_ARMCACHE_CLR	regsdigctl.h	2132;"	d
HW_DIGCTL_ARMCACHE_RD	regsdigctl.h	2129;"	d
HW_DIGCTL_ARMCACHE_SET	regsdigctl.h	2131;"	d
HW_DIGCTL_ARMCACHE_TOG	regsdigctl.h	2133;"	d
HW_DIGCTL_ARMCACHE_WR	regsdigctl.h	2130;"	d
HW_DIGCTL_CHIPID	regsdigctl.h	2370;"	d
HW_DIGCTL_CHIPID_ADDR	regsdigctl.h	2367;"	d
HW_DIGCTL_CHIPID_RD	regsdigctl.h	2371;"	d
HW_DIGCTL_CTRL	regsdigctl.h	99;"	d
HW_DIGCTL_CTRL_ADDR	regsdigctl.h	93;"	d
HW_DIGCTL_CTRL_CLR	regsdigctl.h	103;"	d
HW_DIGCTL_CTRL_CLR_ADDR	regsdigctl.h	95;"	d
HW_DIGCTL_CTRL_RD	regsdigctl.h	100;"	d
HW_DIGCTL_CTRL_SET	regsdigctl.h	102;"	d
HW_DIGCTL_CTRL_SET_ADDR	regsdigctl.h	94;"	d
HW_DIGCTL_CTRL_TOG	regsdigctl.h	104;"	d
HW_DIGCTL_CTRL_TOG_ADDR	regsdigctl.h	96;"	d
HW_DIGCTL_CTRL_WR	regsdigctl.h	101;"	d
HW_DIGCTL_DBG	regsdigctl.h	1170;"	d
HW_DIGCTL_DBGRD	regsdigctl.h	1126;"	d
HW_DIGCTL_DBGRD_ADDR	regsdigctl.h	1123;"	d
HW_DIGCTL_DBGRD_RD	regsdigctl.h	1127;"	d
HW_DIGCTL_DBG_ADDR	regsdigctl.h	1167;"	d
HW_DIGCTL_DBG_RD	regsdigctl.h	1171;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH	regsdigctl.h	2272;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH_ADDR	regsdigctl.h	2269;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH_CLR	regsdigctl.h	2276;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH_RD	regsdigctl.h	2273;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH_SET	regsdigctl.h	2275;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH_TOG	regsdigctl.h	2277;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_HIGH_WR	regsdigctl.h	2274;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_LOW	regsdigctl.h	2220;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_LOW_ADDR	regsdigctl.h	2217;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_LOW_CLR	regsdigctl.h	2224;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_LOW_RD	regsdigctl.h	2221;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_LOW_SET	regsdigctl.h	2223;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_LOW_TOG	regsdigctl.h	2225;"	d
HW_DIGCTL_DEBUG_TRAP_ADDR_LOW_WR	regsdigctl.h	2222;"	d
HW_DIGCTL_EMICLK_DELAY	regsdigctl.h	3195;"	d
HW_DIGCTL_EMICLK_DELAY_ADDR	regsdigctl.h	3192;"	d
HW_DIGCTL_EMICLK_DELAY_CLR	regsdigctl.h	3199;"	d
HW_DIGCTL_EMICLK_DELAY_RD	regsdigctl.h	3196;"	d
HW_DIGCTL_EMICLK_DELAY_SET	regsdigctl.h	3198;"	d
HW_DIGCTL_EMICLK_DELAY_TOG	regsdigctl.h	3200;"	d
HW_DIGCTL_EMICLK_DELAY_WR	regsdigctl.h	3197;"	d
HW_DIGCTL_ENTROPY	regsdigctl.h	862;"	d
HW_DIGCTL_ENTROPY_ADDR	regsdigctl.h	859;"	d
HW_DIGCTL_ENTROPY_LATCHED	regsdigctl.h	906;"	d
HW_DIGCTL_ENTROPY_LATCHED_ADDR	regsdigctl.h	903;"	d
HW_DIGCTL_ENTROPY_LATCHED_RD	regsdigctl.h	907;"	d
HW_DIGCTL_ENTROPY_RD	regsdigctl.h	863;"	d
HW_DIGCTL_HCLKCOUNT	regsdigctl.h	597;"	d
HW_DIGCTL_HCLKCOUNT_ADDR	regsdigctl.h	594;"	d
HW_DIGCTL_HCLKCOUNT_RD	regsdigctl.h	598;"	d
HW_DIGCTL_L0_AHB_ACTIVE_CYCLES	regsdigctl.h	2520;"	d
HW_DIGCTL_L0_AHB_ACTIVE_CYCLES_ADDR	regsdigctl.h	2517;"	d
HW_DIGCTL_L0_AHB_ACTIVE_CYCLES_CLR	regsdigctl.h	2524;"	d
HW_DIGCTL_L0_AHB_ACTIVE_CYCLES_RD	regsdigctl.h	2521;"	d
HW_DIGCTL_L0_AHB_ACTIVE_CYCLES_SET	regsdigctl.h	2523;"	d
HW_DIGCTL_L0_AHB_ACTIVE_CYCLES_TOG	regsdigctl.h	2525;"	d
HW_DIGCTL_L0_AHB_ACTIVE_CYCLES_WR	regsdigctl.h	2522;"	d
HW_DIGCTL_L0_AHB_DATA_CYCLES	regsdigctl.h	2624;"	d
HW_DIGCTL_L0_AHB_DATA_CYCLES_ADDR	regsdigctl.h	2621;"	d
HW_DIGCTL_L0_AHB_DATA_CYCLES_CLR	regsdigctl.h	2628;"	d
HW_DIGCTL_L0_AHB_DATA_CYCLES_RD	regsdigctl.h	2625;"	d
HW_DIGCTL_L0_AHB_DATA_CYCLES_SET	regsdigctl.h	2627;"	d
HW_DIGCTL_L0_AHB_DATA_CYCLES_TOG	regsdigctl.h	2629;"	d
HW_DIGCTL_L0_AHB_DATA_CYCLES_WR	regsdigctl.h	2626;"	d
HW_DIGCTL_L0_AHB_DATA_STALLED	regsdigctl.h	2572;"	d
HW_DIGCTL_L0_AHB_DATA_STALLED_ADDR	regsdigctl.h	2569;"	d
HW_DIGCTL_L0_AHB_DATA_STALLED_CLR	regsdigctl.h	2576;"	d
HW_DIGCTL_L0_AHB_DATA_STALLED_RD	regsdigctl.h	2573;"	d
HW_DIGCTL_L0_AHB_DATA_STALLED_SET	regsdigctl.h	2575;"	d
HW_DIGCTL_L0_AHB_DATA_STALLED_TOG	regsdigctl.h	2577;"	d
HW_DIGCTL_L0_AHB_DATA_STALLED_WR	regsdigctl.h	2574;"	d
HW_DIGCTL_L1_AHB_ACTIVE_CYCLES	regsdigctl.h	2676;"	d
HW_DIGCTL_L1_AHB_ACTIVE_CYCLES_ADDR	regsdigctl.h	2673;"	d
HW_DIGCTL_L1_AHB_ACTIVE_CYCLES_CLR	regsdigctl.h	2680;"	d
HW_DIGCTL_L1_AHB_ACTIVE_CYCLES_RD	regsdigctl.h	2677;"	d
HW_DIGCTL_L1_AHB_ACTIVE_CYCLES_SET	regsdigctl.h	2679;"	d
HW_DIGCTL_L1_AHB_ACTIVE_CYCLES_TOG	regsdigctl.h	2681;"	d
HW_DIGCTL_L1_AHB_ACTIVE_CYCLES_WR	regsdigctl.h	2678;"	d
HW_DIGCTL_L1_AHB_DATA_CYCLES	regsdigctl.h	2780;"	d
HW_DIGCTL_L1_AHB_DATA_CYCLES_ADDR	regsdigctl.h	2777;"	d
HW_DIGCTL_L1_AHB_DATA_CYCLES_CLR	regsdigctl.h	2784;"	d
HW_DIGCTL_L1_AHB_DATA_CYCLES_RD	regsdigctl.h	2781;"	d
HW_DIGCTL_L1_AHB_DATA_CYCLES_SET	regsdigctl.h	2783;"	d
HW_DIGCTL_L1_AHB_DATA_CYCLES_TOG	regsdigctl.h	2785;"	d
HW_DIGCTL_L1_AHB_DATA_CYCLES_WR	regsdigctl.h	2782;"	d
HW_DIGCTL_L1_AHB_DATA_STALLED	regsdigctl.h	2728;"	d
HW_DIGCTL_L1_AHB_DATA_STALLED_ADDR	regsdigctl.h	2725;"	d
HW_DIGCTL_L1_AHB_DATA_STALLED_CLR	regsdigctl.h	2732;"	d
HW_DIGCTL_L1_AHB_DATA_STALLED_RD	regsdigctl.h	2729;"	d
HW_DIGCTL_L1_AHB_DATA_STALLED_SET	regsdigctl.h	2731;"	d
HW_DIGCTL_L1_AHB_DATA_STALLED_TOG	regsdigctl.h	2733;"	d
HW_DIGCTL_L1_AHB_DATA_STALLED_WR	regsdigctl.h	2730;"	d
HW_DIGCTL_L2_AHB_ACTIVE_CYCLES	regsdigctl.h	2832;"	d
HW_DIGCTL_L2_AHB_ACTIVE_CYCLES_ADDR	regsdigctl.h	2829;"	d
HW_DIGCTL_L2_AHB_ACTIVE_CYCLES_CLR	regsdigctl.h	2836;"	d
HW_DIGCTL_L2_AHB_ACTIVE_CYCLES_RD	regsdigctl.h	2833;"	d
HW_DIGCTL_L2_AHB_ACTIVE_CYCLES_SET	regsdigctl.h	2835;"	d
HW_DIGCTL_L2_AHB_ACTIVE_CYCLES_TOG	regsdigctl.h	2837;"	d
HW_DIGCTL_L2_AHB_ACTIVE_CYCLES_WR	regsdigctl.h	2834;"	d
HW_DIGCTL_L2_AHB_DATA_CYCLES	regsdigctl.h	2936;"	d
HW_DIGCTL_L2_AHB_DATA_CYCLES_ADDR	regsdigctl.h	2933;"	d
HW_DIGCTL_L2_AHB_DATA_CYCLES_CLR	regsdigctl.h	2940;"	d
HW_DIGCTL_L2_AHB_DATA_CYCLES_RD	regsdigctl.h	2937;"	d
HW_DIGCTL_L2_AHB_DATA_CYCLES_SET	regsdigctl.h	2939;"	d
HW_DIGCTL_L2_AHB_DATA_CYCLES_TOG	regsdigctl.h	2941;"	d
HW_DIGCTL_L2_AHB_DATA_CYCLES_WR	regsdigctl.h	2938;"	d
HW_DIGCTL_L2_AHB_DATA_STALLED	regsdigctl.h	2884;"	d
HW_DIGCTL_L2_AHB_DATA_STALLED_ADDR	regsdigctl.h	2881;"	d
HW_DIGCTL_L2_AHB_DATA_STALLED_CLR	regsdigctl.h	2888;"	d
HW_DIGCTL_L2_AHB_DATA_STALLED_RD	regsdigctl.h	2885;"	d
HW_DIGCTL_L2_AHB_DATA_STALLED_SET	regsdigctl.h	2887;"	d
HW_DIGCTL_L2_AHB_DATA_STALLED_TOG	regsdigctl.h	2889;"	d
HW_DIGCTL_L2_AHB_DATA_STALLED_WR	regsdigctl.h	2886;"	d
HW_DIGCTL_L3_AHB_ACTIVE_CYCLES	regsdigctl.h	2988;"	d
HW_DIGCTL_L3_AHB_ACTIVE_CYCLES_ADDR	regsdigctl.h	2985;"	d
HW_DIGCTL_L3_AHB_ACTIVE_CYCLES_CLR	regsdigctl.h	2992;"	d
HW_DIGCTL_L3_AHB_ACTIVE_CYCLES_RD	regsdigctl.h	2989;"	d
HW_DIGCTL_L3_AHB_ACTIVE_CYCLES_SET	regsdigctl.h	2991;"	d
HW_DIGCTL_L3_AHB_ACTIVE_CYCLES_TOG	regsdigctl.h	2993;"	d
HW_DIGCTL_L3_AHB_ACTIVE_CYCLES_WR	regsdigctl.h	2990;"	d
HW_DIGCTL_L3_AHB_DATA_CYCLES	regsdigctl.h	3092;"	d
HW_DIGCTL_L3_AHB_DATA_CYCLES_ADDR	regsdigctl.h	3089;"	d
HW_DIGCTL_L3_AHB_DATA_CYCLES_CLR	regsdigctl.h	3096;"	d
HW_DIGCTL_L3_AHB_DATA_CYCLES_RD	regsdigctl.h	3093;"	d
HW_DIGCTL_L3_AHB_DATA_CYCLES_SET	regsdigctl.h	3095;"	d
HW_DIGCTL_L3_AHB_DATA_CYCLES_TOG	regsdigctl.h	3097;"	d
HW_DIGCTL_L3_AHB_DATA_CYCLES_WR	regsdigctl.h	3094;"	d
HW_DIGCTL_L3_AHB_DATA_STALLED	regsdigctl.h	3040;"	d
HW_DIGCTL_L3_AHB_DATA_STALLED_ADDR	regsdigctl.h	3037;"	d
HW_DIGCTL_L3_AHB_DATA_STALLED_CLR	regsdigctl.h	3044;"	d
HW_DIGCTL_L3_AHB_DATA_STALLED_RD	regsdigctl.h	3041;"	d
HW_DIGCTL_L3_AHB_DATA_STALLED_SET	regsdigctl.h	3043;"	d
HW_DIGCTL_L3_AHB_DATA_STALLED_TOG	regsdigctl.h	3045;"	d
HW_DIGCTL_L3_AHB_DATA_STALLED_WR	regsdigctl.h	3042;"	d
HW_DIGCTL_MICROSECONDS	regsdigctl.h	1074;"	d
HW_DIGCTL_MICROSECONDS_ADDR	regsdigctl.h	1068;"	d
HW_DIGCTL_MICROSECONDS_CLR	regsdigctl.h	1078;"	d
HW_DIGCTL_MICROSECONDS_CLR_ADDR	regsdigctl.h	1070;"	d
HW_DIGCTL_MICROSECONDS_RD	regsdigctl.h	1075;"	d
HW_DIGCTL_MICROSECONDS_SET	regsdigctl.h	1077;"	d
HW_DIGCTL_MICROSECONDS_SET_ADDR	regsdigctl.h	1069;"	d
HW_DIGCTL_MICROSECONDS_TOG	regsdigctl.h	1079;"	d
HW_DIGCTL_MICROSECONDS_TOG_ADDR	regsdigctl.h	1071;"	d
HW_DIGCTL_MICROSECONDS_WR	regsdigctl.h	1076;"	d
HW_DIGCTL_MPTEn_LOC	regsdigctl.h	3146;"	d
HW_DIGCTL_MPTEn_LOC_ADDR	regsdigctl.h	3143;"	d
HW_DIGCTL_MPTEn_LOC_CLR	regsdigctl.h	3150;"	d
HW_DIGCTL_MPTEn_LOC_COUNT	regsdigctl.h	3142;"	d
HW_DIGCTL_MPTEn_LOC_RD	regsdigctl.h	3147;"	d
HW_DIGCTL_MPTEn_LOC_SET	regsdigctl.h	3149;"	d
HW_DIGCTL_MPTEn_LOC_TOG	regsdigctl.h	3151;"	d
HW_DIGCTL_MPTEn_LOC_WR	regsdigctl.h	3148;"	d
HW_DIGCTL_OCRAM_BIST_CSR	regsdigctl.h	1225;"	d
HW_DIGCTL_OCRAM_BIST_CSR_ADDR	regsdigctl.h	1219;"	d
HW_DIGCTL_OCRAM_BIST_CSR_CLR	regsdigctl.h	1229;"	d
HW_DIGCTL_OCRAM_BIST_CSR_CLR_ADDR	regsdigctl.h	1221;"	d
HW_DIGCTL_OCRAM_BIST_CSR_RD	regsdigctl.h	1226;"	d
HW_DIGCTL_OCRAM_BIST_CSR_SET	regsdigctl.h	1228;"	d
HW_DIGCTL_OCRAM_BIST_CSR_SET_ADDR	regsdigctl.h	1220;"	d
HW_DIGCTL_OCRAM_BIST_CSR_TOG	regsdigctl.h	1230;"	d
HW_DIGCTL_OCRAM_BIST_CSR_TOG_ADDR	regsdigctl.h	1222;"	d
HW_DIGCTL_OCRAM_BIST_CSR_WR	regsdigctl.h	1227;"	d
HW_DIGCTL_OCRAM_STATUS0	regsdigctl.h	1327;"	d
HW_DIGCTL_OCRAM_STATUS0_ADDR	regsdigctl.h	1324;"	d
HW_DIGCTL_OCRAM_STATUS0_RD	regsdigctl.h	1328;"	d
HW_DIGCTL_OCRAM_STATUS1	regsdigctl.h	1371;"	d
HW_DIGCTL_OCRAM_STATUS10	regsdigctl.h	1782;"	d
HW_DIGCTL_OCRAM_STATUS10_ADDR	regsdigctl.h	1779;"	d
HW_DIGCTL_OCRAM_STATUS10_RD	regsdigctl.h	1783;"	d
HW_DIGCTL_OCRAM_STATUS11	regsdigctl.h	1832;"	d
HW_DIGCTL_OCRAM_STATUS11_ADDR	regsdigctl.h	1829;"	d
HW_DIGCTL_OCRAM_STATUS11_RD	regsdigctl.h	1833;"	d
HW_DIGCTL_OCRAM_STATUS12	regsdigctl.h	1886;"	d
HW_DIGCTL_OCRAM_STATUS12_ADDR	regsdigctl.h	1883;"	d
HW_DIGCTL_OCRAM_STATUS12_RD	regsdigctl.h	1887;"	d
HW_DIGCTL_OCRAM_STATUS13	regsdigctl.h	1954;"	d
HW_DIGCTL_OCRAM_STATUS13_ADDR	regsdigctl.h	1951;"	d
HW_DIGCTL_OCRAM_STATUS13_RD	regsdigctl.h	1955;"	d
HW_DIGCTL_OCRAM_STATUS1_ADDR	regsdigctl.h	1368;"	d
HW_DIGCTL_OCRAM_STATUS1_RD	regsdigctl.h	1372;"	d
HW_DIGCTL_OCRAM_STATUS2	regsdigctl.h	1415;"	d
HW_DIGCTL_OCRAM_STATUS2_ADDR	regsdigctl.h	1412;"	d
HW_DIGCTL_OCRAM_STATUS2_RD	regsdigctl.h	1416;"	d
HW_DIGCTL_OCRAM_STATUS3	regsdigctl.h	1459;"	d
HW_DIGCTL_OCRAM_STATUS3_ADDR	regsdigctl.h	1456;"	d
HW_DIGCTL_OCRAM_STATUS3_RD	regsdigctl.h	1460;"	d
HW_DIGCTL_OCRAM_STATUS4	regsdigctl.h	1503;"	d
HW_DIGCTL_OCRAM_STATUS4_ADDR	regsdigctl.h	1500;"	d
HW_DIGCTL_OCRAM_STATUS4_RD	regsdigctl.h	1504;"	d
HW_DIGCTL_OCRAM_STATUS5	regsdigctl.h	1547;"	d
HW_DIGCTL_OCRAM_STATUS5_ADDR	regsdigctl.h	1544;"	d
HW_DIGCTL_OCRAM_STATUS5_RD	regsdigctl.h	1548;"	d
HW_DIGCTL_OCRAM_STATUS6	regsdigctl.h	1591;"	d
HW_DIGCTL_OCRAM_STATUS6_ADDR	regsdigctl.h	1588;"	d
HW_DIGCTL_OCRAM_STATUS6_RD	regsdigctl.h	1592;"	d
HW_DIGCTL_OCRAM_STATUS7	regsdigctl.h	1635;"	d
HW_DIGCTL_OCRAM_STATUS7_ADDR	regsdigctl.h	1632;"	d
HW_DIGCTL_OCRAM_STATUS7_RD	regsdigctl.h	1636;"	d
HW_DIGCTL_OCRAM_STATUS8	regsdigctl.h	1682;"	d
HW_DIGCTL_OCRAM_STATUS8_ADDR	regsdigctl.h	1679;"	d
HW_DIGCTL_OCRAM_STATUS8_RD	regsdigctl.h	1683;"	d
HW_DIGCTL_OCRAM_STATUS9	regsdigctl.h	1732;"	d
HW_DIGCTL_OCRAM_STATUS9_ADDR	regsdigctl.h	1729;"	d
HW_DIGCTL_OCRAM_STATUS9_RD	regsdigctl.h	1733;"	d
HW_DIGCTL_RAMCTRL	regsdigctl.h	647;"	d
HW_DIGCTL_RAMCTRL_ADDR	regsdigctl.h	641;"	d
HW_DIGCTL_RAMCTRL_CLR	regsdigctl.h	651;"	d
HW_DIGCTL_RAMCTRL_CLR_ADDR	regsdigctl.h	643;"	d
HW_DIGCTL_RAMCTRL_RD	regsdigctl.h	648;"	d
HW_DIGCTL_RAMCTRL_SET	regsdigctl.h	650;"	d
HW_DIGCTL_RAMCTRL_SET_ADDR	regsdigctl.h	642;"	d
HW_DIGCTL_RAMCTRL_TOG	regsdigctl.h	652;"	d
HW_DIGCTL_RAMCTRL_TOG_ADDR	regsdigctl.h	644;"	d
HW_DIGCTL_RAMCTRL_WR	regsdigctl.h	649;"	d
HW_DIGCTL_RAMREPAIR	regsdigctl.h	710;"	d
HW_DIGCTL_RAMREPAIR_ADDR	regsdigctl.h	704;"	d
HW_DIGCTL_RAMREPAIR_CLR	regsdigctl.h	714;"	d
HW_DIGCTL_RAMREPAIR_CLR_ADDR	regsdigctl.h	706;"	d
HW_DIGCTL_RAMREPAIR_RD	regsdigctl.h	711;"	d
HW_DIGCTL_RAMREPAIR_SET	regsdigctl.h	713;"	d
HW_DIGCTL_RAMREPAIR_SET_ADDR	regsdigctl.h	705;"	d
HW_DIGCTL_RAMREPAIR_TOG	regsdigctl.h	715;"	d
HW_DIGCTL_RAMREPAIR_TOG_ADDR	regsdigctl.h	707;"	d
HW_DIGCTL_RAMREPAIR_WR	regsdigctl.h	712;"	d
HW_DIGCTL_ROMCTRL	regsdigctl.h	762;"	d
HW_DIGCTL_ROMCTRL_ADDR	regsdigctl.h	756;"	d
HW_DIGCTL_ROMCTRL_CLR	regsdigctl.h	766;"	d
HW_DIGCTL_ROMCTRL_CLR_ADDR	regsdigctl.h	758;"	d
HW_DIGCTL_ROMCTRL_RD	regsdigctl.h	763;"	d
HW_DIGCTL_ROMCTRL_SET	regsdigctl.h	765;"	d
HW_DIGCTL_ROMCTRL_SET_ADDR	regsdigctl.h	757;"	d
HW_DIGCTL_ROMCTRL_TOG	regsdigctl.h	767;"	d
HW_DIGCTL_ROMCTRL_TOG_ADDR	regsdigctl.h	759;"	d
HW_DIGCTL_ROMCTRL_WR	regsdigctl.h	764;"	d
HW_DIGCTL_SCRATCH0	regsdigctl.h	2015;"	d
HW_DIGCTL_SCRATCH0_ADDR	regsdigctl.h	2012;"	d
HW_DIGCTL_SCRATCH0_CLR	regsdigctl.h	2019;"	d
HW_DIGCTL_SCRATCH0_RD	regsdigctl.h	2016;"	d
HW_DIGCTL_SCRATCH0_SET	regsdigctl.h	2018;"	d
HW_DIGCTL_SCRATCH0_TOG	regsdigctl.h	2020;"	d
HW_DIGCTL_SCRATCH0_WR	regsdigctl.h	2017;"	d
HW_DIGCTL_SCRATCH1	regsdigctl.h	2067;"	d
HW_DIGCTL_SCRATCH1_ADDR	regsdigctl.h	2064;"	d
HW_DIGCTL_SCRATCH1_CLR	regsdigctl.h	2071;"	d
HW_DIGCTL_SCRATCH1_RD	regsdigctl.h	2068;"	d
HW_DIGCTL_SCRATCH1_SET	regsdigctl.h	2070;"	d
HW_DIGCTL_SCRATCH1_TOG	regsdigctl.h	2072;"	d
HW_DIGCTL_SCRATCH1_WR	regsdigctl.h	2069;"	d
HW_DIGCTL_SGTL	regsdigctl.h	2324;"	d
HW_DIGCTL_SGTL_ADDR	regsdigctl.h	2321;"	d
HW_DIGCTL_SGTL_RD	regsdigctl.h	2325;"	d
HW_DIGCTL_SJTAGDBG	regsdigctl.h	963;"	d
HW_DIGCTL_SJTAGDBG_ADDR	regsdigctl.h	957;"	d
HW_DIGCTL_SJTAGDBG_CLR	regsdigctl.h	967;"	d
HW_DIGCTL_SJTAGDBG_CLR_ADDR	regsdigctl.h	959;"	d
HW_DIGCTL_SJTAGDBG_RD	regsdigctl.h	964;"	d
HW_DIGCTL_SJTAGDBG_SET	regsdigctl.h	966;"	d
HW_DIGCTL_SJTAGDBG_SET_ADDR	regsdigctl.h	958;"	d
HW_DIGCTL_SJTAGDBG_TOG	regsdigctl.h	968;"	d
HW_DIGCTL_SJTAGDBG_TOG_ADDR	regsdigctl.h	960;"	d
HW_DIGCTL_SJTAGDBG_WR	regsdigctl.h	965;"	d
HW_DIGCTL_STATUS	regsdigctl.h	469;"	d
HW_DIGCTL_STATUS_ADDR	regsdigctl.h	466;"	d
HW_DIGCTL_STATUS_RD	regsdigctl.h	470;"	d
HW_DIGCTL_WRITEONCE	regsdigctl.h	810;"	d
HW_DIGCTL_WRITEONCE_ADDR	regsdigctl.h	807;"	d
HW_DIGCTL_WRITEONCE_CLR	regsdigctl.h	814;"	d
HW_DIGCTL_WRITEONCE_RD	regsdigctl.h	811;"	d
HW_DIGCTL_WRITEONCE_SET	regsdigctl.h	813;"	d
HW_DIGCTL_WRITEONCE_TOG	regsdigctl.h	815;"	d
HW_DIGCTL_WRITEONCE_WR	regsdigctl.h	812;"	d
HW_DRAM_CTL00	regsdram.h	74;"	d
HW_DRAM_CTL00_ADDR	regsdram.h	71;"	d
HW_DRAM_CTL00_CLR	regsdram.h	78;"	d
HW_DRAM_CTL00_RD	regsdram.h	75;"	d
HW_DRAM_CTL00_SET	regsdram.h	77;"	d
HW_DRAM_CTL00_TOG	regsdram.h	79;"	d
HW_DRAM_CTL00_WR	regsdram.h	76;"	d
HW_DRAM_CTL01	regsdram.h	162;"	d
HW_DRAM_CTL01_ADDR	regsdram.h	159;"	d
HW_DRAM_CTL01_CLR	regsdram.h	166;"	d
HW_DRAM_CTL01_RD	regsdram.h	163;"	d
HW_DRAM_CTL01_SET	regsdram.h	165;"	d
HW_DRAM_CTL01_TOG	regsdram.h	167;"	d
HW_DRAM_CTL01_WR	regsdram.h	164;"	d
HW_DRAM_CTL02	regsdram.h	250;"	d
HW_DRAM_CTL02_ADDR	regsdram.h	247;"	d
HW_DRAM_CTL02_CLR	regsdram.h	254;"	d
HW_DRAM_CTL02_RD	regsdram.h	251;"	d
HW_DRAM_CTL02_SET	regsdram.h	253;"	d
HW_DRAM_CTL02_TOG	regsdram.h	255;"	d
HW_DRAM_CTL02_WR	regsdram.h	252;"	d
HW_DRAM_CTL03	regsdram.h	338;"	d
HW_DRAM_CTL03_ADDR	regsdram.h	335;"	d
HW_DRAM_CTL03_CLR	regsdram.h	342;"	d
HW_DRAM_CTL03_RD	regsdram.h	339;"	d
HW_DRAM_CTL03_SET	regsdram.h	341;"	d
HW_DRAM_CTL03_TOG	regsdram.h	343;"	d
HW_DRAM_CTL03_WR	regsdram.h	340;"	d
HW_DRAM_CTL04	regsdram.h	426;"	d
HW_DRAM_CTL04_ADDR	regsdram.h	423;"	d
HW_DRAM_CTL04_CLR	regsdram.h	430;"	d
HW_DRAM_CTL04_RD	regsdram.h	427;"	d
HW_DRAM_CTL04_SET	regsdram.h	429;"	d
HW_DRAM_CTL04_TOG	regsdram.h	431;"	d
HW_DRAM_CTL04_WR	regsdram.h	428;"	d
HW_DRAM_CTL05	regsdram.h	510;"	d
HW_DRAM_CTL05_ADDR	regsdram.h	507;"	d
HW_DRAM_CTL05_CLR	regsdram.h	514;"	d
HW_DRAM_CTL05_RD	regsdram.h	511;"	d
HW_DRAM_CTL05_SET	regsdram.h	513;"	d
HW_DRAM_CTL05_TOG	regsdram.h	515;"	d
HW_DRAM_CTL05_WR	regsdram.h	512;"	d
HW_DRAM_CTL06	regsdram.h	598;"	d
HW_DRAM_CTL06_ADDR	regsdram.h	595;"	d
HW_DRAM_CTL06_CLR	regsdram.h	602;"	d
HW_DRAM_CTL06_RD	regsdram.h	599;"	d
HW_DRAM_CTL06_SET	regsdram.h	601;"	d
HW_DRAM_CTL06_TOG	regsdram.h	603;"	d
HW_DRAM_CTL06_WR	regsdram.h	600;"	d
HW_DRAM_CTL07	regsdram.h	686;"	d
HW_DRAM_CTL07_ADDR	regsdram.h	683;"	d
HW_DRAM_CTL07_CLR	regsdram.h	690;"	d
HW_DRAM_CTL07_RD	regsdram.h	687;"	d
HW_DRAM_CTL07_SET	regsdram.h	689;"	d
HW_DRAM_CTL07_TOG	regsdram.h	691;"	d
HW_DRAM_CTL07_WR	regsdram.h	688;"	d
HW_DRAM_CTL08	regsdram.h	774;"	d
HW_DRAM_CTL08_ADDR	regsdram.h	771;"	d
HW_DRAM_CTL08_CLR	regsdram.h	778;"	d
HW_DRAM_CTL08_RD	regsdram.h	775;"	d
HW_DRAM_CTL08_SET	regsdram.h	777;"	d
HW_DRAM_CTL08_TOG	regsdram.h	779;"	d
HW_DRAM_CTL08_WR	regsdram.h	776;"	d
HW_DRAM_CTL09	regsdram.h	862;"	d
HW_DRAM_CTL09_ADDR	regsdram.h	859;"	d
HW_DRAM_CTL09_CLR	regsdram.h	866;"	d
HW_DRAM_CTL09_RD	regsdram.h	863;"	d
HW_DRAM_CTL09_SET	regsdram.h	865;"	d
HW_DRAM_CTL09_TOG	regsdram.h	867;"	d
HW_DRAM_CTL09_WR	regsdram.h	864;"	d
HW_DRAM_CTL10	regsdram.h	942;"	d
HW_DRAM_CTL10_ADDR	regsdram.h	939;"	d
HW_DRAM_CTL10_CLR	regsdram.h	946;"	d
HW_DRAM_CTL10_RD	regsdram.h	943;"	d
HW_DRAM_CTL10_SET	regsdram.h	945;"	d
HW_DRAM_CTL10_TOG	regsdram.h	947;"	d
HW_DRAM_CTL10_WR	regsdram.h	944;"	d
HW_DRAM_CTL11	regsdram.h	1030;"	d
HW_DRAM_CTL11_ADDR	regsdram.h	1027;"	d
HW_DRAM_CTL11_CLR	regsdram.h	1034;"	d
HW_DRAM_CTL11_RD	regsdram.h	1031;"	d
HW_DRAM_CTL11_SET	regsdram.h	1033;"	d
HW_DRAM_CTL11_TOG	regsdram.h	1035;"	d
HW_DRAM_CTL11_WR	regsdram.h	1032;"	d
HW_DRAM_CTL12	regsdram.h	1113;"	d
HW_DRAM_CTL12_ADDR	regsdram.h	1110;"	d
HW_DRAM_CTL12_CLR	regsdram.h	1117;"	d
HW_DRAM_CTL12_RD	regsdram.h	1114;"	d
HW_DRAM_CTL12_SET	regsdram.h	1116;"	d
HW_DRAM_CTL12_TOG	regsdram.h	1118;"	d
HW_DRAM_CTL12_WR	regsdram.h	1115;"	d
HW_DRAM_CTL13	regsdram.h	1190;"	d
HW_DRAM_CTL13_ADDR	regsdram.h	1187;"	d
HW_DRAM_CTL13_CLR	regsdram.h	1194;"	d
HW_DRAM_CTL13_RD	regsdram.h	1191;"	d
HW_DRAM_CTL13_SET	regsdram.h	1193;"	d
HW_DRAM_CTL13_TOG	regsdram.h	1195;"	d
HW_DRAM_CTL13_WR	regsdram.h	1192;"	d
HW_DRAM_CTL14	regsdram.h	1278;"	d
HW_DRAM_CTL14_ADDR	regsdram.h	1275;"	d
HW_DRAM_CTL14_CLR	regsdram.h	1282;"	d
HW_DRAM_CTL14_RD	regsdram.h	1279;"	d
HW_DRAM_CTL14_SET	regsdram.h	1281;"	d
HW_DRAM_CTL14_TOG	regsdram.h	1283;"	d
HW_DRAM_CTL14_WR	regsdram.h	1280;"	d
HW_DRAM_CTL15	regsdram.h	1362;"	d
HW_DRAM_CTL15_ADDR	regsdram.h	1359;"	d
HW_DRAM_CTL15_CLR	regsdram.h	1366;"	d
HW_DRAM_CTL15_RD	regsdram.h	1363;"	d
HW_DRAM_CTL15_SET	regsdram.h	1365;"	d
HW_DRAM_CTL15_TOG	regsdram.h	1367;"	d
HW_DRAM_CTL15_WR	regsdram.h	1364;"	d
HW_DRAM_CTL16	regsdram.h	1442;"	d
HW_DRAM_CTL16_ADDR	regsdram.h	1439;"	d
HW_DRAM_CTL16_CLR	regsdram.h	1446;"	d
HW_DRAM_CTL16_RD	regsdram.h	1443;"	d
HW_DRAM_CTL16_SET	regsdram.h	1445;"	d
HW_DRAM_CTL16_TOG	regsdram.h	1447;"	d
HW_DRAM_CTL16_WR	regsdram.h	1444;"	d
HW_DRAM_CTL17	regsdram.h	1527;"	d
HW_DRAM_CTL17_ADDR	regsdram.h	1524;"	d
HW_DRAM_CTL17_CLR	regsdram.h	1531;"	d
HW_DRAM_CTL17_RD	regsdram.h	1528;"	d
HW_DRAM_CTL17_SET	regsdram.h	1530;"	d
HW_DRAM_CTL17_TOG	regsdram.h	1532;"	d
HW_DRAM_CTL17_WR	regsdram.h	1529;"	d
HW_DRAM_CTL18	regsdram.h	1615;"	d
HW_DRAM_CTL18_ADDR	regsdram.h	1612;"	d
HW_DRAM_CTL18_CLR	regsdram.h	1619;"	d
HW_DRAM_CTL18_RD	regsdram.h	1616;"	d
HW_DRAM_CTL18_SET	regsdram.h	1618;"	d
HW_DRAM_CTL18_TOG	regsdram.h	1620;"	d
HW_DRAM_CTL18_WR	regsdram.h	1617;"	d
HW_DRAM_CTL19	regsdram.h	1696;"	d
HW_DRAM_CTL19_ADDR	regsdram.h	1693;"	d
HW_DRAM_CTL19_CLR	regsdram.h	1700;"	d
HW_DRAM_CTL19_RD	regsdram.h	1697;"	d
HW_DRAM_CTL19_SET	regsdram.h	1699;"	d
HW_DRAM_CTL19_TOG	regsdram.h	1701;"	d
HW_DRAM_CTL19_WR	regsdram.h	1698;"	d
HW_DRAM_CTL20	regsdram.h	1785;"	d
HW_DRAM_CTL20_ADDR	regsdram.h	1782;"	d
HW_DRAM_CTL20_CLR	regsdram.h	1789;"	d
HW_DRAM_CTL20_RD	regsdram.h	1786;"	d
HW_DRAM_CTL20_SET	regsdram.h	1788;"	d
HW_DRAM_CTL20_TOG	regsdram.h	1790;"	d
HW_DRAM_CTL20_WR	regsdram.h	1787;"	d
HW_DRAM_CTL21	regsdram.h	1873;"	d
HW_DRAM_CTL21_ADDR	regsdram.h	1870;"	d
HW_DRAM_CTL21_CLR	regsdram.h	1877;"	d
HW_DRAM_CTL21_RD	regsdram.h	1874;"	d
HW_DRAM_CTL21_SET	regsdram.h	1876;"	d
HW_DRAM_CTL21_TOG	regsdram.h	1878;"	d
HW_DRAM_CTL21_WR	regsdram.h	1875;"	d
HW_DRAM_CTL22	regsdram.h	1931;"	d
HW_DRAM_CTL22_ADDR	regsdram.h	1928;"	d
HW_DRAM_CTL22_CLR	regsdram.h	1935;"	d
HW_DRAM_CTL22_RD	regsdram.h	1932;"	d
HW_DRAM_CTL22_SET	regsdram.h	1934;"	d
HW_DRAM_CTL22_TOG	regsdram.h	1936;"	d
HW_DRAM_CTL22_WR	regsdram.h	1933;"	d
HW_DRAM_CTL23	regsdram.h	1993;"	d
HW_DRAM_CTL23_ADDR	regsdram.h	1990;"	d
HW_DRAM_CTL23_CLR	regsdram.h	1997;"	d
HW_DRAM_CTL23_RD	regsdram.h	1994;"	d
HW_DRAM_CTL23_SET	regsdram.h	1996;"	d
HW_DRAM_CTL23_TOG	regsdram.h	1998;"	d
HW_DRAM_CTL23_WR	regsdram.h	1995;"	d
HW_DRAM_CTL24	regsdram.h	2055;"	d
HW_DRAM_CTL24_ADDR	regsdram.h	2052;"	d
HW_DRAM_CTL24_CLR	regsdram.h	2059;"	d
HW_DRAM_CTL24_RD	regsdram.h	2056;"	d
HW_DRAM_CTL24_SET	regsdram.h	2058;"	d
HW_DRAM_CTL24_TOG	regsdram.h	2060;"	d
HW_DRAM_CTL24_WR	regsdram.h	2057;"	d
HW_DRAM_CTL25	regsdram.h	2117;"	d
HW_DRAM_CTL25_ADDR	regsdram.h	2114;"	d
HW_DRAM_CTL25_CLR	regsdram.h	2121;"	d
HW_DRAM_CTL25_RD	regsdram.h	2118;"	d
HW_DRAM_CTL25_SET	regsdram.h	2120;"	d
HW_DRAM_CTL25_TOG	regsdram.h	2122;"	d
HW_DRAM_CTL25_WR	regsdram.h	2119;"	d
HW_DRAM_CTL26	regsdram.h	2178;"	d
HW_DRAM_CTL26_ADDR	regsdram.h	2175;"	d
HW_DRAM_CTL26_CLR	regsdram.h	2182;"	d
HW_DRAM_CTL26_RD	regsdram.h	2179;"	d
HW_DRAM_CTL26_SET	regsdram.h	2181;"	d
HW_DRAM_CTL26_TOG	regsdram.h	2183;"	d
HW_DRAM_CTL26_WR	regsdram.h	2180;"	d
HW_DRAM_CTL27	regsdram.h	2226;"	d
HW_DRAM_CTL27_ADDR	regsdram.h	2223;"	d
HW_DRAM_CTL27_RD	regsdram.h	2227;"	d
HW_DRAM_CTL28	regsdram.h	2259;"	d
HW_DRAM_CTL28_ADDR	regsdram.h	2256;"	d
HW_DRAM_CTL28_RD	regsdram.h	2260;"	d
HW_DRAM_CTL29	regsdram.h	2293;"	d
HW_DRAM_CTL29_ADDR	regsdram.h	2290;"	d
HW_DRAM_CTL29_CLR	regsdram.h	2297;"	d
HW_DRAM_CTL29_RD	regsdram.h	2294;"	d
HW_DRAM_CTL29_SET	regsdram.h	2296;"	d
HW_DRAM_CTL29_TOG	regsdram.h	2298;"	d
HW_DRAM_CTL29_WR	regsdram.h	2295;"	d
HW_DRAM_CTL30	regsdram.h	2357;"	d
HW_DRAM_CTL30_ADDR	regsdram.h	2354;"	d
HW_DRAM_CTL30_CLR	regsdram.h	2361;"	d
HW_DRAM_CTL30_RD	regsdram.h	2358;"	d
HW_DRAM_CTL30_SET	regsdram.h	2360;"	d
HW_DRAM_CTL30_TOG	regsdram.h	2362;"	d
HW_DRAM_CTL30_WR	regsdram.h	2359;"	d
HW_DRAM_CTL31	regsdram.h	2421;"	d
HW_DRAM_CTL31_ADDR	regsdram.h	2418;"	d
HW_DRAM_CTL31_CLR	regsdram.h	2425;"	d
HW_DRAM_CTL31_RD	regsdram.h	2422;"	d
HW_DRAM_CTL31_SET	regsdram.h	2424;"	d
HW_DRAM_CTL31_TOG	regsdram.h	2426;"	d
HW_DRAM_CTL31_WR	regsdram.h	2423;"	d
HW_DRAM_CTL32	regsdram.h	2485;"	d
HW_DRAM_CTL32_ADDR	regsdram.h	2482;"	d
HW_DRAM_CTL32_CLR	regsdram.h	2489;"	d
HW_DRAM_CTL32_RD	regsdram.h	2486;"	d
HW_DRAM_CTL32_SET	regsdram.h	2488;"	d
HW_DRAM_CTL32_TOG	regsdram.h	2490;"	d
HW_DRAM_CTL32_WR	regsdram.h	2487;"	d
HW_DRAM_CTL33	regsdram.h	2549;"	d
HW_DRAM_CTL33_ADDR	regsdram.h	2546;"	d
HW_DRAM_CTL33_CLR	regsdram.h	2553;"	d
HW_DRAM_CTL33_RD	regsdram.h	2550;"	d
HW_DRAM_CTL33_SET	regsdram.h	2552;"	d
HW_DRAM_CTL33_TOG	regsdram.h	2554;"	d
HW_DRAM_CTL33_WR	regsdram.h	2551;"	d
HW_DRAM_CTL34	regsdram.h	2609;"	d
HW_DRAM_CTL34_ADDR	regsdram.h	2606;"	d
HW_DRAM_CTL34_CLR	regsdram.h	2613;"	d
HW_DRAM_CTL34_RD	regsdram.h	2610;"	d
HW_DRAM_CTL34_SET	regsdram.h	2612;"	d
HW_DRAM_CTL34_TOG	regsdram.h	2614;"	d
HW_DRAM_CTL34_WR	regsdram.h	2611;"	d
HW_DRAM_CTL35	regsdram.h	2658;"	d
HW_DRAM_CTL35_ADDR	regsdram.h	2655;"	d
HW_DRAM_CTL35_RD	regsdram.h	2659;"	d
HW_DRAM_CTL36	regsdram.h	2705;"	d
HW_DRAM_CTL36_ADDR	regsdram.h	2702;"	d
HW_DRAM_CTL36_CLR	regsdram.h	2709;"	d
HW_DRAM_CTL36_RD	regsdram.h	2706;"	d
HW_DRAM_CTL36_SET	regsdram.h	2708;"	d
HW_DRAM_CTL36_TOG	regsdram.h	2710;"	d
HW_DRAM_CTL36_WR	regsdram.h	2707;"	d
HW_DRAM_CTL37	regsdram.h	2790;"	d
HW_DRAM_CTL37_ADDR	regsdram.h	2787;"	d
HW_DRAM_CTL37_CLR	regsdram.h	2794;"	d
HW_DRAM_CTL37_RD	regsdram.h	2791;"	d
HW_DRAM_CTL37_SET	regsdram.h	2793;"	d
HW_DRAM_CTL37_TOG	regsdram.h	2795;"	d
HW_DRAM_CTL37_WR	regsdram.h	2792;"	d
HW_DRAM_CTL38	regsdram.h	2852;"	d
HW_DRAM_CTL38_ADDR	regsdram.h	2849;"	d
HW_DRAM_CTL38_CLR	regsdram.h	2856;"	d
HW_DRAM_CTL38_RD	regsdram.h	2853;"	d
HW_DRAM_CTL38_SET	regsdram.h	2855;"	d
HW_DRAM_CTL38_TOG	regsdram.h	2857;"	d
HW_DRAM_CTL38_WR	regsdram.h	2854;"	d
HW_DRAM_CTL39	regsdram.h	2914;"	d
HW_DRAM_CTL39_ADDR	regsdram.h	2911;"	d
HW_DRAM_CTL39_CLR	regsdram.h	2918;"	d
HW_DRAM_CTL39_RD	regsdram.h	2915;"	d
HW_DRAM_CTL39_SET	regsdram.h	2917;"	d
HW_DRAM_CTL39_TOG	regsdram.h	2919;"	d
HW_DRAM_CTL39_WR	regsdram.h	2916;"	d
HW_DRAM_CTL40	regsdram.h	2975;"	d
HW_DRAM_CTL40_ADDR	regsdram.h	2972;"	d
HW_DRAM_CTL40_CLR	regsdram.h	2979;"	d
HW_DRAM_CTL40_RD	regsdram.h	2976;"	d
HW_DRAM_CTL40_SET	regsdram.h	2978;"	d
HW_DRAM_CTL40_TOG	regsdram.h	2980;"	d
HW_DRAM_CTL40_WR	regsdram.h	2977;"	d
HW_EMI_CTRL	regsemi.h	91;"	d
HW_EMI_CTRL_ADDR	regsemi.h	85;"	d
HW_EMI_CTRL_CLR	regsemi.h	95;"	d
HW_EMI_CTRL_CLR_ADDR	regsemi.h	87;"	d
HW_EMI_CTRL_RD	regsemi.h	92;"	d
HW_EMI_CTRL_SET	regsemi.h	94;"	d
HW_EMI_CTRL_SET_ADDR	regsemi.h	86;"	d
HW_EMI_CTRL_TOG	regsemi.h	96;"	d
HW_EMI_CTRL_TOG_ADDR	regsemi.h	88;"	d
HW_EMI_CTRL_WR	regsemi.h	93;"	d
HW_EMI_DDR_TEST_MODE_CSR	regsemi.h	516;"	d
HW_EMI_DDR_TEST_MODE_CSR_ADDR	regsemi.h	510;"	d
HW_EMI_DDR_TEST_MODE_CSR_CLR	regsemi.h	520;"	d
HW_EMI_DDR_TEST_MODE_CSR_CLR_ADDR	regsemi.h	512;"	d
HW_EMI_DDR_TEST_MODE_CSR_RD	regsemi.h	517;"	d
HW_EMI_DDR_TEST_MODE_CSR_SET	regsemi.h	519;"	d
HW_EMI_DDR_TEST_MODE_CSR_SET_ADDR	regsemi.h	511;"	d
HW_EMI_DDR_TEST_MODE_CSR_TOG	regsemi.h	521;"	d
HW_EMI_DDR_TEST_MODE_CSR_TOG_ADDR	regsemi.h	513;"	d
HW_EMI_DDR_TEST_MODE_CSR_WR	regsemi.h	518;"	d
HW_EMI_DDR_TEST_MODE_STATUS0	regsemi.h	613;"	d
HW_EMI_DDR_TEST_MODE_STATUS0_ADDR	regsemi.h	610;"	d
HW_EMI_DDR_TEST_MODE_STATUS0_RD	regsemi.h	614;"	d
HW_EMI_DDR_TEST_MODE_STATUS1	regsemi.h	654;"	d
HW_EMI_DDR_TEST_MODE_STATUS1_ADDR	regsemi.h	651;"	d
HW_EMI_DDR_TEST_MODE_STATUS1_RD	regsemi.h	655;"	d
HW_EMI_DDR_TEST_MODE_STATUS2	regsemi.h	694;"	d
HW_EMI_DDR_TEST_MODE_STATUS2_ADDR	regsemi.h	691;"	d
HW_EMI_DDR_TEST_MODE_STATUS2_RD	regsemi.h	695;"	d
HW_EMI_DDR_TEST_MODE_STATUS3	regsemi.h	738;"	d
HW_EMI_DDR_TEST_MODE_STATUS3_ADDR	regsemi.h	735;"	d
HW_EMI_DDR_TEST_MODE_STATUS3_RD	regsemi.h	739;"	d
HW_EMI_DEBUG	regsemi.h	572;"	d
HW_EMI_DEBUG_ADDR	regsemi.h	569;"	d
HW_EMI_DEBUG_RD	regsemi.h	573;"	d
HW_EMI_STAT	regsemi.h	342;"	d
HW_EMI_STAT_ADDR	regsemi.h	339;"	d
HW_EMI_STAT_RD	regsemi.h	343;"	d
HW_EMI_TIME	regsemi.h	430;"	d
HW_EMI_TIME_ADDR	regsemi.h	424;"	d
HW_EMI_TIME_CLR	regsemi.h	434;"	d
HW_EMI_TIME_CLR_ADDR	regsemi.h	426;"	d
HW_EMI_TIME_RD	regsemi.h	431;"	d
HW_EMI_TIME_SET	regsemi.h	433;"	d
HW_EMI_TIME_SET_ADDR	regsemi.h	425;"	d
HW_EMI_TIME_TOG	regsemi.h	435;"	d
HW_EMI_TIME_TOG_ADDR	regsemi.h	427;"	d
HW_EMI_TIME_WR	regsemi.h	432;"	d
HW_EMI_VERSION	regsemi.h	784;"	d
HW_EMI_VERSION_ADDR	regsemi.h	781;"	d
HW_EMI_VERSION_RD	regsemi.h	785;"	d
HW_GPMI_CTRL0	regs.h	431;"	d
HW_GPMI_CTRL0_CLKGATE	regs.h	437;"	d
HW_GPMI_CTRL0_CLR	regs.h	433;"	d
HW_GPMI_CTRL0_SET	regs.h	432;"	d
HW_GPMI_CTRL0_STFRST	regs.h	436;"	d
HW_GPMI_CTRL0_TOG	regs.h	434;"	d
HW_GPMI_STAT	regs.h	440;"	d
HW_GPMI_STAT_PRESENT	regs.h	443;"	d
HW_GPMI_TIMEOUT	regs.h	441;"	d
HW_GROUP	xldr.h	70;"	d
HW_ICOLL_CTRL	regs.h	228;"	d
HW_ICOLL_CTRL_CLR	regs.h	230;"	d
HW_ICOLL_CTRL_SET	regs.h	229;"	d
HW_ICOLL_CTRL_TOG	regs.h	231;"	d
HW_ICOLL_INTERRUPT16	regs.h	245;"	d
HW_ICOLL_INTERRUPT16_CLR	regs.h	247;"	d
HW_ICOLL_INTERRUPT16_SET	regs.h	246;"	d
HW_ICOLL_INTERRUPT16_TOG	regs.h	248;"	d
HW_ICOLL_LEVELACK	regs.h	226;"	d
HW_ICOLL_RAW0	regs.h	240;"	d
HW_ICOLL_RAW0_CLR	regs.h	242;"	d
HW_ICOLL_RAW0_SET	regs.h	241;"	d
HW_ICOLL_RAW0_TOG	regs.h	243;"	d
HW_ICOLL_STAT	regs.h	238;"	d
HW_ICOLL_VBASE	regs.h	233;"	d
HW_ICOLL_VBASE_CLR	regs.h	235;"	d
HW_ICOLL_VBASE_SET	regs.h	234;"	d
HW_ICOLL_VBASE_TOG	regs.h	236;"	d
HW_ICOLL_VECTOR	regs.h	221;"	d
HW_ICOLL_VECTOR_CLR	regs.h	223;"	d
HW_ICOLL_VECTOR_SET	regs.h	222;"	d
HW_ICOLL_VECTOR_TOG	regs.h	224;"	d
HW_LRADC_CH6	regslradc.h	1180;"	d
HW_LRADC_CH6_ADDR	regslradc.h	1174;"	d
HW_LRADC_CH6_CLR	regslradc.h	1184;"	d
HW_LRADC_CH6_CLR_ADDR	regslradc.h	1176;"	d
HW_LRADC_CH6_RD	regslradc.h	1181;"	d
HW_LRADC_CH6_SET	regslradc.h	1183;"	d
HW_LRADC_CH6_SET_ADDR	regslradc.h	1175;"	d
HW_LRADC_CH6_TOG	regslradc.h	1185;"	d
HW_LRADC_CH6_TOG_ADDR	regslradc.h	1177;"	d
HW_LRADC_CH6_WR	regslradc.h	1182;"	d
HW_LRADC_CH7	regslradc.h	1273;"	d
HW_LRADC_CH7_ADDR	regslradc.h	1267;"	d
HW_LRADC_CH7_CLR	regslradc.h	1277;"	d
HW_LRADC_CH7_CLR_ADDR	regslradc.h	1269;"	d
HW_LRADC_CH7_RD	regslradc.h	1274;"	d
HW_LRADC_CH7_SET	regslradc.h	1276;"	d
HW_LRADC_CH7_SET_ADDR	regslradc.h	1268;"	d
HW_LRADC_CH7_TOG	regslradc.h	1278;"	d
HW_LRADC_CH7_TOG_ADDR	regslradc.h	1270;"	d
HW_LRADC_CH7_WR	regslradc.h	1275;"	d
HW_LRADC_CHn	regslradc.h	1087;"	d
HW_LRADC_CHn_ADDR	regslradc.h	1081;"	d
HW_LRADC_CHn_CLR	regslradc.h	1091;"	d
HW_LRADC_CHn_CLR_ADDR	regslradc.h	1083;"	d
HW_LRADC_CHn_COUNT	regslradc.h	1080;"	d
HW_LRADC_CHn_RD	regslradc.h	1088;"	d
HW_LRADC_CHn_SET	regslradc.h	1090;"	d
HW_LRADC_CHn_SET_ADDR	regslradc.h	1082;"	d
HW_LRADC_CHn_TOG	regslradc.h	1092;"	d
HW_LRADC_CHn_TOG_ADDR	regslradc.h	1084;"	d
HW_LRADC_CHn_WR	regslradc.h	1089;"	d
HW_LRADC_CONVERSION	regslradc.h	1638;"	d
HW_LRADC_CONVERSION_ADDR	regslradc.h	1632;"	d
HW_LRADC_CONVERSION_CLR	regslradc.h	1642;"	d
HW_LRADC_CONVERSION_CLR_ADDR	regslradc.h	1634;"	d
HW_LRADC_CONVERSION_RD	regslradc.h	1639;"	d
HW_LRADC_CONVERSION_SET	regslradc.h	1641;"	d
HW_LRADC_CONVERSION_SET_ADDR	regslradc.h	1633;"	d
HW_LRADC_CONVERSION_TOG	regslradc.h	1643;"	d
HW_LRADC_CONVERSION_TOG_ADDR	regslradc.h	1635;"	d
HW_LRADC_CONVERSION_WR	regslradc.h	1640;"	d
HW_LRADC_CTRL0	regslradc.h	84;"	d
HW_LRADC_CTRL0_ADDR	regslradc.h	78;"	d
HW_LRADC_CTRL0_CLR	regslradc.h	88;"	d
HW_LRADC_CTRL0_CLR_ADDR	regslradc.h	80;"	d
HW_LRADC_CTRL0_RD	regslradc.h	85;"	d
HW_LRADC_CTRL0_SET	regslradc.h	87;"	d
HW_LRADC_CTRL0_SET_ADDR	regslradc.h	79;"	d
HW_LRADC_CTRL0_TOG	regslradc.h	89;"	d
HW_LRADC_CTRL0_TOG_ADDR	regslradc.h	81;"	d
HW_LRADC_CTRL0_WR	regslradc.h	86;"	d
HW_LRADC_CTRL1	regslradc.h	264;"	d
HW_LRADC_CTRL1_ADDR	regslradc.h	258;"	d
HW_LRADC_CTRL1_CLR	regslradc.h	268;"	d
HW_LRADC_CTRL1_CLR_ADDR	regslradc.h	260;"	d
HW_LRADC_CTRL1_RD	regslradc.h	265;"	d
HW_LRADC_CTRL1_SET	regslradc.h	267;"	d
HW_LRADC_CTRL1_SET_ADDR	regslradc.h	259;"	d
HW_LRADC_CTRL1_TOG	regslradc.h	269;"	d
HW_LRADC_CTRL1_TOG_ADDR	regslradc.h	261;"	d
HW_LRADC_CTRL1_WR	regslradc.h	266;"	d
HW_LRADC_CTRL2	regslradc.h	569;"	d
HW_LRADC_CTRL2_ADDR	regslradc.h	563;"	d
HW_LRADC_CTRL2_CLR	regslradc.h	573;"	d
HW_LRADC_CTRL2_CLR_ADDR	regslradc.h	565;"	d
HW_LRADC_CTRL2_RD	regslradc.h	570;"	d
HW_LRADC_CTRL2_SET	regslradc.h	572;"	d
HW_LRADC_CTRL2_SET_ADDR	regslradc.h	564;"	d
HW_LRADC_CTRL2_TOG	regslradc.h	574;"	d
HW_LRADC_CTRL2_TOG_ADDR	regslradc.h	566;"	d
HW_LRADC_CTRL2_WR	regslradc.h	571;"	d
HW_LRADC_CTRL3	regslradc.h	805;"	d
HW_LRADC_CTRL3_ADDR	regslradc.h	799;"	d
HW_LRADC_CTRL3_CLR	regslradc.h	809;"	d
HW_LRADC_CTRL3_CLR_ADDR	regslradc.h	801;"	d
HW_LRADC_CTRL3_RD	regslradc.h	806;"	d
HW_LRADC_CTRL3_SET	regslradc.h	808;"	d
HW_LRADC_CTRL3_SET_ADDR	regslradc.h	800;"	d
HW_LRADC_CTRL3_TOG	regslradc.h	810;"	d
HW_LRADC_CTRL3_TOG_ADDR	regslradc.h	802;"	d
HW_LRADC_CTRL3_WR	regslradc.h	807;"	d
HW_LRADC_CTRL4	regslradc.h	1726;"	d
HW_LRADC_CTRL4_ADDR	regslradc.h	1720;"	d
HW_LRADC_CTRL4_CLR	regslradc.h	1730;"	d
HW_LRADC_CTRL4_CLR_ADDR	regslradc.h	1722;"	d
HW_LRADC_CTRL4_RD	regslradc.h	1727;"	d
HW_LRADC_CTRL4_SET	regslradc.h	1729;"	d
HW_LRADC_CTRL4_SET_ADDR	regslradc.h	1721;"	d
HW_LRADC_CTRL4_TOG	regslradc.h	1731;"	d
HW_LRADC_CTRL4_TOG_ADDR	regslradc.h	1723;"	d
HW_LRADC_CTRL4_WR	regslradc.h	1728;"	d
HW_LRADC_DEBUG0	regslradc.h	1472;"	d
HW_LRADC_DEBUG0_ADDR	regslradc.h	1469;"	d
HW_LRADC_DEBUG0_RD	regslradc.h	1473;"	d
HW_LRADC_DEBUG1	regslradc.h	1533;"	d
HW_LRADC_DEBUG1_ADDR	regslradc.h	1527;"	d
HW_LRADC_DEBUG1_CLR	regslradc.h	1537;"	d
HW_LRADC_DEBUG1_CLR_ADDR	regslradc.h	1529;"	d
HW_LRADC_DEBUG1_RD	regslradc.h	1534;"	d
HW_LRADC_DEBUG1_SET	regslradc.h	1536;"	d
HW_LRADC_DEBUG1_SET_ADDR	regslradc.h	1528;"	d
HW_LRADC_DEBUG1_TOG	regslradc.h	1538;"	d
HW_LRADC_DEBUG1_TOG_ADDR	regslradc.h	1530;"	d
HW_LRADC_DEBUG1_WR	regslradc.h	1535;"	d
HW_LRADC_DELAYn	regslradc.h	1374;"	d
HW_LRADC_DELAYn_ADDR	regslradc.h	1368;"	d
HW_LRADC_DELAYn_CLR	regslradc.h	1378;"	d
HW_LRADC_DELAYn_CLR_ADDR	regslradc.h	1370;"	d
HW_LRADC_DELAYn_COUNT	regslradc.h	1367;"	d
HW_LRADC_DELAYn_RD	regslradc.h	1375;"	d
HW_LRADC_DELAYn_SET	regslradc.h	1377;"	d
HW_LRADC_DELAYn_SET_ADDR	regslradc.h	1369;"	d
HW_LRADC_DELAYn_TOG	regslradc.h	1379;"	d
HW_LRADC_DELAYn_TOG_ADDR	regslradc.h	1371;"	d
HW_LRADC_DELAYn_WR	regslradc.h	1376;"	d
HW_LRADC_STATUS	regslradc.h	958;"	d
HW_LRADC_STATUS_ADDR	regslradc.h	955;"	d
HW_LRADC_STATUS_RD	regslradc.h	959;"	d
HW_LRADC_VERSION	regslradc.h	1993;"	d
HW_LRADC_VERSION_ADDR	regslradc.h	1990;"	d
HW_LRADC_VERSION_RD	regslradc.h	1994;"	d
HW_OCOTP_CRYPTOn	regsocotp.h	284;"	d
HW_OCOTP_CRYPTOn_ADDR	regsocotp.h	281;"	d
HW_OCOTP_CRYPTOn_COUNT	regsocotp.h	280;"	d
HW_OCOTP_CRYPTOn_RD	regsocotp.h	285;"	d
HW_OCOTP_CTRL	regsocotp.h	81;"	d
HW_OCOTP_CTRL_ADDR	regsocotp.h	75;"	d
HW_OCOTP_CTRL_CLR	regsocotp.h	85;"	d
HW_OCOTP_CTRL_CLR_ADDR	regsocotp.h	77;"	d
HW_OCOTP_CTRL_RD	regsocotp.h	82;"	d
HW_OCOTP_CTRL_SET	regsocotp.h	84;"	d
HW_OCOTP_CTRL_SET_ADDR	regsocotp.h	76;"	d
HW_OCOTP_CTRL_TOG	regsocotp.h	86;"	d
HW_OCOTP_CTRL_TOG_ADDR	regsocotp.h	78;"	d
HW_OCOTP_CTRL_WR	regsocotp.h	83;"	d
HW_OCOTP_CUSTCAP	regsocotp.h	433;"	d
HW_OCOTP_CUSTCAP_ADDR	regsocotp.h	430;"	d
HW_OCOTP_CUSTCAP_CLR	regsocotp.h	437;"	d
HW_OCOTP_CUSTCAP_RD	regsocotp.h	434;"	d
HW_OCOTP_CUSTCAP_SET	regsocotp.h	436;"	d
HW_OCOTP_CUSTCAP_TOG	regsocotp.h	438;"	d
HW_OCOTP_CUSTCAP_WR	regsocotp.h	435;"	d
HW_OCOTP_CUSTn	regsocotp.h	239;"	d
HW_OCOTP_CUSTn_ADDR	regsocotp.h	236;"	d
HW_OCOTP_CUSTn_COUNT	regsocotp.h	235;"	d
HW_OCOTP_CUSTn_RD	regsocotp.h	240;"	d
HW_OCOTP_DATA	regsocotp.h	186;"	d
HW_OCOTP_DATA_ADDR	regsocotp.h	183;"	d
HW_OCOTP_DATA_CLR	regsocotp.h	190;"	d
HW_OCOTP_DATA_RD	regsocotp.h	187;"	d
HW_OCOTP_DATA_SET	regsocotp.h	189;"	d
HW_OCOTP_DATA_TOG	regsocotp.h	191;"	d
HW_OCOTP_DATA_WR	regsocotp.h	188;"	d
HW_OCOTP_HWCAPn	regsocotp.h	329;"	d
HW_OCOTP_HWCAPn_ADDR	regsocotp.h	326;"	d
HW_OCOTP_HWCAPn_CLR	regsocotp.h	333;"	d
HW_OCOTP_HWCAPn_COUNT	regsocotp.h	325;"	d
HW_OCOTP_HWCAPn_RD	regsocotp.h	330;"	d
HW_OCOTP_HWCAPn_SET	regsocotp.h	332;"	d
HW_OCOTP_HWCAPn_TOG	regsocotp.h	334;"	d
HW_OCOTP_HWCAPn_WR	regsocotp.h	331;"	d
HW_OCOTP_LOCK	regsocotp.h	512;"	d
HW_OCOTP_LOCK_ADDR	regsocotp.h	509;"	d
HW_OCOTP_LOCK_RD	regsocotp.h	513;"	d
HW_OCOTP_OPSn	regsocotp.h	746;"	d
HW_OCOTP_OPSn_ADDR	regsocotp.h	743;"	d
HW_OCOTP_OPSn_COUNT	regsocotp.h	742;"	d
HW_OCOTP_OPSn_RD	regsocotp.h	747;"	d
HW_OCOTP_ROMn	regsocotp.h	836;"	d
HW_OCOTP_ROMn_ADDR	regsocotp.h	833;"	d
HW_OCOTP_ROMn_CLR	regsocotp.h	840;"	d
HW_OCOTP_ROMn_COUNT	regsocotp.h	832;"	d
HW_OCOTP_ROMn_RD	regsocotp.h	837;"	d
HW_OCOTP_ROMn_SET	regsocotp.h	839;"	d
HW_OCOTP_ROMn_TOG	regsocotp.h	841;"	d
HW_OCOTP_ROMn_WR	regsocotp.h	838;"	d
HW_OCOTP_SWCAP	regsocotp.h	381;"	d
HW_OCOTP_SWCAP_ADDR	regsocotp.h	378;"	d
HW_OCOTP_SWCAP_CLR	regsocotp.h	385;"	d
HW_OCOTP_SWCAP_RD	regsocotp.h	382;"	d
HW_OCOTP_SWCAP_SET	regsocotp.h	384;"	d
HW_OCOTP_SWCAP_TOG	regsocotp.h	386;"	d
HW_OCOTP_SWCAP_WR	regsocotp.h	383;"	d
HW_OCOTP_UNn	regsocotp.h	791;"	d
HW_OCOTP_UNn_ADDR	regsocotp.h	788;"	d
HW_OCOTP_UNn_COUNT	regsocotp.h	787;"	d
HW_OCOTP_UNn_RD	regsocotp.h	792;"	d
HW_OCOTP_VERSION	regsocotp.h	890;"	d
HW_OCOTP_VERSION_ADDR	regsocotp.h	887;"	d
HW_OCOTP_VERSION_RD	regsocotp.h	891;"	d
HW_PINCTRL_CTRL	regspinctrl.h	80;"	d
HW_PINCTRL_CTRL_ADDR	regspinctrl.h	74;"	d
HW_PINCTRL_CTRL_CLR	regspinctrl.h	84;"	d
HW_PINCTRL_CTRL_CLR_ADDR	regspinctrl.h	76;"	d
HW_PINCTRL_CTRL_RD	regspinctrl.h	81;"	d
HW_PINCTRL_CTRL_SET	regspinctrl.h	83;"	d
HW_PINCTRL_CTRL_SET_ADDR	regspinctrl.h	75;"	d
HW_PINCTRL_CTRL_TOG	regspinctrl.h	85;"	d
HW_PINCTRL_CTRL_TOG_ADDR	regspinctrl.h	77;"	d
HW_PINCTRL_CTRL_WR	regspinctrl.h	82;"	d
HW_PINCTRL_DIN0	regs.h	131;"	d
HW_PINCTRL_DIN0	regspinctrl.h	5539;"	d
HW_PINCTRL_DIN0_ADDR	regspinctrl.h	5536;"	d
HW_PINCTRL_DIN0_CLR	regs.h	133;"	d
HW_PINCTRL_DIN0_RD	regspinctrl.h	5540;"	d
HW_PINCTRL_DIN0_SET	regs.h	132;"	d
HW_PINCTRL_DIN0_TOG	regs.h	134;"	d
HW_PINCTRL_DIN1	regs.h	136;"	d
HW_PINCTRL_DIN1	regspinctrl.h	5584;"	d
HW_PINCTRL_DIN1_ADDR	regspinctrl.h	5581;"	d
HW_PINCTRL_DIN1_CLR	regs.h	138;"	d
HW_PINCTRL_DIN1_RD	regspinctrl.h	5585;"	d
HW_PINCTRL_DIN1_SET	regs.h	137;"	d
HW_PINCTRL_DIN1_TOG	regs.h	139;"	d
HW_PINCTRL_DIN2	regs.h	141;"	d
HW_PINCTRL_DIN2	regspinctrl.h	5624;"	d
HW_PINCTRL_DIN2_ADDR	regspinctrl.h	5621;"	d
HW_PINCTRL_DIN2_CLR	regs.h	143;"	d
HW_PINCTRL_DIN2_RD	regspinctrl.h	5625;"	d
HW_PINCTRL_DIN2_SET	regs.h	142;"	d
HW_PINCTRL_DIN2_TOG	regs.h	144;"	d
HW_PINCTRL_DIN3	regs.h	146;"	d
HW_PINCTRL_DIN3_CLR	regs.h	148;"	d
HW_PINCTRL_DIN3_SET	regs.h	147;"	d
HW_PINCTRL_DIN3_TOG	regs.h	149;"	d
HW_PINCTRL_DOE0	regs.h	91;"	d
HW_PINCTRL_DOE0	regspinctrl.h	5671;"	d
HW_PINCTRL_DOE0_ADDR	regspinctrl.h	5665;"	d
HW_PINCTRL_DOE0_CLR	regs.h	93;"	d
HW_PINCTRL_DOE0_CLR	regspinctrl.h	5675;"	d
HW_PINCTRL_DOE0_CLR_ADDR	regspinctrl.h	5667;"	d
HW_PINCTRL_DOE0_RD	regspinctrl.h	5672;"	d
HW_PINCTRL_DOE0_SET	regs.h	92;"	d
HW_PINCTRL_DOE0_SET	regspinctrl.h	5674;"	d
HW_PINCTRL_DOE0_SET_ADDR	regspinctrl.h	5666;"	d
HW_PINCTRL_DOE0_TOG	regs.h	94;"	d
HW_PINCTRL_DOE0_TOG	regspinctrl.h	5676;"	d
HW_PINCTRL_DOE0_TOG_ADDR	regspinctrl.h	5668;"	d
HW_PINCTRL_DOE0_WR	regspinctrl.h	5673;"	d
HW_PINCTRL_DOE1	regs.h	96;"	d
HW_PINCTRL_DOE1	regspinctrl.h	5727;"	d
HW_PINCTRL_DOE1_ADDR	regspinctrl.h	5721;"	d
HW_PINCTRL_DOE1_CLR	regs.h	98;"	d
HW_PINCTRL_DOE1_CLR	regspinctrl.h	5731;"	d
HW_PINCTRL_DOE1_CLR_ADDR	regspinctrl.h	5723;"	d
HW_PINCTRL_DOE1_RD	regspinctrl.h	5728;"	d
HW_PINCTRL_DOE1_SET	regs.h	97;"	d
HW_PINCTRL_DOE1_SET	regspinctrl.h	5730;"	d
HW_PINCTRL_DOE1_SET_ADDR	regspinctrl.h	5722;"	d
HW_PINCTRL_DOE1_TOG	regs.h	99;"	d
HW_PINCTRL_DOE1_TOG	regspinctrl.h	5732;"	d
HW_PINCTRL_DOE1_TOG_ADDR	regspinctrl.h	5724;"	d
HW_PINCTRL_DOE1_WR	regspinctrl.h	5729;"	d
HW_PINCTRL_DOE2	regs.h	101;"	d
HW_PINCTRL_DOE2	regspinctrl.h	5778;"	d
HW_PINCTRL_DOE2_ADDR	regspinctrl.h	5772;"	d
HW_PINCTRL_DOE2_CLR	regs.h	103;"	d
HW_PINCTRL_DOE2_CLR	regspinctrl.h	5782;"	d
HW_PINCTRL_DOE2_CLR_ADDR	regspinctrl.h	5774;"	d
HW_PINCTRL_DOE2_RD	regspinctrl.h	5779;"	d
HW_PINCTRL_DOE2_SET	regs.h	102;"	d
HW_PINCTRL_DOE2_SET	regspinctrl.h	5781;"	d
HW_PINCTRL_DOE2_SET_ADDR	regspinctrl.h	5773;"	d
HW_PINCTRL_DOE2_TOG	regs.h	104;"	d
HW_PINCTRL_DOE2_TOG	regspinctrl.h	5783;"	d
HW_PINCTRL_DOE2_TOG_ADDR	regspinctrl.h	5775;"	d
HW_PINCTRL_DOE2_WR	regspinctrl.h	5780;"	d
HW_PINCTRL_DOE3	regs.h	106;"	d
HW_PINCTRL_DOE3_CLR	regs.h	108;"	d
HW_PINCTRL_DOE3_SET	regs.h	107;"	d
HW_PINCTRL_DOE3_TOG	regs.h	109;"	d
HW_PINCTRL_DOUT0	regs.h	111;"	d
HW_PINCTRL_DOUT0	regspinctrl.h	5380;"	d
HW_PINCTRL_DOUT0_ADDR	regspinctrl.h	5374;"	d
HW_PINCTRL_DOUT0_CLR	regs.h	113;"	d
HW_PINCTRL_DOUT0_CLR	regspinctrl.h	5384;"	d
HW_PINCTRL_DOUT0_CLR_ADDR	regspinctrl.h	5376;"	d
HW_PINCTRL_DOUT0_RD	regspinctrl.h	5381;"	d
HW_PINCTRL_DOUT0_SET	regs.h	112;"	d
HW_PINCTRL_DOUT0_SET	regspinctrl.h	5383;"	d
HW_PINCTRL_DOUT0_SET_ADDR	regspinctrl.h	5375;"	d
HW_PINCTRL_DOUT0_TOG	regs.h	114;"	d
HW_PINCTRL_DOUT0_TOG	regspinctrl.h	5385;"	d
HW_PINCTRL_DOUT0_TOG_ADDR	regspinctrl.h	5377;"	d
HW_PINCTRL_DOUT0_WR	regspinctrl.h	5382;"	d
HW_PINCTRL_DOUT1	regs.h	116;"	d
HW_PINCTRL_DOUT1	regspinctrl.h	5436;"	d
HW_PINCTRL_DOUT1_ADDR	regspinctrl.h	5430;"	d
HW_PINCTRL_DOUT1_CLR	regs.h	118;"	d
HW_PINCTRL_DOUT1_CLR	regspinctrl.h	5440;"	d
HW_PINCTRL_DOUT1_CLR_ADDR	regspinctrl.h	5432;"	d
HW_PINCTRL_DOUT1_RD	regspinctrl.h	5437;"	d
HW_PINCTRL_DOUT1_SET	regs.h	117;"	d
HW_PINCTRL_DOUT1_SET	regspinctrl.h	5439;"	d
HW_PINCTRL_DOUT1_SET_ADDR	regspinctrl.h	5431;"	d
HW_PINCTRL_DOUT1_TOG	regs.h	119;"	d
HW_PINCTRL_DOUT1_TOG	regspinctrl.h	5441;"	d
HW_PINCTRL_DOUT1_TOG_ADDR	regspinctrl.h	5433;"	d
HW_PINCTRL_DOUT1_WR	regspinctrl.h	5438;"	d
HW_PINCTRL_DOUT2	regs.h	121;"	d
HW_PINCTRL_DOUT2	regspinctrl.h	5487;"	d
HW_PINCTRL_DOUT2_ADDR	regspinctrl.h	5481;"	d
HW_PINCTRL_DOUT2_CLR	regs.h	123;"	d
HW_PINCTRL_DOUT2_CLR	regspinctrl.h	5491;"	d
HW_PINCTRL_DOUT2_CLR_ADDR	regspinctrl.h	5483;"	d
HW_PINCTRL_DOUT2_RD	regspinctrl.h	5488;"	d
HW_PINCTRL_DOUT2_SET	regs.h	122;"	d
HW_PINCTRL_DOUT2_SET	regspinctrl.h	5490;"	d
HW_PINCTRL_DOUT2_SET_ADDR	regspinctrl.h	5482;"	d
HW_PINCTRL_DOUT2_TOG	regs.h	124;"	d
HW_PINCTRL_DOUT2_TOG	regspinctrl.h	5492;"	d
HW_PINCTRL_DOUT2_TOG_ADDR	regspinctrl.h	5484;"	d
HW_PINCTRL_DOUT2_WR	regspinctrl.h	5489;"	d
HW_PINCTRL_DOUT3	regs.h	126;"	d
HW_PINCTRL_DOUT3_CLR	regs.h	128;"	d
HW_PINCTRL_DOUT3_SET	regs.h	127;"	d
HW_PINCTRL_DOUT3_TOG	regs.h	129;"	d
HW_PINCTRL_DRIVE0	regspinctrl.h	1952;"	d
HW_PINCTRL_DRIVE0_ADDR	regspinctrl.h	1946;"	d
HW_PINCTRL_DRIVE0_CLR	regspinctrl.h	1956;"	d
HW_PINCTRL_DRIVE0_CLR_ADDR	regspinctrl.h	1948;"	d
HW_PINCTRL_DRIVE0_RD	regspinctrl.h	1953;"	d
HW_PINCTRL_DRIVE0_SET	regspinctrl.h	1955;"	d
HW_PINCTRL_DRIVE0_SET_ADDR	regspinctrl.h	1947;"	d
HW_PINCTRL_DRIVE0_TOG	regspinctrl.h	1957;"	d
HW_PINCTRL_DRIVE0_TOG_ADDR	regspinctrl.h	1949;"	d
HW_PINCTRL_DRIVE0_WR	regspinctrl.h	1954;"	d
HW_PINCTRL_DRIVE1	regspinctrl.h	2095;"	d
HW_PINCTRL_DRIVE10	regspinctrl.h	3462;"	d
HW_PINCTRL_DRIVE10_ADDR	regspinctrl.h	3456;"	d
HW_PINCTRL_DRIVE10_CLR	regspinctrl.h	3466;"	d
HW_PINCTRL_DRIVE10_CLR_ADDR	regspinctrl.h	3458;"	d
HW_PINCTRL_DRIVE10_RD	regspinctrl.h	3463;"	d
HW_PINCTRL_DRIVE10_SET	regspinctrl.h	3465;"	d
HW_PINCTRL_DRIVE10_SET_ADDR	regspinctrl.h	3457;"	d
HW_PINCTRL_DRIVE10_TOG	regspinctrl.h	3467;"	d
HW_PINCTRL_DRIVE10_TOG_ADDR	regspinctrl.h	3459;"	d
HW_PINCTRL_DRIVE10_WR	regspinctrl.h	3464;"	d
HW_PINCTRL_DRIVE11	regspinctrl.h	3699;"	d
HW_PINCTRL_DRIVE11_ADDR	regspinctrl.h	3693;"	d
HW_PINCTRL_DRIVE11_CLR	regspinctrl.h	3703;"	d
HW_PINCTRL_DRIVE11_CLR_ADDR	regspinctrl.h	3695;"	d
HW_PINCTRL_DRIVE11_RD	regspinctrl.h	3700;"	d
HW_PINCTRL_DRIVE11_SET	regspinctrl.h	3702;"	d
HW_PINCTRL_DRIVE11_SET_ADDR	regspinctrl.h	3694;"	d
HW_PINCTRL_DRIVE11_TOG	regspinctrl.h	3704;"	d
HW_PINCTRL_DRIVE11_TOG_ADDR	regspinctrl.h	3696;"	d
HW_PINCTRL_DRIVE11_WR	regspinctrl.h	3701;"	d
HW_PINCTRL_DRIVE12	regspinctrl.h	3916;"	d
HW_PINCTRL_DRIVE12_ADDR	regspinctrl.h	3910;"	d
HW_PINCTRL_DRIVE12_CLR	regspinctrl.h	3920;"	d
HW_PINCTRL_DRIVE12_CLR_ADDR	regspinctrl.h	3912;"	d
HW_PINCTRL_DRIVE12_RD	regspinctrl.h	3917;"	d
HW_PINCTRL_DRIVE12_SET	regspinctrl.h	3919;"	d
HW_PINCTRL_DRIVE12_SET_ADDR	regspinctrl.h	3911;"	d
HW_PINCTRL_DRIVE12_TOG	regspinctrl.h	3921;"	d
HW_PINCTRL_DRIVE12_TOG_ADDR	regspinctrl.h	3913;"	d
HW_PINCTRL_DRIVE12_WR	regspinctrl.h	3918;"	d
HW_PINCTRL_DRIVE13	regspinctrl.h	4155;"	d
HW_PINCTRL_DRIVE13_ADDR	regspinctrl.h	4149;"	d
HW_PINCTRL_DRIVE13_CLR	regspinctrl.h	4159;"	d
HW_PINCTRL_DRIVE13_CLR_ADDR	regspinctrl.h	4151;"	d
HW_PINCTRL_DRIVE13_RD	regspinctrl.h	4156;"	d
HW_PINCTRL_DRIVE13_SET	regspinctrl.h	4158;"	d
HW_PINCTRL_DRIVE13_SET_ADDR	regspinctrl.h	4150;"	d
HW_PINCTRL_DRIVE13_TOG	regspinctrl.h	4160;"	d
HW_PINCTRL_DRIVE13_TOG_ADDR	regspinctrl.h	4152;"	d
HW_PINCTRL_DRIVE13_WR	regspinctrl.h	4157;"	d
HW_PINCTRL_DRIVE14	regspinctrl.h	4389;"	d
HW_PINCTRL_DRIVE14_ADDR	regspinctrl.h	4383;"	d
HW_PINCTRL_DRIVE14_CLR	regspinctrl.h	4393;"	d
HW_PINCTRL_DRIVE14_CLR_ADDR	regspinctrl.h	4385;"	d
HW_PINCTRL_DRIVE14_RD	regspinctrl.h	4390;"	d
HW_PINCTRL_DRIVE14_SET	regspinctrl.h	4392;"	d
HW_PINCTRL_DRIVE14_SET_ADDR	regspinctrl.h	4384;"	d
HW_PINCTRL_DRIVE14_TOG	regspinctrl.h	4394;"	d
HW_PINCTRL_DRIVE14_TOG_ADDR	regspinctrl.h	4386;"	d
HW_PINCTRL_DRIVE14_WR	regspinctrl.h	4391;"	d
HW_PINCTRL_DRIVE1_ADDR	regspinctrl.h	2089;"	d
HW_PINCTRL_DRIVE1_CLR	regspinctrl.h	2099;"	d
HW_PINCTRL_DRIVE1_CLR_ADDR	regspinctrl.h	2091;"	d
HW_PINCTRL_DRIVE1_RD	regspinctrl.h	2096;"	d
HW_PINCTRL_DRIVE1_SET	regspinctrl.h	2098;"	d
HW_PINCTRL_DRIVE1_SET_ADDR	regspinctrl.h	2090;"	d
HW_PINCTRL_DRIVE1_TOG	regspinctrl.h	2100;"	d
HW_PINCTRL_DRIVE1_TOG_ADDR	regspinctrl.h	2092;"	d
HW_PINCTRL_DRIVE1_WR	regspinctrl.h	2097;"	d
HW_PINCTRL_DRIVE2	regspinctrl.h	2238;"	d
HW_PINCTRL_DRIVE2_ADDR	regspinctrl.h	2232;"	d
HW_PINCTRL_DRIVE2_CLR	regspinctrl.h	2242;"	d
HW_PINCTRL_DRIVE2_CLR_ADDR	regspinctrl.h	2234;"	d
HW_PINCTRL_DRIVE2_RD	regspinctrl.h	2239;"	d
HW_PINCTRL_DRIVE2_SET	regspinctrl.h	2241;"	d
HW_PINCTRL_DRIVE2_SET_ADDR	regspinctrl.h	2233;"	d
HW_PINCTRL_DRIVE2_TOG	regspinctrl.h	2243;"	d
HW_PINCTRL_DRIVE2_TOG_ADDR	regspinctrl.h	2235;"	d
HW_PINCTRL_DRIVE2_WR	regspinctrl.h	2240;"	d
HW_PINCTRL_DRIVE3	regspinctrl.h	2381;"	d
HW_PINCTRL_DRIVE3_ADDR	regspinctrl.h	2375;"	d
HW_PINCTRL_DRIVE3_CLR	regspinctrl.h	2385;"	d
HW_PINCTRL_DRIVE3_CLR_ADDR	regspinctrl.h	2377;"	d
HW_PINCTRL_DRIVE3_RD	regspinctrl.h	2382;"	d
HW_PINCTRL_DRIVE3_SET	regspinctrl.h	2384;"	d
HW_PINCTRL_DRIVE3_SET_ADDR	regspinctrl.h	2376;"	d
HW_PINCTRL_DRIVE3_TOG	regspinctrl.h	2386;"	d
HW_PINCTRL_DRIVE3_TOG_ADDR	regspinctrl.h	2378;"	d
HW_PINCTRL_DRIVE3_WR	regspinctrl.h	2383;"	d
HW_PINCTRL_DRIVE4	regspinctrl.h	2524;"	d
HW_PINCTRL_DRIVE4_ADDR	regspinctrl.h	2518;"	d
HW_PINCTRL_DRIVE4_CLR	regspinctrl.h	2528;"	d
HW_PINCTRL_DRIVE4_CLR_ADDR	regspinctrl.h	2520;"	d
HW_PINCTRL_DRIVE4_RD	regspinctrl.h	2525;"	d
HW_PINCTRL_DRIVE4_SET	regspinctrl.h	2527;"	d
HW_PINCTRL_DRIVE4_SET_ADDR	regspinctrl.h	2519;"	d
HW_PINCTRL_DRIVE4_TOG	regspinctrl.h	2529;"	d
HW_PINCTRL_DRIVE4_TOG_ADDR	regspinctrl.h	2521;"	d
HW_PINCTRL_DRIVE4_WR	regspinctrl.h	2526;"	d
HW_PINCTRL_DRIVE5	regspinctrl.h	2667;"	d
HW_PINCTRL_DRIVE5_ADDR	regspinctrl.h	2661;"	d
HW_PINCTRL_DRIVE5_CLR	regspinctrl.h	2671;"	d
HW_PINCTRL_DRIVE5_CLR_ADDR	regspinctrl.h	2663;"	d
HW_PINCTRL_DRIVE5_RD	regspinctrl.h	2668;"	d
HW_PINCTRL_DRIVE5_SET	regspinctrl.h	2670;"	d
HW_PINCTRL_DRIVE5_SET_ADDR	regspinctrl.h	2662;"	d
HW_PINCTRL_DRIVE5_TOG	regspinctrl.h	2672;"	d
HW_PINCTRL_DRIVE5_TOG_ADDR	regspinctrl.h	2664;"	d
HW_PINCTRL_DRIVE5_WR	regspinctrl.h	2669;"	d
HW_PINCTRL_DRIVE6	regspinctrl.h	2810;"	d
HW_PINCTRL_DRIVE6_ADDR	regspinctrl.h	2804;"	d
HW_PINCTRL_DRIVE6_CLR	regspinctrl.h	2814;"	d
HW_PINCTRL_DRIVE6_CLR_ADDR	regspinctrl.h	2806;"	d
HW_PINCTRL_DRIVE6_RD	regspinctrl.h	2811;"	d
HW_PINCTRL_DRIVE6_SET	regspinctrl.h	2813;"	d
HW_PINCTRL_DRIVE6_SET_ADDR	regspinctrl.h	2805;"	d
HW_PINCTRL_DRIVE6_TOG	regspinctrl.h	2815;"	d
HW_PINCTRL_DRIVE6_TOG_ADDR	regspinctrl.h	2807;"	d
HW_PINCTRL_DRIVE6_WR	regspinctrl.h	2812;"	d
HW_PINCTRL_DRIVE7	regspinctrl.h	2952;"	d
HW_PINCTRL_DRIVE7_ADDR	regspinctrl.h	2946;"	d
HW_PINCTRL_DRIVE7_CLR	regspinctrl.h	2956;"	d
HW_PINCTRL_DRIVE7_CLR_ADDR	regspinctrl.h	2948;"	d
HW_PINCTRL_DRIVE7_RD	regspinctrl.h	2953;"	d
HW_PINCTRL_DRIVE7_SET	regspinctrl.h	2955;"	d
HW_PINCTRL_DRIVE7_SET_ADDR	regspinctrl.h	2947;"	d
HW_PINCTRL_DRIVE7_TOG	regspinctrl.h	2957;"	d
HW_PINCTRL_DRIVE7_TOG_ADDR	regspinctrl.h	2949;"	d
HW_PINCTRL_DRIVE7_WR	regspinctrl.h	2954;"	d
HW_PINCTRL_DRIVE8	regspinctrl.h	3084;"	d
HW_PINCTRL_DRIVE8_ADDR	regspinctrl.h	3078;"	d
HW_PINCTRL_DRIVE8_CLR	regspinctrl.h	3088;"	d
HW_PINCTRL_DRIVE8_CLR_ADDR	regspinctrl.h	3080;"	d
HW_PINCTRL_DRIVE8_RD	regspinctrl.h	3085;"	d
HW_PINCTRL_DRIVE8_SET	regspinctrl.h	3087;"	d
HW_PINCTRL_DRIVE8_SET_ADDR	regspinctrl.h	3079;"	d
HW_PINCTRL_DRIVE8_TOG	regspinctrl.h	3089;"	d
HW_PINCTRL_DRIVE8_TOG_ADDR	regspinctrl.h	3081;"	d
HW_PINCTRL_DRIVE8_WR	regspinctrl.h	3086;"	d
HW_PINCTRL_DRIVE9	regspinctrl.h	3234;"	d
HW_PINCTRL_DRIVE9_ADDR	regspinctrl.h	3228;"	d
HW_PINCTRL_DRIVE9_CLR	regspinctrl.h	3238;"	d
HW_PINCTRL_DRIVE9_CLR_ADDR	regspinctrl.h	3230;"	d
HW_PINCTRL_DRIVE9_RD	regspinctrl.h	3235;"	d
HW_PINCTRL_DRIVE9_SET	regspinctrl.h	3237;"	d
HW_PINCTRL_DRIVE9_SET_ADDR	regspinctrl.h	3229;"	d
HW_PINCTRL_DRIVE9_TOG	regspinctrl.h	3239;"	d
HW_PINCTRL_DRIVE9_TOG_ADDR	regspinctrl.h	3231;"	d
HW_PINCTRL_DRIVE9_WR	regspinctrl.h	3236;"	d
HW_PINCTRL_IRQEN0	regs.h	181;"	d
HW_PINCTRL_IRQEN0	regspinctrl.h	5995;"	d
HW_PINCTRL_IRQEN0_ADDR	regspinctrl.h	5989;"	d
HW_PINCTRL_IRQEN0_CLR	regs.h	183;"	d
HW_PINCTRL_IRQEN0_CLR	regspinctrl.h	5999;"	d
HW_PINCTRL_IRQEN0_CLR_ADDR	regspinctrl.h	5991;"	d
HW_PINCTRL_IRQEN0_RD	regspinctrl.h	5996;"	d
HW_PINCTRL_IRQEN0_SET	regs.h	182;"	d
HW_PINCTRL_IRQEN0_SET	regspinctrl.h	5998;"	d
HW_PINCTRL_IRQEN0_SET_ADDR	regspinctrl.h	5990;"	d
HW_PINCTRL_IRQEN0_TOG	regs.h	184;"	d
HW_PINCTRL_IRQEN0_TOG	regspinctrl.h	6000;"	d
HW_PINCTRL_IRQEN0_TOG_ADDR	regspinctrl.h	5992;"	d
HW_PINCTRL_IRQEN0_WR	regspinctrl.h	5997;"	d
HW_PINCTRL_IRQEN1	regs.h	186;"	d
HW_PINCTRL_IRQEN1	regspinctrl.h	6051;"	d
HW_PINCTRL_IRQEN1_ADDR	regspinctrl.h	6045;"	d
HW_PINCTRL_IRQEN1_CLR	regs.h	188;"	d
HW_PINCTRL_IRQEN1_CLR	regspinctrl.h	6055;"	d
HW_PINCTRL_IRQEN1_CLR_ADDR	regspinctrl.h	6047;"	d
HW_PINCTRL_IRQEN1_RD	regspinctrl.h	6052;"	d
HW_PINCTRL_IRQEN1_SET	regs.h	187;"	d
HW_PINCTRL_IRQEN1_SET	regspinctrl.h	6054;"	d
HW_PINCTRL_IRQEN1_SET_ADDR	regspinctrl.h	6046;"	d
HW_PINCTRL_IRQEN1_TOG	regs.h	189;"	d
HW_PINCTRL_IRQEN1_TOG	regspinctrl.h	6056;"	d
HW_PINCTRL_IRQEN1_TOG_ADDR	regspinctrl.h	6048;"	d
HW_PINCTRL_IRQEN1_WR	regspinctrl.h	6053;"	d
HW_PINCTRL_IRQEN2	regspinctrl.h	6102;"	d
HW_PINCTRL_IRQEN2_ADDR	regspinctrl.h	6096;"	d
HW_PINCTRL_IRQEN2_CLR	regspinctrl.h	6106;"	d
HW_PINCTRL_IRQEN2_CLR_ADDR	regspinctrl.h	6098;"	d
HW_PINCTRL_IRQEN2_RD	regspinctrl.h	6103;"	d
HW_PINCTRL_IRQEN2_SET	regspinctrl.h	6105;"	d
HW_PINCTRL_IRQEN2_SET_ADDR	regspinctrl.h	6097;"	d
HW_PINCTRL_IRQEN2_TOG	regspinctrl.h	6107;"	d
HW_PINCTRL_IRQEN2_TOG_ADDR	regspinctrl.h	6099;"	d
HW_PINCTRL_IRQEN2_WR	regspinctrl.h	6104;"	d
HW_PINCTRL_IRQLEVEL0	regs.h	191;"	d
HW_PINCTRL_IRQLEVEL0	regspinctrl.h	6157;"	d
HW_PINCTRL_IRQLEVEL0_ADDR	regspinctrl.h	6151;"	d
HW_PINCTRL_IRQLEVEL0_CLR	regs.h	193;"	d
HW_PINCTRL_IRQLEVEL0_CLR	regspinctrl.h	6161;"	d
HW_PINCTRL_IRQLEVEL0_CLR_ADDR	regspinctrl.h	6153;"	d
HW_PINCTRL_IRQLEVEL0_RD	regspinctrl.h	6158;"	d
HW_PINCTRL_IRQLEVEL0_SET	regs.h	192;"	d
HW_PINCTRL_IRQLEVEL0_SET	regspinctrl.h	6160;"	d
HW_PINCTRL_IRQLEVEL0_SET_ADDR	regspinctrl.h	6152;"	d
HW_PINCTRL_IRQLEVEL0_TOG	regs.h	194;"	d
HW_PINCTRL_IRQLEVEL0_TOG	regspinctrl.h	6162;"	d
HW_PINCTRL_IRQLEVEL0_TOG_ADDR	regspinctrl.h	6154;"	d
HW_PINCTRL_IRQLEVEL0_WR	regspinctrl.h	6159;"	d
HW_PINCTRL_IRQLEVEL1	regs.h	196;"	d
HW_PINCTRL_IRQLEVEL1	regspinctrl.h	6213;"	d
HW_PINCTRL_IRQLEVEL1_ADDR	regspinctrl.h	6207;"	d
HW_PINCTRL_IRQLEVEL1_CLR	regs.h	198;"	d
HW_PINCTRL_IRQLEVEL1_CLR	regspinctrl.h	6217;"	d
HW_PINCTRL_IRQLEVEL1_CLR_ADDR	regspinctrl.h	6209;"	d
HW_PINCTRL_IRQLEVEL1_RD	regspinctrl.h	6214;"	d
HW_PINCTRL_IRQLEVEL1_SET	regs.h	197;"	d
HW_PINCTRL_IRQLEVEL1_SET	regspinctrl.h	6216;"	d
HW_PINCTRL_IRQLEVEL1_SET_ADDR	regspinctrl.h	6208;"	d
HW_PINCTRL_IRQLEVEL1_TOG	regs.h	199;"	d
HW_PINCTRL_IRQLEVEL1_TOG	regspinctrl.h	6218;"	d
HW_PINCTRL_IRQLEVEL1_TOG_ADDR	regspinctrl.h	6210;"	d
HW_PINCTRL_IRQLEVEL1_WR	regspinctrl.h	6215;"	d
HW_PINCTRL_IRQLEVEL2	regspinctrl.h	6264;"	d
HW_PINCTRL_IRQLEVEL2_ADDR	regspinctrl.h	6258;"	d
HW_PINCTRL_IRQLEVEL2_CLR	regspinctrl.h	6268;"	d
HW_PINCTRL_IRQLEVEL2_CLR_ADDR	regspinctrl.h	6260;"	d
HW_PINCTRL_IRQLEVEL2_RD	regspinctrl.h	6265;"	d
HW_PINCTRL_IRQLEVEL2_SET	regspinctrl.h	6267;"	d
HW_PINCTRL_IRQLEVEL2_SET_ADDR	regspinctrl.h	6259;"	d
HW_PINCTRL_IRQLEVEL2_TOG	regspinctrl.h	6269;"	d
HW_PINCTRL_IRQLEVEL2_TOG_ADDR	regspinctrl.h	6261;"	d
HW_PINCTRL_IRQLEVEL2_WR	regspinctrl.h	6266;"	d
HW_PINCTRL_IRQPOL0	regs.h	201;"	d
HW_PINCTRL_IRQPOL0	regspinctrl.h	6319;"	d
HW_PINCTRL_IRQPOL0_ADDR	regspinctrl.h	6313;"	d
HW_PINCTRL_IRQPOL0_CLR	regs.h	203;"	d
HW_PINCTRL_IRQPOL0_CLR	regspinctrl.h	6323;"	d
HW_PINCTRL_IRQPOL0_CLR_ADDR	regspinctrl.h	6315;"	d
HW_PINCTRL_IRQPOL0_RD	regspinctrl.h	6320;"	d
HW_PINCTRL_IRQPOL0_SET	regs.h	202;"	d
HW_PINCTRL_IRQPOL0_SET	regspinctrl.h	6322;"	d
HW_PINCTRL_IRQPOL0_SET_ADDR	regspinctrl.h	6314;"	d
HW_PINCTRL_IRQPOL0_TOG	regs.h	204;"	d
HW_PINCTRL_IRQPOL0_TOG	regspinctrl.h	6324;"	d
HW_PINCTRL_IRQPOL0_TOG_ADDR	regspinctrl.h	6316;"	d
HW_PINCTRL_IRQPOL0_WR	regspinctrl.h	6321;"	d
HW_PINCTRL_IRQPOL1	regs.h	206;"	d
HW_PINCTRL_IRQPOL1	regspinctrl.h	6375;"	d
HW_PINCTRL_IRQPOL1_ADDR	regspinctrl.h	6369;"	d
HW_PINCTRL_IRQPOL1_CLR	regs.h	208;"	d
HW_PINCTRL_IRQPOL1_CLR	regspinctrl.h	6379;"	d
HW_PINCTRL_IRQPOL1_CLR_ADDR	regspinctrl.h	6371;"	d
HW_PINCTRL_IRQPOL1_RD	regspinctrl.h	6376;"	d
HW_PINCTRL_IRQPOL1_SET	regs.h	207;"	d
HW_PINCTRL_IRQPOL1_SET	regspinctrl.h	6378;"	d
HW_PINCTRL_IRQPOL1_SET_ADDR	regspinctrl.h	6370;"	d
HW_PINCTRL_IRQPOL1_TOG	regs.h	209;"	d
HW_PINCTRL_IRQPOL1_TOG	regspinctrl.h	6380;"	d
HW_PINCTRL_IRQPOL1_TOG_ADDR	regspinctrl.h	6372;"	d
HW_PINCTRL_IRQPOL1_WR	regspinctrl.h	6377;"	d
HW_PINCTRL_IRQPOL2	regspinctrl.h	6426;"	d
HW_PINCTRL_IRQPOL2_ADDR	regspinctrl.h	6420;"	d
HW_PINCTRL_IRQPOL2_CLR	regspinctrl.h	6430;"	d
HW_PINCTRL_IRQPOL2_CLR_ADDR	regspinctrl.h	6422;"	d
HW_PINCTRL_IRQPOL2_RD	regspinctrl.h	6427;"	d
HW_PINCTRL_IRQPOL2_SET	regspinctrl.h	6429;"	d
HW_PINCTRL_IRQPOL2_SET_ADDR	regspinctrl.h	6421;"	d
HW_PINCTRL_IRQPOL2_TOG	regspinctrl.h	6431;"	d
HW_PINCTRL_IRQPOL2_TOG_ADDR	regspinctrl.h	6423;"	d
HW_PINCTRL_IRQPOL2_WR	regspinctrl.h	6428;"	d
HW_PINCTRL_IRQSTAT0	regs.h	211;"	d
HW_PINCTRL_IRQSTAT0	regspinctrl.h	6481;"	d
HW_PINCTRL_IRQSTAT0_ADDR	regspinctrl.h	6475;"	d
HW_PINCTRL_IRQSTAT0_CLR	regs.h	213;"	d
HW_PINCTRL_IRQSTAT0_CLR	regspinctrl.h	6485;"	d
HW_PINCTRL_IRQSTAT0_CLR_ADDR	regspinctrl.h	6477;"	d
HW_PINCTRL_IRQSTAT0_RD	regspinctrl.h	6482;"	d
HW_PINCTRL_IRQSTAT0_SET	regs.h	212;"	d
HW_PINCTRL_IRQSTAT0_SET	regspinctrl.h	6484;"	d
HW_PINCTRL_IRQSTAT0_SET_ADDR	regspinctrl.h	6476;"	d
HW_PINCTRL_IRQSTAT0_TOG	regs.h	214;"	d
HW_PINCTRL_IRQSTAT0_TOG	regspinctrl.h	6486;"	d
HW_PINCTRL_IRQSTAT0_TOG_ADDR	regspinctrl.h	6478;"	d
HW_PINCTRL_IRQSTAT0_WR	regspinctrl.h	6483;"	d
HW_PINCTRL_IRQSTAT1	regs.h	216;"	d
HW_PINCTRL_IRQSTAT1	regspinctrl.h	6537;"	d
HW_PINCTRL_IRQSTAT1_ADDR	regspinctrl.h	6531;"	d
HW_PINCTRL_IRQSTAT1_CLR	regs.h	218;"	d
HW_PINCTRL_IRQSTAT1_CLR	regspinctrl.h	6541;"	d
HW_PINCTRL_IRQSTAT1_CLR_ADDR	regspinctrl.h	6533;"	d
HW_PINCTRL_IRQSTAT1_RD	regspinctrl.h	6538;"	d
HW_PINCTRL_IRQSTAT1_SET	regs.h	217;"	d
HW_PINCTRL_IRQSTAT1_SET	regspinctrl.h	6540;"	d
HW_PINCTRL_IRQSTAT1_SET_ADDR	regspinctrl.h	6532;"	d
HW_PINCTRL_IRQSTAT1_TOG	regs.h	219;"	d
HW_PINCTRL_IRQSTAT1_TOG	regspinctrl.h	6542;"	d
HW_PINCTRL_IRQSTAT1_TOG_ADDR	regspinctrl.h	6534;"	d
HW_PINCTRL_IRQSTAT1_WR	regspinctrl.h	6539;"	d
HW_PINCTRL_IRQSTAT2	regspinctrl.h	6588;"	d
HW_PINCTRL_IRQSTAT2_ADDR	regspinctrl.h	6582;"	d
HW_PINCTRL_IRQSTAT2_CLR	regspinctrl.h	6592;"	d
HW_PINCTRL_IRQSTAT2_CLR_ADDR	regspinctrl.h	6584;"	d
HW_PINCTRL_IRQSTAT2_RD	regspinctrl.h	6589;"	d
HW_PINCTRL_IRQSTAT2_SET	regspinctrl.h	6591;"	d
HW_PINCTRL_IRQSTAT2_SET_ADDR	regspinctrl.h	6583;"	d
HW_PINCTRL_IRQSTAT2_TOG	regspinctrl.h	6593;"	d
HW_PINCTRL_IRQSTAT2_TOG_ADDR	regspinctrl.h	6585;"	d
HW_PINCTRL_IRQSTAT2_WR	regspinctrl.h	6590;"	d
HW_PINCTRL_MUXSEL0	regs.h	46;"	d
HW_PINCTRL_MUXSEL0	regspinctrl.h	210;"	d
HW_PINCTRL_MUXSEL0_ADDR	regspinctrl.h	204;"	d
HW_PINCTRL_MUXSEL0_CLR	regs.h	48;"	d
HW_PINCTRL_MUXSEL0_CLR	regspinctrl.h	214;"	d
HW_PINCTRL_MUXSEL0_CLR_ADDR	regspinctrl.h	206;"	d
HW_PINCTRL_MUXSEL0_RD	regspinctrl.h	211;"	d
HW_PINCTRL_MUXSEL0_SET	regs.h	47;"	d
HW_PINCTRL_MUXSEL0_SET	regspinctrl.h	213;"	d
HW_PINCTRL_MUXSEL0_SET_ADDR	regspinctrl.h	205;"	d
HW_PINCTRL_MUXSEL0_TOG	regs.h	49;"	d
HW_PINCTRL_MUXSEL0_TOG	regspinctrl.h	215;"	d
HW_PINCTRL_MUXSEL0_TOG_ADDR	regspinctrl.h	207;"	d
HW_PINCTRL_MUXSEL0_WR	regspinctrl.h	212;"	d
HW_PINCTRL_MUXSEL1	regspinctrl.h	445;"	d
HW_PINCTRL_MUXSEL1_ADDR	regspinctrl.h	439;"	d
HW_PINCTRL_MUXSEL1_CLR	regs.h	51;"	d
HW_PINCTRL_MUXSEL1_CLR	regs.h	54;"	d
HW_PINCTRL_MUXSEL1_CLR	regspinctrl.h	449;"	d
HW_PINCTRL_MUXSEL1_CLR_ADDR	regspinctrl.h	441;"	d
HW_PINCTRL_MUXSEL1_RD	regspinctrl.h	446;"	d
HW_PINCTRL_MUXSEL1_SET	regs.h	53;"	d
HW_PINCTRL_MUXSEL1_SET	regspinctrl.h	448;"	d
HW_PINCTRL_MUXSEL1_SET_ADDR	regspinctrl.h	440;"	d
HW_PINCTRL_MUXSEL1_TOG	regs.h	52;"	d
HW_PINCTRL_MUXSEL1_TOG	regspinctrl.h	450;"	d
HW_PINCTRL_MUXSEL1_TOG_ADDR	regspinctrl.h	442;"	d
HW_PINCTRL_MUXSEL1_WR	regspinctrl.h	447;"	d
HW_PINCTRL_MUXSEL2	regspinctrl.h	680;"	d
HW_PINCTRL_MUXSEL2_ADDR	regspinctrl.h	674;"	d
HW_PINCTRL_MUXSEL2_CLR	regs.h	58;"	d
HW_PINCTRL_MUXSEL2_CLR	regspinctrl.h	684;"	d
HW_PINCTRL_MUXSEL2_CLR_ADDR	regspinctrl.h	676;"	d
HW_PINCTRL_MUXSEL2_RD	regspinctrl.h	681;"	d
HW_PINCTRL_MUXSEL2_SET	regs.h	57;"	d
HW_PINCTRL_MUXSEL2_SET	regspinctrl.h	683;"	d
HW_PINCTRL_MUXSEL2_SET_ADDR	regspinctrl.h	675;"	d
HW_PINCTRL_MUXSEL2_TOG	regs.h	56;"	d
HW_PINCTRL_MUXSEL2_TOG	regs.h	59;"	d
HW_PINCTRL_MUXSEL2_TOG	regspinctrl.h	685;"	d
HW_PINCTRL_MUXSEL2_TOG_ADDR	regspinctrl.h	677;"	d
HW_PINCTRL_MUXSEL2_WR	regspinctrl.h	682;"	d
HW_PINCTRL_MUXSEL3	regs.h	61;"	d
HW_PINCTRL_MUXSEL3	regspinctrl.h	915;"	d
HW_PINCTRL_MUXSEL3_ADDR	regspinctrl.h	909;"	d
HW_PINCTRL_MUXSEL3_CLR	regs.h	63;"	d
HW_PINCTRL_MUXSEL3_CLR	regspinctrl.h	919;"	d
HW_PINCTRL_MUXSEL3_CLR_ADDR	regspinctrl.h	911;"	d
HW_PINCTRL_MUXSEL3_RD	regspinctrl.h	916;"	d
HW_PINCTRL_MUXSEL3_SET	regs.h	62;"	d
HW_PINCTRL_MUXSEL3_SET	regspinctrl.h	918;"	d
HW_PINCTRL_MUXSEL3_SET_ADDR	regspinctrl.h	910;"	d
HW_PINCTRL_MUXSEL3_TOG	regs.h	64;"	d
HW_PINCTRL_MUXSEL3_TOG	regspinctrl.h	920;"	d
HW_PINCTRL_MUXSEL3_TOG_ADDR	regspinctrl.h	912;"	d
HW_PINCTRL_MUXSEL3_WR	regspinctrl.h	917;"	d
HW_PINCTRL_MUXSEL4	regs.h	66;"	d
HW_PINCTRL_MUXSEL4	regspinctrl.h	1135;"	d
HW_PINCTRL_MUXSEL4_ADDR	regspinctrl.h	1129;"	d
HW_PINCTRL_MUXSEL4_CLR	regs.h	68;"	d
HW_PINCTRL_MUXSEL4_CLR	regspinctrl.h	1139;"	d
HW_PINCTRL_MUXSEL4_CLR_ADDR	regspinctrl.h	1131;"	d
HW_PINCTRL_MUXSEL4_RD	regspinctrl.h	1136;"	d
HW_PINCTRL_MUXSEL4_SET	regs.h	67;"	d
HW_PINCTRL_MUXSEL4_SET	regspinctrl.h	1138;"	d
HW_PINCTRL_MUXSEL4_SET_ADDR	regspinctrl.h	1130;"	d
HW_PINCTRL_MUXSEL4_TOG	regs.h	69;"	d
HW_PINCTRL_MUXSEL4_TOG	regspinctrl.h	1140;"	d
HW_PINCTRL_MUXSEL4_TOG_ADDR	regspinctrl.h	1132;"	d
HW_PINCTRL_MUXSEL4_WR	regspinctrl.h	1137;"	d
HW_PINCTRL_MUXSEL5	regs.h	71;"	d
HW_PINCTRL_MUXSEL5	regspinctrl.h	1370;"	d
HW_PINCTRL_MUXSEL5_ADDR	regspinctrl.h	1364;"	d
HW_PINCTRL_MUXSEL5_CLR	regs.h	73;"	d
HW_PINCTRL_MUXSEL5_CLR	regspinctrl.h	1374;"	d
HW_PINCTRL_MUXSEL5_CLR_ADDR	regspinctrl.h	1366;"	d
HW_PINCTRL_MUXSEL5_RD	regspinctrl.h	1371;"	d
HW_PINCTRL_MUXSEL5_SET	regs.h	72;"	d
HW_PINCTRL_MUXSEL5_SET	regspinctrl.h	1373;"	d
HW_PINCTRL_MUXSEL5_SET_ADDR	regspinctrl.h	1365;"	d
HW_PINCTRL_MUXSEL5_TOG	regs.h	74;"	d
HW_PINCTRL_MUXSEL5_TOG	regspinctrl.h	1375;"	d
HW_PINCTRL_MUXSEL5_TOG_ADDR	regspinctrl.h	1367;"	d
HW_PINCTRL_MUXSEL5_WR	regspinctrl.h	1372;"	d
HW_PINCTRL_MUXSEL6	regs.h	76;"	d
HW_PINCTRL_MUXSEL6	regspinctrl.h	1605;"	d
HW_PINCTRL_MUXSEL6_ADDR	regspinctrl.h	1599;"	d
HW_PINCTRL_MUXSEL6_CLR	regs.h	78;"	d
HW_PINCTRL_MUXSEL6_CLR	regspinctrl.h	1609;"	d
HW_PINCTRL_MUXSEL6_CLR_ADDR	regspinctrl.h	1601;"	d
HW_PINCTRL_MUXSEL6_RD	regspinctrl.h	1606;"	d
HW_PINCTRL_MUXSEL6_SET	regs.h	77;"	d
HW_PINCTRL_MUXSEL6_SET	regspinctrl.h	1608;"	d
HW_PINCTRL_MUXSEL6_SET_ADDR	regspinctrl.h	1600;"	d
HW_PINCTRL_MUXSEL6_TOG	regs.h	79;"	d
HW_PINCTRL_MUXSEL6_TOG	regspinctrl.h	1610;"	d
HW_PINCTRL_MUXSEL6_TOG_ADDR	regspinctrl.h	1602;"	d
HW_PINCTRL_MUXSEL6_WR	regspinctrl.h	1607;"	d
HW_PINCTRL_MUXSEL7	regs.h	81;"	d
HW_PINCTRL_MUXSEL7	regspinctrl.h	1831;"	d
HW_PINCTRL_MUXSEL7_ADDR	regspinctrl.h	1825;"	d
HW_PINCTRL_MUXSEL7_CLR	regs.h	83;"	d
HW_PINCTRL_MUXSEL7_CLR	regspinctrl.h	1835;"	d
HW_PINCTRL_MUXSEL7_CLR_ADDR	regspinctrl.h	1827;"	d
HW_PINCTRL_MUXSEL7_RD	regspinctrl.h	1832;"	d
HW_PINCTRL_MUXSEL7_SET	regs.h	82;"	d
HW_PINCTRL_MUXSEL7_SET	regspinctrl.h	1834;"	d
HW_PINCTRL_MUXSEL7_SET_ADDR	regspinctrl.h	1826;"	d
HW_PINCTRL_MUXSEL7_TOG	regs.h	84;"	d
HW_PINCTRL_MUXSEL7_TOG	regspinctrl.h	1836;"	d
HW_PINCTRL_MUXSEL7_TOG_ADDR	regspinctrl.h	1828;"	d
HW_PINCTRL_MUXSEL7_WR	regspinctrl.h	1833;"	d
HW_PINCTRL_PIN2IRQ0	regs.h	171;"	d
HW_PINCTRL_PIN2IRQ0	regspinctrl.h	5833;"	d
HW_PINCTRL_PIN2IRQ0_ADDR	regspinctrl.h	5827;"	d
HW_PINCTRL_PIN2IRQ0_CLR	regs.h	173;"	d
HW_PINCTRL_PIN2IRQ0_CLR	regspinctrl.h	5837;"	d
HW_PINCTRL_PIN2IRQ0_CLR_ADDR	regspinctrl.h	5829;"	d
HW_PINCTRL_PIN2IRQ0_RD	regspinctrl.h	5834;"	d
HW_PINCTRL_PIN2IRQ0_SET	regs.h	172;"	d
HW_PINCTRL_PIN2IRQ0_SET	regspinctrl.h	5836;"	d
HW_PINCTRL_PIN2IRQ0_SET_ADDR	regspinctrl.h	5828;"	d
HW_PINCTRL_PIN2IRQ0_TOG	regs.h	174;"	d
HW_PINCTRL_PIN2IRQ0_TOG	regspinctrl.h	5838;"	d
HW_PINCTRL_PIN2IRQ0_TOG_ADDR	regspinctrl.h	5830;"	d
HW_PINCTRL_PIN2IRQ0_WR	regspinctrl.h	5835;"	d
HW_PINCTRL_PIN2IRQ1	regs.h	176;"	d
HW_PINCTRL_PIN2IRQ1	regspinctrl.h	5889;"	d
HW_PINCTRL_PIN2IRQ1_ADDR	regspinctrl.h	5883;"	d
HW_PINCTRL_PIN2IRQ1_CLR	regs.h	178;"	d
HW_PINCTRL_PIN2IRQ1_CLR	regspinctrl.h	5893;"	d
HW_PINCTRL_PIN2IRQ1_CLR_ADDR	regspinctrl.h	5885;"	d
HW_PINCTRL_PIN2IRQ1_RD	regspinctrl.h	5890;"	d
HW_PINCTRL_PIN2IRQ1_SET	regs.h	177;"	d
HW_PINCTRL_PIN2IRQ1_SET	regspinctrl.h	5892;"	d
HW_PINCTRL_PIN2IRQ1_SET_ADDR	regspinctrl.h	5884;"	d
HW_PINCTRL_PIN2IRQ1_TOG	regs.h	179;"	d
HW_PINCTRL_PIN2IRQ1_TOG	regspinctrl.h	5894;"	d
HW_PINCTRL_PIN2IRQ1_TOG_ADDR	regspinctrl.h	5886;"	d
HW_PINCTRL_PIN2IRQ1_WR	regspinctrl.h	5891;"	d
HW_PINCTRL_PIN2IRQ2	regspinctrl.h	5940;"	d
HW_PINCTRL_PIN2IRQ2_ADDR	regspinctrl.h	5934;"	d
HW_PINCTRL_PIN2IRQ2_CLR	regspinctrl.h	5944;"	d
HW_PINCTRL_PIN2IRQ2_CLR_ADDR	regspinctrl.h	5936;"	d
HW_PINCTRL_PIN2IRQ2_RD	regspinctrl.h	5941;"	d
HW_PINCTRL_PIN2IRQ2_SET	regspinctrl.h	5943;"	d
HW_PINCTRL_PIN2IRQ2_SET_ADDR	regspinctrl.h	5935;"	d
HW_PINCTRL_PIN2IRQ2_TOG	regspinctrl.h	5945;"	d
HW_PINCTRL_PIN2IRQ2_TOG_ADDR	regspinctrl.h	5937;"	d
HW_PINCTRL_PIN2IRQ2_WR	regspinctrl.h	5942;"	d
HW_PINCTRL_PULL0	regs.h	86;"	d
HW_PINCTRL_PULL0	regspinctrl.h	4587;"	d
HW_PINCTRL_PULL0_ADDR	regspinctrl.h	4581;"	d
HW_PINCTRL_PULL0_CLR	regs.h	88;"	d
HW_PINCTRL_PULL0_CLR	regspinctrl.h	4591;"	d
HW_PINCTRL_PULL0_CLR_ADDR	regspinctrl.h	4583;"	d
HW_PINCTRL_PULL0_RD	regspinctrl.h	4588;"	d
HW_PINCTRL_PULL0_SET	regs.h	87;"	d
HW_PINCTRL_PULL0_SET	regspinctrl.h	4590;"	d
HW_PINCTRL_PULL0_SET_ADDR	regspinctrl.h	4582;"	d
HW_PINCTRL_PULL0_TOG	regs.h	89;"	d
HW_PINCTRL_PULL0_TOG	regspinctrl.h	4592;"	d
HW_PINCTRL_PULL0_TOG_ADDR	regspinctrl.h	4584;"	d
HW_PINCTRL_PULL0_WR	regspinctrl.h	4589;"	d
HW_PINCTRL_PULL1	regspinctrl.h	4901;"	d
HW_PINCTRL_PULL1_ADDR	regspinctrl.h	4895;"	d
HW_PINCTRL_PULL1_CLR	regspinctrl.h	4905;"	d
HW_PINCTRL_PULL1_CLR_ADDR	regspinctrl.h	4897;"	d
HW_PINCTRL_PULL1_RD	regspinctrl.h	4902;"	d
HW_PINCTRL_PULL1_SET	regspinctrl.h	4904;"	d
HW_PINCTRL_PULL1_SET_ADDR	regspinctrl.h	4896;"	d
HW_PINCTRL_PULL1_TOG	regspinctrl.h	4906;"	d
HW_PINCTRL_PULL1_TOG_ADDR	regspinctrl.h	4898;"	d
HW_PINCTRL_PULL1_WR	regspinctrl.h	4903;"	d
HW_PINCTRL_PULL2	regspinctrl.h	4985;"	d
HW_PINCTRL_PULL2_ADDR	regspinctrl.h	4979;"	d
HW_PINCTRL_PULL2_CLR	regspinctrl.h	4989;"	d
HW_PINCTRL_PULL2_CLR_ADDR	regspinctrl.h	4981;"	d
HW_PINCTRL_PULL2_RD	regspinctrl.h	4986;"	d
HW_PINCTRL_PULL2_SET	regspinctrl.h	4988;"	d
HW_PINCTRL_PULL2_SET_ADDR	regspinctrl.h	4980;"	d
HW_PINCTRL_PULL2_TOG	regspinctrl.h	4990;"	d
HW_PINCTRL_PULL2_TOG_ADDR	regspinctrl.h	4982;"	d
HW_PINCTRL_PULL2_WR	regspinctrl.h	4987;"	d
HW_PINCTRL_PULL3	regspinctrl.h	5142;"	d
HW_PINCTRL_PULL3_ADDR	regspinctrl.h	5136;"	d
HW_PINCTRL_PULL3_CLR	regspinctrl.h	5146;"	d
HW_PINCTRL_PULL3_CLR_ADDR	regspinctrl.h	5138;"	d
HW_PINCTRL_PULL3_RD	regspinctrl.h	5143;"	d
HW_PINCTRL_PULL3_SET	regspinctrl.h	5145;"	d
HW_PINCTRL_PULL3_SET_ADDR	regspinctrl.h	5137;"	d
HW_PINCTRL_PULL3_TOG	regspinctrl.h	5147;"	d
HW_PINCTRL_PULL3_TOG_ADDR	regspinctrl.h	5139;"	d
HW_PINCTRL_PULL3_WR	regspinctrl.h	5144;"	d
HW_PLL_GROUP	xldr.h	150;"	d
HW_POWER_5VCTRL	regspower.h	453;"	d
HW_POWER_5VCTRL_ADDR	regspower.h	447;"	d
HW_POWER_5VCTRL_CLR	regspower.h	457;"	d
HW_POWER_5VCTRL_CLR_ADDR	regspower.h	449;"	d
HW_POWER_5VCTRL_RD	regspower.h	454;"	d
HW_POWER_5VCTRL_SET	regspower.h	456;"	d
HW_POWER_5VCTRL_SET_ADDR	regspower.h	448;"	d
HW_POWER_5VCTRL_TOG	regspower.h	458;"	d
HW_POWER_5VCTRL_TOG_ADDR	regspower.h	450;"	d
HW_POWER_5VCTRL_WR	regspower.h	455;"	d
HW_POWER_5V_VBUSVALID	xldr.h	/^    HW_POWER_5V_VBUSVALID,$/;"	e	enum:_hw_power_5vDetection_t
HW_POWER_5V_VBUSVALID_WITH_POLLING	xldr.h	/^    HW_POWER_5V_VBUSVALID_WITH_POLLING$/;"	e	enum:_hw_power_5vDetection_t
HW_POWER_5V_VDD5V_GT_VDDIO	xldr.h	/^    HW_POWER_5V_VDD5V_GT_VDDIO,$/;"	e	enum:_hw_power_5vDetection_t
HW_POWER_BATTMONITOR	regspower.h	2260;"	d
HW_POWER_BATTMONITOR_ADDR	regspower.h	2257;"	d
HW_POWER_BATTMONITOR_CLR	regspower.h	2264;"	d
HW_POWER_BATTMONITOR_RD	regspower.h	2261;"	d
HW_POWER_BATTMONITOR_SET	regspower.h	2263;"	d
HW_POWER_BATTMONITOR_TOG	regspower.h	2265;"	d
HW_POWER_BATTMONITOR_WR	regspower.h	2262;"	d
HW_POWER_CHARGE	regspower.h	869;"	d
HW_POWER_CHARGE_ADDR	regspower.h	863;"	d
HW_POWER_CHARGE_CLR	regspower.h	873;"	d
HW_POWER_CHARGE_CLR_ADDR	regspower.h	865;"	d
HW_POWER_CHARGE_RD	regspower.h	870;"	d
HW_POWER_CHARGE_SET	regspower.h	872;"	d
HW_POWER_CHARGE_SET_ADDR	regspower.h	864;"	d
HW_POWER_CHARGE_TOG	regspower.h	874;"	d
HW_POWER_CHARGE_TOG_ADDR	regspower.h	866;"	d
HW_POWER_CHARGE_WR	regspower.h	871;"	d
HW_POWER_CTRL	regs.h	411;"	d
HW_POWER_CTRL	regspower.h	99;"	d
HW_POWER_CTRL_ADDR	regspower.h	93;"	d
HW_POWER_CTRL_CLKGATE	regs.h	416;"	d
HW_POWER_CTRL_CLR	regs.h	413;"	d
HW_POWER_CTRL_CLR	regspower.h	103;"	d
HW_POWER_CTRL_CLR_ADDR	regspower.h	95;"	d
HW_POWER_CTRL_RD	regspower.h	100;"	d
HW_POWER_CTRL_SET	regs.h	412;"	d
HW_POWER_CTRL_SET	regspower.h	102;"	d
HW_POWER_CTRL_SET_ADDR	regspower.h	94;"	d
HW_POWER_CTRL_TOG	regs.h	414;"	d
HW_POWER_CTRL_TOG	regspower.h	104;"	d
HW_POWER_CTRL_TOG_ADDR	regspower.h	96;"	d
HW_POWER_CTRL_WR	regspower.h	101;"	d
HW_POWER_DCDC4P2	regspower.h	1503;"	d
HW_POWER_DCDC4P2_ADDR	regspower.h	1500;"	d
HW_POWER_DCDC4P2_CLR	regspower.h	1507;"	d
HW_POWER_DCDC4P2_RD	regspower.h	1504;"	d
HW_POWER_DCDC4P2_SET	regspower.h	1506;"	d
HW_POWER_DCDC4P2_TOG	regspower.h	1508;"	d
HW_POWER_DCDC4P2_WR	regspower.h	1505;"	d
HW_POWER_DCLIMITS	regspower.h	1744;"	d
HW_POWER_DCLIMITS_ADDR	regspower.h	1741;"	d
HW_POWER_DCLIMITS_CLR	regspower.h	1748;"	d
HW_POWER_DCLIMITS_RD	regspower.h	1745;"	d
HW_POWER_DCLIMITS_SET	regspower.h	1747;"	d
HW_POWER_DCLIMITS_TOG	regspower.h	1749;"	d
HW_POWER_DCLIMITS_WR	regspower.h	1746;"	d
HW_POWER_DEBUG	regspower.h	2441;"	d
HW_POWER_DEBUG_ADDR	regspower.h	2435;"	d
HW_POWER_DEBUG_CLR	regspower.h	2445;"	d
HW_POWER_DEBUG_CLR_ADDR	regspower.h	2437;"	d
HW_POWER_DEBUG_RD	regspower.h	2442;"	d
HW_POWER_DEBUG_SET	regspower.h	2444;"	d
HW_POWER_DEBUG_SET_ADDR	regspower.h	2436;"	d
HW_POWER_DEBUG_TOG	regspower.h	2446;"	d
HW_POWER_DEBUG_TOG_ADDR	regspower.h	2438;"	d
HW_POWER_DEBUG_WR	regspower.h	2443;"	d
HW_POWER_LOOPCTRL	regspower.h	1819;"	d
HW_POWER_LOOPCTRL_ADDR	regspower.h	1813;"	d
HW_POWER_LOOPCTRL_CLR	regspower.h	1823;"	d
HW_POWER_LOOPCTRL_CLR_ADDR	regspower.h	1815;"	d
HW_POWER_LOOPCTRL_RD	regspower.h	1820;"	d
HW_POWER_LOOPCTRL_SET	regspower.h	1822;"	d
HW_POWER_LOOPCTRL_SET_ADDR	regspower.h	1814;"	d
HW_POWER_LOOPCTRL_TOG	regspower.h	1824;"	d
HW_POWER_LOOPCTRL_TOG_ADDR	regspower.h	1816;"	d
HW_POWER_LOOPCTRL_WR	regspower.h	1821;"	d
HW_POWER_MINPWR	regspower.h	651;"	d
HW_POWER_MINPWR_ADDR	regspower.h	645;"	d
HW_POWER_MINPWR_CLR	regspower.h	655;"	d
HW_POWER_MINPWR_CLR_ADDR	regspower.h	647;"	d
HW_POWER_MINPWR_RD	regspower.h	652;"	d
HW_POWER_MINPWR_SET	regspower.h	654;"	d
HW_POWER_MINPWR_SET_ADDR	regspower.h	646;"	d
HW_POWER_MINPWR_TOG	regspower.h	656;"	d
HW_POWER_MINPWR_TOG_ADDR	regspower.h	648;"	d
HW_POWER_MINPWR_WR	regspower.h	653;"	d
HW_POWER_MISC	regspower.h	1648;"	d
HW_POWER_MISC_ADDR	regspower.h	1645;"	d
HW_POWER_MISC_CLR	regspower.h	1652;"	d
HW_POWER_MISC_RD	regspower.h	1649;"	d
HW_POWER_MISC_SET	regspower.h	1651;"	d
HW_POWER_MISC_TOG	regspower.h	1653;"	d
HW_POWER_MISC_WR	regspower.h	1650;"	d
HW_POWER_RESET	regspower.h	2358;"	d
HW_POWER_RESET_ADDR	regspower.h	2352;"	d
HW_POWER_RESET_CLR	regspower.h	2362;"	d
HW_POWER_RESET_CLR_ADDR	regspower.h	2354;"	d
HW_POWER_RESET_RD	regspower.h	2359;"	d
HW_POWER_RESET_SET	regspower.h	2361;"	d
HW_POWER_RESET_SET_ADDR	regspower.h	2353;"	d
HW_POWER_RESET_TOG	regspower.h	2363;"	d
HW_POWER_RESET_TOG_ADDR	regspower.h	2355;"	d
HW_POWER_RESET_WR	regspower.h	2360;"	d
HW_POWER_SPECIAL	regspower.h	2525;"	d
HW_POWER_SPECIAL_ADDR	regspower.h	2519;"	d
HW_POWER_SPECIAL_CLR	regspower.h	2529;"	d
HW_POWER_SPECIAL_CLR_ADDR	regspower.h	2521;"	d
HW_POWER_SPECIAL_RD	regspower.h	2526;"	d
HW_POWER_SPECIAL_SET	regspower.h	2528;"	d
HW_POWER_SPECIAL_SET_ADDR	regspower.h	2520;"	d
HW_POWER_SPECIAL_TOG	regspower.h	2530;"	d
HW_POWER_SPECIAL_TOG_ADDR	regspower.h	2522;"	d
HW_POWER_SPECIAL_WR	regspower.h	2527;"	d
HW_POWER_SPEED	regspower.h	2198;"	d
HW_POWER_SPEED_ADDR	regspower.h	2192;"	d
HW_POWER_SPEED_CLR	regspower.h	2202;"	d
HW_POWER_SPEED_CLR_ADDR	regspower.h	2194;"	d
HW_POWER_SPEED_RD	regspower.h	2199;"	d
HW_POWER_SPEED_SET	regspower.h	2201;"	d
HW_POWER_SPEED_SET_ADDR	regspower.h	2193;"	d
HW_POWER_SPEED_TOG	regspower.h	2203;"	d
HW_POWER_SPEED_TOG_ADDR	regspower.h	2195;"	d
HW_POWER_SPEED_WR	regspower.h	2200;"	d
HW_POWER_STS	regspower.h	1999;"	d
HW_POWER_STS_ADDR	regspower.h	1996;"	d
HW_POWER_STS_CLR	regspower.h	2003;"	d
HW_POWER_STS_RD	regspower.h	2000;"	d
HW_POWER_STS_SET	regspower.h	2002;"	d
HW_POWER_STS_TOG	regspower.h	2004;"	d
HW_POWER_STS_WR	regspower.h	2001;"	d
HW_POWER_VDDACTRL	regspower.h	1166;"	d
HW_POWER_VDDACTRL_ADDR	regspower.h	1163;"	d
HW_POWER_VDDACTRL_CLR	regspower.h	1170;"	d
HW_POWER_VDDACTRL_RD	regspower.h	1167;"	d
HW_POWER_VDDACTRL_SET	regspower.h	1169;"	d
HW_POWER_VDDACTRL_TOG	regspower.h	1171;"	d
HW_POWER_VDDACTRL_WR	regspower.h	1168;"	d
HW_POWER_VDDDCTRL	regs.h	419;"	d
HW_POWER_VDDDCTRL	regspower.h	1027;"	d
HW_POWER_VDDDCTRL_ADDR	regspower.h	1024;"	d
HW_POWER_VDDDCTRL_CLR	regspower.h	1031;"	d
HW_POWER_VDDDCTRL_RD	regspower.h	1028;"	d
HW_POWER_VDDDCTRL_SET	regspower.h	1030;"	d
HW_POWER_VDDDCTRL_TOG	regspower.h	1032;"	d
HW_POWER_VDDDCTRL_TRGMASK	regs.h	421;"	d
HW_POWER_VDDDCTRL_WR	regspower.h	1029;"	d
HW_POWER_VDDIOCTRL	regspower.h	1291;"	d
HW_POWER_VDDIOCTRL_ADDR	regspower.h	1288;"	d
HW_POWER_VDDIOCTRL_CLR	regspower.h	1295;"	d
HW_POWER_VDDIOCTRL_RD	regspower.h	1292;"	d
HW_POWER_VDDIOCTRL_SET	regspower.h	1294;"	d
HW_POWER_VDDIOCTRL_TOG	regspower.h	1296;"	d
HW_POWER_VDDIOCTRL_WR	regspower.h	1293;"	d
HW_POWER_VDDMEMCTRL	regs.h	424;"	d
HW_POWER_VDDMEMCTRL	regspower.h	1410;"	d
HW_POWER_VDDMEMCTRL_ADDR	regspower.h	1407;"	d
HW_POWER_VDDMEMCTRL_CLR	regspower.h	1414;"	d
HW_POWER_VDDMEMCTRL_RD	regspower.h	1411;"	d
HW_POWER_VDDMEMCTRL_SET	regspower.h	1413;"	d
HW_POWER_VDDMEMCTRL_TOG	regspower.h	1415;"	d
HW_POWER_VDDMEMCTRL_TRGMASK	regs.h	426;"	d
HW_POWER_VDDMEMCTRL_WR	regspower.h	1412;"	d
HW_POWER_VERSION	regspower.h	2579;"	d
HW_POWER_VERSION_ADDR	regspower.h	2576;"	d
HW_POWER_VERSION_RD	regspower.h	2580;"	d
HW_UARTDBGCR	regs.h	167;"	d
HW_UARTDBGCR	regsuartdbg.h	721;"	d
HW_UARTDBGCR_ADDR	regsuartdbg.h	718;"	d
HW_UARTDBGCR_CLR	regsuartdbg.h	725;"	d
HW_UARTDBGCR_RD	regsuartdbg.h	722;"	d
HW_UARTDBGCR_SET	regsuartdbg.h	724;"	d
HW_UARTDBGCR_TOG	regsuartdbg.h	726;"	d
HW_UARTDBGCR_WR	regsuartdbg.h	723;"	d
HW_UARTDBGDMACR	regsuartdbg.h	1705;"	d
HW_UARTDBGDMACR_ADDR	regsuartdbg.h	1702;"	d
HW_UARTDBGDMACR_CLR	regsuartdbg.h	1709;"	d
HW_UARTDBGDMACR_RD	regsuartdbg.h	1706;"	d
HW_UARTDBGDMACR_SET	regsuartdbg.h	1708;"	d
HW_UARTDBGDMACR_TOG	regsuartdbg.h	1710;"	d
HW_UARTDBGDMACR_WR	regsuartdbg.h	1707;"	d
HW_UARTDBGDR	regs.h	161;"	d
HW_UARTDBGDR	regsuartdbg.h	49;"	d
HW_UARTDBGDR_ADDR	regsuartdbg.h	46;"	d
HW_UARTDBGDR_CLR	regsuartdbg.h	53;"	d
HW_UARTDBGDR_RD	regsuartdbg.h	50;"	d
HW_UARTDBGDR_SET	regsuartdbg.h	52;"	d
HW_UARTDBGDR_TOG	regsuartdbg.h	54;"	d
HW_UARTDBGDR_WR	regsuartdbg.h	51;"	d
HW_UARTDBGFBRD	regs.h	165;"	d
HW_UARTDBGFBRD	regsuartdbg.h	497;"	d
HW_UARTDBGFBRD_ADDR	regsuartdbg.h	494;"	d
HW_UARTDBGFBRD_CLR	regsuartdbg.h	501;"	d
HW_UARTDBGFBRD_RD	regsuartdbg.h	498;"	d
HW_UARTDBGFBRD_SET	regsuartdbg.h	500;"	d
HW_UARTDBGFBRD_TOG	regsuartdbg.h	502;"	d
HW_UARTDBGFBRD_WR	regsuartdbg.h	499;"	d
HW_UARTDBGFR	regs.h	163;"	d
HW_UARTDBGFR	regsuartdbg.h	261;"	d
HW_UARTDBGFR_ADDR	regsuartdbg.h	258;"	d
HW_UARTDBGFR_RD	regsuartdbg.h	262;"	d
HW_UARTDBGIBRD	regs.h	164;"	d
HW_UARTDBGIBRD	regsuartdbg.h	436;"	d
HW_UARTDBGIBRD_ADDR	regsuartdbg.h	433;"	d
HW_UARTDBGIBRD_CLR	regsuartdbg.h	440;"	d
HW_UARTDBGIBRD_RD	regsuartdbg.h	437;"	d
HW_UARTDBGIBRD_SET	regsuartdbg.h	439;"	d
HW_UARTDBGIBRD_TOG	regsuartdbg.h	441;"	d
HW_UARTDBGIBRD_WR	regsuartdbg.h	438;"	d
HW_UARTDBGICR	regsuartdbg.h	1486;"	d
HW_UARTDBGICR_ADDR	regsuartdbg.h	1483;"	d
HW_UARTDBGICR_CLR	regsuartdbg.h	1490;"	d
HW_UARTDBGICR_RD	regsuartdbg.h	1487;"	d
HW_UARTDBGICR_SET	regsuartdbg.h	1489;"	d
HW_UARTDBGICR_TOG	regsuartdbg.h	1491;"	d
HW_UARTDBGICR_WR	regsuartdbg.h	1488;"	d
HW_UARTDBGIFLS	regsuartdbg.h	911;"	d
HW_UARTDBGIFLS_ADDR	regsuartdbg.h	908;"	d
HW_UARTDBGIFLS_CLR	regsuartdbg.h	915;"	d
HW_UARTDBGIFLS_RD	regsuartdbg.h	912;"	d
HW_UARTDBGIFLS_SET	regsuartdbg.h	914;"	d
HW_UARTDBGIFLS_TOG	regsuartdbg.h	916;"	d
HW_UARTDBGIFLS_WR	regsuartdbg.h	913;"	d
HW_UARTDBGILPR	regsuartdbg.h	376;"	d
HW_UARTDBGILPR_ADDR	regsuartdbg.h	373;"	d
HW_UARTDBGILPR_CLR	regsuartdbg.h	380;"	d
HW_UARTDBGILPR_RD	regsuartdbg.h	377;"	d
HW_UARTDBGILPR_SET	regsuartdbg.h	379;"	d
HW_UARTDBGILPR_TOG	regsuartdbg.h	381;"	d
HW_UARTDBGILPR_WR	regsuartdbg.h	378;"	d
HW_UARTDBGIMSC	regsuartdbg.h	1018;"	d
HW_UARTDBGIMSC_ADDR	regsuartdbg.h	1015;"	d
HW_UARTDBGIMSC_CLR	regsuartdbg.h	1022;"	d
HW_UARTDBGIMSC_RD	regsuartdbg.h	1019;"	d
HW_UARTDBGIMSC_SET	regsuartdbg.h	1021;"	d
HW_UARTDBGIMSC_TOG	regsuartdbg.h	1023;"	d
HW_UARTDBGIMSC_WR	regsuartdbg.h	1020;"	d
HW_UARTDBGLCR_H	regs.h	166;"	d
HW_UARTDBGLCR_H	regsuartdbg.h	570;"	d
HW_UARTDBGLCR_H_ADDR	regsuartdbg.h	567;"	d
HW_UARTDBGLCR_H_CLR	regsuartdbg.h	574;"	d
HW_UARTDBGLCR_H_RD	regsuartdbg.h	571;"	d
HW_UARTDBGLCR_H_SET	regsuartdbg.h	573;"	d
HW_UARTDBGLCR_H_TOG	regsuartdbg.h	575;"	d
HW_UARTDBGLCR_H_WR	regsuartdbg.h	572;"	d
HW_UARTDBGMIS	regsuartdbg.h	1346;"	d
HW_UARTDBGMIS_ADDR	regsuartdbg.h	1343;"	d
HW_UARTDBGMIS_RD	regsuartdbg.h	1347;"	d
HW_UARTDBGRIS	regsuartdbg.h	1206;"	d
HW_UARTDBGRIS_ADDR	regsuartdbg.h	1203;"	d
HW_UARTDBGRIS_RD	regsuartdbg.h	1207;"	d
HW_UARTDBGRSR_ECR	regs.h	162;"	d
HW_UARTDBGRSR_ECR	regsuartdbg.h	148;"	d
HW_UARTDBGRSR_ECR_ADDR	regsuartdbg.h	145;"	d
HW_UARTDBGRSR_ECR_CLR	regsuartdbg.h	152;"	d
HW_UARTDBGRSR_ECR_RD	regsuartdbg.h	149;"	d
HW_UARTDBGRSR_ECR_SET	regsuartdbg.h	151;"	d
HW_UARTDBGRSR_ECR_TOG	regsuartdbg.h	153;"	d
HW_UARTDBGRSR_ECR_WR	regsuartdbg.h	150;"	d
HW_USBPHY_CTRL	regsusbphy.h	562;"	d
HW_USBPHY_CTRL_ADDR	regsusbphy.h	556;"	d
HW_USBPHY_CTRL_CLR	regsusbphy.h	566;"	d
HW_USBPHY_CTRL_CLR_ADDR	regsusbphy.h	558;"	d
HW_USBPHY_CTRL_RD	regsusbphy.h	563;"	d
HW_USBPHY_CTRL_SET	regsusbphy.h	565;"	d
HW_USBPHY_CTRL_SET_ADDR	regsusbphy.h	557;"	d
HW_USBPHY_CTRL_TOG	regsusbphy.h	567;"	d
HW_USBPHY_CTRL_TOG_ADDR	regsusbphy.h	559;"	d
HW_USBPHY_CTRL_WR	regsusbphy.h	564;"	d
HW_USBPHY_DEBUG	regsusbphy.h	910;"	d
HW_USBPHY_DEBUG0_STATUS	regsusbphy.h	1080;"	d
HW_USBPHY_DEBUG0_STATUS_ADDR	regsusbphy.h	1077;"	d
HW_USBPHY_DEBUG0_STATUS_RD	regsusbphy.h	1081;"	d
HW_USBPHY_DEBUG1	regsusbphy.h	1156;"	d
HW_USBPHY_DEBUG1_ADDR	regsusbphy.h	1150;"	d
HW_USBPHY_DEBUG1_CLR	regsusbphy.h	1160;"	d
HW_USBPHY_DEBUG1_CLR_ADDR	regsusbphy.h	1152;"	d
HW_USBPHY_DEBUG1_RD	regsusbphy.h	1157;"	d
HW_USBPHY_DEBUG1_SET	regsusbphy.h	1159;"	d
HW_USBPHY_DEBUG1_SET_ADDR	regsusbphy.h	1151;"	d
HW_USBPHY_DEBUG1_TOG	regsusbphy.h	1161;"	d
HW_USBPHY_DEBUG1_TOG_ADDR	regsusbphy.h	1153;"	d
HW_USBPHY_DEBUG1_WR	regsusbphy.h	1158;"	d
HW_USBPHY_DEBUG_ADDR	regsusbphy.h	904;"	d
HW_USBPHY_DEBUG_CLR	regsusbphy.h	914;"	d
HW_USBPHY_DEBUG_CLR_ADDR	regsusbphy.h	906;"	d
HW_USBPHY_DEBUG_RD	regsusbphy.h	911;"	d
HW_USBPHY_DEBUG_SET	regsusbphy.h	913;"	d
HW_USBPHY_DEBUG_SET_ADDR	regsusbphy.h	905;"	d
HW_USBPHY_DEBUG_TOG	regsusbphy.h	915;"	d
HW_USBPHY_DEBUG_TOG_ADDR	regsusbphy.h	907;"	d
HW_USBPHY_DEBUG_WR	regsusbphy.h	912;"	d
HW_USBPHY_IP	regsusbphy.h	1336;"	d
HW_USBPHY_IP_ADDR	regsusbphy.h	1330;"	d
HW_USBPHY_IP_CLR	regsusbphy.h	1340;"	d
HW_USBPHY_IP_CLR_ADDR	regsusbphy.h	1332;"	d
HW_USBPHY_IP_RD	regsusbphy.h	1337;"	d
HW_USBPHY_IP_SET	regsusbphy.h	1339;"	d
HW_USBPHY_IP_SET_ADDR	regsusbphy.h	1331;"	d
HW_USBPHY_IP_TOG	regsusbphy.h	1341;"	d
HW_USBPHY_IP_TOG_ADDR	regsusbphy.h	1333;"	d
HW_USBPHY_IP_WR	regsusbphy.h	1338;"	d
HW_USBPHY_PWD	regsusbphy.h	114;"	d
HW_USBPHY_PWD_ADDR	regsusbphy.h	108;"	d
HW_USBPHY_PWD_CLR	regsusbphy.h	118;"	d
HW_USBPHY_PWD_CLR_ADDR	regsusbphy.h	110;"	d
HW_USBPHY_PWD_RD	regsusbphy.h	115;"	d
HW_USBPHY_PWD_SET	regsusbphy.h	117;"	d
HW_USBPHY_PWD_SET_ADDR	regsusbphy.h	109;"	d
HW_USBPHY_PWD_TOG	regsusbphy.h	119;"	d
HW_USBPHY_PWD_TOG_ADDR	regsusbphy.h	111;"	d
HW_USBPHY_PWD_WR	regsusbphy.h	116;"	d
HW_USBPHY_RX	regsusbphy.h	413;"	d
HW_USBPHY_RX_ADDR	regsusbphy.h	407;"	d
HW_USBPHY_RX_CLR	regsusbphy.h	417;"	d
HW_USBPHY_RX_CLR_ADDR	regsusbphy.h	409;"	d
HW_USBPHY_RX_RD	regsusbphy.h	414;"	d
HW_USBPHY_RX_SET	regsusbphy.h	416;"	d
HW_USBPHY_RX_SET_ADDR	regsusbphy.h	408;"	d
HW_USBPHY_RX_TOG	regsusbphy.h	418;"	d
HW_USBPHY_RX_TOG_ADDR	regsusbphy.h	410;"	d
HW_USBPHY_RX_WR	regsusbphy.h	415;"	d
HW_USBPHY_STATUS	regsusbphy.h	783;"	d
HW_USBPHY_STATUS_ADDR	regsusbphy.h	780;"	d
HW_USBPHY_STATUS_CLR	regsusbphy.h	787;"	d
HW_USBPHY_STATUS_RD	regsusbphy.h	784;"	d
HW_USBPHY_STATUS_SET	regsusbphy.h	786;"	d
HW_USBPHY_STATUS_TOG	regsusbphy.h	788;"	d
HW_USBPHY_STATUS_WR	regsusbphy.h	785;"	d
HW_USBPHY_TX	regsusbphy.h	263;"	d
HW_USBPHY_TX_ADDR	regsusbphy.h	257;"	d
HW_USBPHY_TX_CLR	regsusbphy.h	267;"	d
HW_USBPHY_TX_CLR_ADDR	regsusbphy.h	259;"	d
HW_USBPHY_TX_RD	regsusbphy.h	264;"	d
HW_USBPHY_TX_SET	regsusbphy.h	266;"	d
HW_USBPHY_TX_SET_ADDR	regsusbphy.h	258;"	d
HW_USBPHY_TX_TOG	regsusbphy.h	268;"	d
HW_USBPHY_TX_TOG_ADDR	regsusbphy.h	260;"	d
HW_USBPHY_TX_WR	regsusbphy.h	265;"	d
HW_USBPHY_VERSION	regsusbphy.h	1237;"	d
HW_USBPHY_VERSION_ADDR	regsusbphy.h	1234;"	d
HW_USBPHY_VERSION_RD	regsusbphy.h	1238;"	d
HYST_DIR	regspower.h	/^        unsigned HYST_DIR       :  1;$/;"	m	struct:__anon430::__anon431
HYST_SIGN	regspower.h	/^        unsigned HYST_SIGN       :  1;$/;"	m	struct:__anon436::__anon437
HYST_THRESH	regspower.h	/^        unsigned HYST_THRESH    :  1;$/;"	m	struct:__anon430::__anon431
ILIMIT_EQ_ZERO	regspower.h	/^        unsigned ILIMIT_EQ_ZERO        :  1;$/;"	m	struct:__anon416::__anon417
ILPDVSR	regsuartdbg.h	/^        reg8_t ILPDVSR;$/;"	m	struct:__anon458::__anon459
IMAGE_WINCE_POWEROFF_IRAM_OFFSET	xldr.h	51;"	d
IMR_PAR	dm9000x.h	125;"	d
IMR_PRM	dm9000x.h	129;"	d
IMR_PTM	dm9000x.h	128;"	d
IMR_ROM	dm9000x.h	127;"	d
IMR_ROOM	dm9000x.h	126;"	d
INITAREF	regsdram.h	/^        unsigned INITAREF                 :  4;$/;"	m	struct:__anon181::__anon182
INREG16	soc_macros.h	34;"	d
INREG16	soc_macros.h	51;"	d
INREG32	soc_macros.h	38;"	d
INREG32	soc_macros.h	58;"	d
INREG8	soc_macros.h	30;"	d
INREG8	soc_macros.h	44;"	d
INSREG16	soc_macros.h	55;"	d
INSREG32	soc_macros.h	62;"	d
INSREG8	soc_macros.h	48;"	d
INTERRUPT_WAIT	regsclkctrl.h	/^        unsigned INTERRUPT_WAIT    :  1;$/;"	m	struct:__anon15::__anon16
INTRPTAPBURST	regsdram.h	/^        unsigned INTRPTAPBURST     :  1;$/;"	m	struct:__anon163::__anon164
INTRPTREADA	regsdram.h	/^        unsigned INTRPTREADA       :  1;$/;"	m	struct:__anon163::__anon164
INTRPTWRITEA	regsdram.h	/^        unsigned INTRPTWRITEA  :  1;$/;"	m	struct:__anon165::__anon166
INT_ACK	regsdram.h	/^        unsigned INT_ACK               :  4;$/;"	m	struct:__anon185::__anon186
INT_MASK	regsdram.h	/^        unsigned INT_MASK         :  5;$/;"	m	struct:__anon189::__anon190
INT_STATUS	regsdram.h	/^        unsigned INT_STATUS       :  5;$/;"	m	struct:__anon189::__anon190
INVERT_CLOCK	regslradc.h	/^        unsigned INVERT_CLOCK       :  1;$/;"	m	struct:__anon264::__anon265
IOFRAC	regsclkctrl.h	/^        unsigned IOFRAC      :  6;$/;"	m	struct:__anon41::__anon42
IO_STABLE	regsclkctrl.h	/^        unsigned IO_STABLE   :  1;$/;"	m	struct:__anon41::__anon42
IROV_BUSY	regsclkctrl.h	/^        unsigned IROV_BUSY  :  1;$/;"	m	struct:__anon33::__anon34
IROV_DIV	regsclkctrl.h	/^        unsigned IROV_DIV   :  9;$/;"	m	struct:__anon33::__anon34
IRQEN	regspinctrl.h	/^        unsigned IRQEN   : 31;$/;"	m	struct:__anon392::__anon393
IRQEN	regspinctrl.h	/^        unsigned IRQEN  : 32;$/;"	m	struct:__anon390::__anon391
IRQEN	regspinctrl.h	/^        unsigned IRQEN  : 32;$/;"	m	struct:__anon394::__anon395
IRQLEVEL	regspinctrl.h	/^        unsigned IRQLEVEL  : 31;$/;"	m	struct:__anon398::__anon399
IRQLEVEL	regspinctrl.h	/^        unsigned IRQLEVEL  : 32;$/;"	m	struct:__anon396::__anon397
IRQLEVEL	regspinctrl.h	/^        unsigned IRQLEVEL  : 32;$/;"	m	struct:__anon400::__anon401
IRQOUT0	regspinctrl.h	/^        unsigned IRQOUT0   :  1;$/;"	m	struct:__anon310::__anon311
IRQOUT1	regspinctrl.h	/^        unsigned IRQOUT1   :  1;$/;"	m	struct:__anon310::__anon311
IRQOUT2	regspinctrl.h	/^        unsigned IRQOUT2   :  1;$/;"	m	struct:__anon310::__anon311
IRQPOL	regspinctrl.h	/^        unsigned IRQPOL  : 31;$/;"	m	struct:__anon404::__anon405
IRQPOL	regspinctrl.h	/^        unsigned IRQPOL  : 32;$/;"	m	struct:__anon402::__anon403
IRQPOL	regspinctrl.h	/^        unsigned IRQPOL  : 32;$/;"	m	struct:__anon406::__anon407
IRQSTAT	regspinctrl.h	/^        unsigned IRQSTAT  : 31;$/;"	m	struct:__anon410::__anon411
IRQSTAT	regspinctrl.h	/^        unsigned IRQSTAT  : 32;$/;"	m	struct:__anon408::__anon409
IRQSTAT	regspinctrl.h	/^        unsigned IRQSTAT  : 32;$/;"	m	struct:__anon412::__anon413
IRQ_DVFC	bsp_cfg.h	130;"	d
IR_BUSY	regsclkctrl.h	/^        unsigned IR_BUSY    :  1;$/;"	m	struct:__anon33::__anon34
IR_DIV	regsclkctrl.h	/^        unsigned IR_DIV     : 10;$/;"	m	struct:__anon33::__anon34
ISR_PRS	dm9000x.h	134;"	d
ISR_PTS	dm9000x.h	133;"	d
ISR_ROOS	dm9000x.h	131;"	d
ISR_ROS	dm9000x.h	132;"	d
ISTEAL_THRESH	regspower.h	/^        unsigned ISTEAL_THRESH  :  2;$/;"	m	struct:__anon430::__anon431
ITAG_SS	regsdigctl.h	/^        unsigned ITAG_SS   :  2;$/;"	m	struct:__anon113::__anon114
InitDebugSerial	xldr.c	/^void InitDebugSerial()$/;"	f
InitPower	xldr.c	/^void InitPower()$/;"	f
JTAG_IN_USE	regsdigctl.h	/^        unsigned JTAG_IN_USE         :  1;$/;"	m	struct:__anon55::__anon56
JTAG_SHIELD	regsdigctl.h	/^        unsigned JTAG_SHIELD          :  1;$/;"	m	struct:__anon53::__anon54
KICK	regslradc.h	/^        unsigned KICK            :  1;$/;"	m	struct:__anon274::__anon275
L0_MASTER_SELECT	regsdigctl.h	/^        unsigned L0_MASTER_SELECT  :  4;$/;"	m	struct:__anon123::__anon124
L1_MASTER_SELECT	regsdigctl.h	/^        unsigned L1_MASTER_SELECT  :  4;$/;"	m	struct:__anon123::__anon124
L2_MASTER_SELECT	regsdigctl.h	/^        unsigned L2_MASTER_SELECT  :  4;$/;"	m	struct:__anon123::__anon124
L3_MASTER_SELECT	regsdigctl.h	/^        unsigned L3_MASTER_SELECT  :  4;$/;"	m	struct:__anon123::__anon124
LARGE_DRAM_ENABLED	regsemi.h	/^        unsigned LARGE_DRAM_ENABLED  :  1;$/;"	m	struct:__anon237::__anon238
LATCH_ENTROPY	regsdigctl.h	/^        unsigned LATCH_ENTROPY        :  1;$/;"	m	struct:__anon53::__anon54
LBE	regsuartdbg.h	/^        unsigned LBE          :  1;$/;"	m	struct:__anon466::__anon467
LCD_BIST_CLKEN	regsdigctl.h	/^        unsigned LCD_BIST_CLKEN       :  1;$/;"	m	struct:__anon53::__anon54
LCD_BIST_DONE	regsdigctl.h	/^        unsigned LCD_BIST_DONE       :  1;$/;"	m	struct:__anon55::__anon56
LCD_BIST_FAIL	regsdigctl.h	/^        unsigned LCD_BIST_FAIL       :  1;$/;"	m	struct:__anon55::__anon56
LCD_BIST_PASS	regsdigctl.h	/^        unsigned LCD_BIST_PASS       :  1;$/;"	m	struct:__anon55::__anon56
LCD_BIST_START	regsdigctl.h	/^        unsigned LCD_BIST_START       :  1;$/;"	m	struct:__anon53::__anon54
LESSANA_I	regspower.h	/^        unsigned LESSANA_I        :  1;$/;"	m	struct:__anon418::__anon419
LFR_SEL	regsclkctrl.h	/^        unsigned LFR_SEL      :  2;$/;"	m	struct:__anon11::__anon12
LFR_SEL	regsusbphy.h	/^        unsigned LFR_SEL          :  2;$/;"	m	struct:__anon498::__anon499
LINREG_OFFSET	regspower.h	/^        unsigned LINREG_OFFSET     :  2;$/;"	m	struct:__anon422::__anon423
LINREG_OFFSET	regspower.h	/^        unsigned LINREG_OFFSET     :  2;$/;"	m	struct:__anon424::__anon425
LINREG_OFFSET	regspower.h	/^        unsigned LINREG_OFFSET     :  2;$/;"	m	struct:__anon426::__anon427
LOC	regsdigctl.h	/^        unsigned LOC    : 12;$/;"	m	struct:__anon149::__anon150
LOCK	regsclkctrl.h	/^        unsigned LOCK        :  1;$/;"	m	struct:__anon13::__anon14
LOCK_COUNT	regsclkctrl.h	/^        unsigned LOCK_COUNT  : 16;$/;"	m	struct:__anon13::__anon14
LOOP_BACK_FAIL_COUNT	regsusbphy.h	/^        reg16_t LOOP_BACK_FAIL_COUNT;$/;"	m	struct:__anon492::__anon493
LOOP_COUNT	regslradc.h	/^        unsigned LOOP_COUNT      :  5;$/;"	m	struct:__anon274::__anon275
LOWPOWER_AUTO_ENABLE	regsdram.h	/^        unsigned LOWPOWER_AUTO_ENABLE  :  5;$/;"	m	struct:__anon185::__anon186
LOWPOWER_CONTROL	regsdram.h	/^        unsigned LOWPOWER_CONTROL      :  5;$/;"	m	struct:__anon185::__anon186
LOWPOWER_EXTERNAL_CNT	regsdram.h	/^        reg16_t LOWPOWER_EXTERNAL_CNT;$/;"	m	struct:__anon211::__anon212
LOWPOWER_INTERNAL_CNT	regsdram.h	/^        reg16_t LOWPOWER_INTERNAL_CNT;$/;"	m	struct:__anon211::__anon212
LOWPOWER_POWER_DOWN_CNT	regsdram.h	/^        reg16_t LOWPOWER_POWER_DOWN_CNT;$/;"	m	struct:__anon213::__anon214
LOWPOWER_REFRESH_ENABLE	regsdram.h	/^        unsigned LOWPOWER_REFRESH_ENABLE  :  4;$/;"	m	struct:__anon181::__anon182
LOWPOWER_REFRESH_HOLD	regsdram.h	/^        reg16_t LOWPOWER_REFRESH_HOLD;$/;"	m	struct:__anon213::__anon214
LOWPOWER_SELF_REFRESH_CNT	regsdram.h	/^        reg16_t LOWPOWER_SELF_REFRESH_CNT;$/;"	m	struct:__anon215::__anon216
LOWPWR_4P2	regspower.h	/^        unsigned LOWPWR_4P2       :  1;$/;"	m	struct:__anon418::__anon419
LRADC0SELECT	regslradc.h	/^        unsigned LRADC0SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC0_IRQ	regslradc.h	/^        unsigned LRADC0_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC0_IRQ_EN	regslradc.h	/^        unsigned LRADC0_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
LRADC1SELECT	regslradc.h	/^        unsigned LRADC1SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC1_IRQ	regslradc.h	/^        unsigned LRADC1_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC1_IRQ_EN	regslradc.h	/^        unsigned LRADC1_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
LRADC2SELECT	regslradc.h	/^        unsigned LRADC2SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC2_IRQ	regslradc.h	/^        unsigned LRADC2_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC2_IRQ_EN	regslradc.h	/^        unsigned LRADC2_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
LRADC3SELECT	regslradc.h	/^        unsigned LRADC3SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC3_IRQ	regslradc.h	/^        unsigned LRADC3_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC3_IRQ_EN	regslradc.h	/^        unsigned LRADC3_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
LRADC4SELECT	regslradc.h	/^        unsigned LRADC4SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC4_IRQ	regslradc.h	/^        unsigned LRADC4_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC4_IRQ_EN	regslradc.h	/^        unsigned LRADC4_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
LRADC5SELECT	regslradc.h	/^        unsigned LRADC5SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC5_IRQ	regslradc.h	/^        unsigned LRADC5_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC5_IRQ_EN	regslradc.h	/^        unsigned LRADC5_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
LRADC6SELECT	regslradc.h	/^        unsigned LRADC6SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC6_IRQ	regslradc.h	/^        unsigned LRADC6_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC6_IRQ_EN	regslradc.h	/^        unsigned LRADC6_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
LRADC7SELECT	regslradc.h	/^        unsigned LRADC7SELECT  :  4;$/;"	m	struct:__anon282::__anon283
LRADC7_IRQ	regslradc.h	/^        unsigned LRADC7_IRQ           :  1;$/;"	m	struct:__anon260::__anon261
LRADC7_IRQ_EN	regslradc.h	/^        unsigned LRADC7_IRQ_EN        :  1;$/;"	m	struct:__anon260::__anon261
MAJOR	regsclkctrl.h	/^        unsigned MAJOR : 8;$/;"	m	struct:__anon51::__anon52
MAJOR	regsemi.h	/^        reg8_t MAJOR;$/;"	m	struct:__anon253::__anon254
MAJOR	regslradc.h	/^        reg8_t MAJOR;$/;"	m	struct:__anon284::__anon285
MAJOR	regsocotp.h	/^        reg8_t MAJOR;$/;"	m	struct:__anon308::__anon309
MAJOR	regspower.h	/^        reg8_t MAJOR;$/;"	m	struct:__anon450::__anon451
MAJOR	regsusbphy.h	/^        reg8_t MAJOR;$/;"	m	struct:__anon496::__anon497
MAX_COL_REG	regsdram.h	/^        unsigned MAX_COL_REG              :  4;$/;"	m	struct:__anon181::__anon182
MAX_CS_REG	regsdram.h	/^        unsigned MAX_CS_REG         :  3;$/;"	m	struct:__anon175::__anon176
MAX_ROW_REG	regsdram.h	/^        unsigned MAX_ROW_REG  :  4;$/;"	m	struct:__anon183::__anon184
MEM_WIDTH	regsemi.h	/^        unsigned MEM_WIDTH            :  1;$/;"	m	struct:__anon235::__anon236
MIDDLEWARE_GROUP	xldr.h	73;"	d
MINOR	regsclkctrl.h	/^        unsigned MINOR : 8;$/;"	m	struct:__anon51::__anon52
MINOR	regsemi.h	/^        reg8_t MINOR;$/;"	m	struct:__anon253::__anon254
MINOR	regslradc.h	/^        reg8_t MINOR;$/;"	m	struct:__anon284::__anon285
MINOR	regsocotp.h	/^        reg8_t MINOR;$/;"	m	struct:__anon308::__anon309
MINOR	regspower.h	/^        reg8_t MINOR;$/;"	m	struct:__anon450::__anon451
MINOR	regsusbphy.h	/^        reg8_t MINOR;$/;"	m	struct:__anon496::__anon497
Main	main.c	/^int Main(void)$/;"	f
MemType	xldr.h	/^    hw_emi_MemType_t MemType;$/;"	m	struct:ddi_emi_vars_tag
NAK	uart.h	8;"	d
NAMESIZE	dm9000x.c	92;"	d	file:
NCR_EXT_PHY	dm9000x.h	64;"	d
NCR_FCOL	dm9000x.h	66;"	d
NCR_FDX	dm9000x.h	67;"	d
NCR_LBK	dm9000x.h	68;"	d
NCR_LBK_INT_MAC	dm9000x.h	69;"	d
NCR_LBK_INT_PHY	dm9000x.h	70;"	d
NCR_RST	dm9000x.h	71;"	d
NCR_WAKEEN	dm9000x.h	65;"	d
NEGLIMIT	regspower.h	/^        unsigned NEGLIMIT       :  7;$/;"	m	struct:__anon434::__anon435
NOR_BUSY	regsemi.h	/^        unsigned NOR_BUSY            :  1;$/;"	m	struct:__anon237::__anon238
NOR_PRESENT	regsemi.h	/^        unsigned NOR_PRESENT         :  1;$/;"	m	struct:__anon237::__anon238
NOR_STATE	regsemi.h	/^        unsigned NOR_STATE  :  4;$/;"	m	struct:__anon243::__anon244
NO_CMD_INIT	regsdram.h	/^        unsigned NO_CMD_INIT   :  1;$/;"	m	struct:__anon165::__anon166
NSR_LINKST	dm9000x.h	74;"	d
NSR_RXOV	dm9000x.h	78;"	d
NSR_SPEED	dm9000x.h	73;"	d
NSR_TX1END	dm9000x.h	77;"	d
NSR_TX2END	dm9000x.h	76;"	d
NSR_WAKEST	dm9000x.h	75;"	d
NUM_SAMPLES	regslradc.h	/^        unsigned NUM_SAMPLES      :  5;$/;"	m	struct:__anon272::__anon273
NUM_SAMPLES	regslradc.h	/^        unsigned NUM_SAMPLES  :  5;$/;"	m	struct:__anon268::__anon269
NUM_SAMPLES	regslradc.h	/^        unsigned NUM_SAMPLES  :  5;$/;"	m	struct:__anon270::__anon271
NUM_TAPS	regsdigctl.h	/^        unsigned NUM_TAPS  :  5;$/;"	m	struct:__anon151::__anon152
NetRxPackets	dm9000x.c	/^char* NetRxPackets[]={(char*)0x6000}; \/\/receiving buffer	address$/;"	v
OALStall	xldr.c	/^void OALStall(unsigned int microSec)$/;"	f
OBSOLETE	regsdram.h	/^        reg16_t OBSOLETE;$/;"	m	struct:__anon205::__anon206
OBSOLETE	regsdram.h	/^        reg32_t OBSOLETE;$/;"	m	struct:__anon207::__anon208
OBSOLETE	regsdram.h	/^        reg32_t OBSOLETE;$/;"	m	struct:__anon209::__anon210
OBSOLETE	regsdram.h	/^        reg8_t OBSOLETE;$/;"	m	struct:__anon177::__anon178
OBSOLETE	regsdram.h	/^        reg8_t OBSOLETE;$/;"	m	struct:__anon195::__anon196
OBSOLETE	regsdram.h	/^        reg8_t OBSOLETE;$/;"	m	struct:__anon227::__anon228
OCOTP_CUSTCAP_BOARDID_MASK	bsp_cfg.h	133;"	d
OCOTP_CUSTCAP_BOARDID_SHIFT	bsp_cfg.h	134;"	d
OE	regsuartdbg.h	/^        unsigned OE           :  1;$/;"	m	struct:__anon452::__anon453
OE	regsuartdbg.h	/^        unsigned OE           :  1;$/;"	m	struct:__anon454::__anon455
OEIC	regsuartdbg.h	/^        unsigned OEIC         :  1;$/;"	m	struct:__anon476::__anon477
OEIM	regsuartdbg.h	/^        unsigned OEIM         :  1;$/;"	m	struct:__anon470::__anon471
OEMIS	regsuartdbg.h	/^        unsigned OEMIS        :  1;$/;"	m	struct:__anon474::__anon475
OEMWriteDebugByte	xldr.c	/^void OEMWriteDebugByte(unsigned char ch)$/;"	f
OEM_TICKS_MARGIN	bsp_cfg.h	48;"	d
OEM_TICKS_PER_1MS	bsp_cfg.h	47;"	d
OERIS	regsuartdbg.h	/^        unsigned OERIS        :  1;$/;"	m	struct:__anon472::__anon473
ONCHIP_GROUNDREF	regslradc.h	/^        unsigned ONCHIP_GROUNDREF     :  1;$/;"	m	struct:__anon258::__anon259
OPS	regsocotp.h	/^        unsigned OPS              :  1;$/;"	m	struct:__anon300::__anon301
OS_GROUP	xldr.h	72;"	d
OTGIDPIOLOCK	regsusbphy.h	/^        unsigned OTGIDPIOLOCK          :  1;$/;"	m	struct:__anon490::__anon491
OTGID_STATUS	regsusbphy.h	/^        unsigned OTGID_STATUS             :  1;$/;"	m	struct:__anon488::__anon489
OUT1	regsuartdbg.h	/^        unsigned OUT1         :  1;$/;"	m	struct:__anon466::__anon467
OUT2	regsuartdbg.h	/^        unsigned OUT2         :  1;$/;"	m	struct:__anon466::__anon467
OUTREG16	soc_macros.h	35;"	d
OUTREG16	soc_macros.h	52;"	d
OUTREG32	soc_macros.h	39;"	d
OUTREG32	soc_macros.h	59;"	d
OUTREG8	soc_macros.h	31;"	d
OUTREG8	soc_macros.h	45;"	d
OUT_OF_RANGE_ADDR	regsdram.h	/^        unsigned OUT_OF_RANGE_ADDR  : 31;$/;"	m	struct:__anon223::__anon224
OUT_OF_RANGE_LENGTH	regsdram.h	/^        unsigned OUT_OF_RANGE_LENGTH  : 10;$/;"	m	struct:__anon195::__anon196
OUT_OF_RANGE_SOURCE_ID	regsdram.h	/^        unsigned OUT_OF_RANGE_SOURCE_ID  :  2;$/;"	m	struct:__anon171::__anon172
OUT_OF_RANGE_TYPE	regsdram.h	/^        unsigned OUT_OF_RANGE_TYPE       :  2;$/;"	m	struct:__anon171::__anon172
PACKAGE_TYPE	regsdigctl.h	/^        unsigned PACKAGE_TYPE        :  3;$/;"	m	struct:__anon55::__anon56
PASS	regsdigctl.h	/^        unsigned PASS              :  1;$/;"	m	struct:__anon79::__anon80
PE	regsuartdbg.h	/^        unsigned PE           :  1;$/;"	m	struct:__anon452::__anon453
PE	regsuartdbg.h	/^        unsigned PE           :  1;$/;"	m	struct:__anon454::__anon455
PEIC	regsuartdbg.h	/^        unsigned PEIC         :  1;$/;"	m	struct:__anon476::__anon477
PEIM	regsuartdbg.h	/^        unsigned PEIM         :  1;$/;"	m	struct:__anon470::__anon471
PEMIS	regsuartdbg.h	/^        unsigned PEMIS        :  1;$/;"	m	struct:__anon474::__anon475
PEN	regsuartdbg.h	/^        unsigned PEN          :  1;$/;"	m	struct:__anon464::__anon465
PERIS	regsuartdbg.h	/^        unsigned PERIS        :  1;$/;"	m	struct:__anon472::__anon473
PIN	regsocotp.h	/^        unsigned PIN              :  1;$/;"	m	struct:__anon300::__anon301
PIN2IRQ	regspinctrl.h	/^        unsigned PIN2IRQ  : 31;$/;"	m	struct:__anon386::__anon387
PIN2IRQ	regspinctrl.h	/^        unsigned PIN2IRQ  : 32;$/;"	m	struct:__anon384::__anon385
PIN2IRQ	regspinctrl.h	/^        unsigned PIN2IRQ  : 32;$/;"	m	struct:__anon388::__anon389
PIN_DRIVE_12mA	xldr.h	/^    PIN_DRIVE_12mA = 2,$/;"	e	enum:__anon502
PIN_DRIVE_16mA	xldr.h	/^    PIN_DRIVE_16mA = 3$/;"	e	enum:__anon502
PIN_DRIVE_4mA	xldr.h	/^    PIN_DRIVE_4mA  = 0,$/;"	e	enum:__anon502
PIN_DRIVE_8mA	xldr.h	/^    PIN_DRIVE_8mA  = 1,$/;"	e	enum:__anon502
PIN_VOLTAGE_1pt8V	xldr.h	/^    PIN_VOLTAGE_1pt8V = 0,$/;"	e	enum:__anon501
PIN_VOLTAGE_3pt3V	xldr.h	/^    PIN_VOLTAGE_3pt3V = 1,$/;"	e	enum:__anon501
PIXFRAC	regsclkctrl.h	/^        unsigned PIXFRAC     :  6;$/;"	m	struct:__anon41::__anon42
PIX_STABLE	regsclkctrl.h	/^        unsigned PIX_STABLE  :  1;$/;"	m	struct:__anon41::__anon42
PLACEMENT_EN	regsdram.h	/^        unsigned PLACEMENT_EN  :  1;$/;"	m	struct:__anon165::__anon166
PLL_LOCKED	regsusbphy.h	/^        unsigned PLL_LOCKED       :  1;$/;"	m	struct:__anon498::__anon499
PLL_POWER	regsusbphy.h	/^        unsigned PLL_POWER        :  1;$/;"	m	struct:__anon498::__anon499
POLARITY_DC_OK	regspower.h	/^        unsigned POLARITY_DC_OK           :  1;$/;"	m	struct:__anon414::__anon415
POLARITY_PSWITCH	regspower.h	/^        unsigned POLARITY_PSWITCH         :  1;$/;"	m	struct:__anon414::__anon415
POLARITY_VBUSVALID	regspower.h	/^        unsigned POLARITY_VBUSVALID       :  1;$/;"	m	struct:__anon414::__anon415
POLARITY_VDD5V_GT_VDDIO	regspower.h	/^        unsigned POLARITY_VDD5V_GT_VDDIO  :  1;$/;"	m	struct:__anon414::__anon415
PORT_BUSY	regsdram.h	/^        unsigned PORT_BUSY    :  4;$/;"	m	struct:__anon183::__anon184
PORT_PRIORITY_ORDER	regsemi.h	/^        unsigned PORT_PRIORITY_ORDER  :  5;$/;"	m	struct:__anon235::__anon236
POSLIMIT_BUCK	regspower.h	/^        unsigned POSLIMIT_BUCK  :  7;$/;"	m	struct:__anon434::__anon435
POWER	regsclkctrl.h	/^        unsigned POWER        :  1;$/;"	m	struct:__anon11::__anon12
POWER_DOWN	regsdram.h	/^        unsigned POWER_DOWN    :  1;$/;"	m	struct:__anon165::__anon166
PRESENT0	regspinctrl.h	/^        unsigned PRESENT0  :  1;$/;"	m	struct:__anon310::__anon311
PRESENT1	regspinctrl.h	/^        unsigned PRESENT1  :  1;$/;"	m	struct:__anon310::__anon311
PRESENT2	regspinctrl.h	/^        unsigned PRESENT2  :  1;$/;"	m	struct:__anon310::__anon311
PRESENT3	regspinctrl.h	/^        unsigned PRESENT3  :  1;$/;"	m	struct:__anon310::__anon311
PRIORITY_EN	regsdram.h	/^        unsigned PRIORITY_EN      :  1;$/;"	m	struct:__anon167::__anon168
PRIORITY_WRITE_ITER	regsemi.h	/^        unsigned PRIORITY_WRITE_ITER  :  3;$/;"	m	struct:__anon235::__anon236
PRODUCT_CODE	regsdigctl.h	/^        reg16_t PRODUCT_CODE;$/;"	m	struct:__anon121::__anon122
PSWITCH	regspower.h	/^        unsigned PSWITCH           :  2;$/;"	m	struct:__anon438::__anon439
PSWITCH_IRQ	regspower.h	/^        unsigned PSWITCH_IRQ              :  1;$/;"	m	struct:__anon414::__anon415
PSWITCH_IRQ_SRC	regspower.h	/^        unsigned PSWITCH_IRQ_SRC          :  1;$/;"	m	struct:__anon414::__anon415
PSWITCH_MID_TRAN	regspower.h	/^        unsigned PSWITCH_MID_TRAN         :  1;$/;"	m	struct:__anon414::__anon415
PTR	regsdigctl.h	/^        reg32_t PTR;$/;"	m	struct:__anon109::__anon110
PTR	regsdigctl.h	/^        reg32_t PTR;$/;"	m	struct:__anon111::__anon112
PULLDOWN_ACTIVE	regspower.h	/^        unsigned PULLDOWN_ACTIVE  :  1;$/;"	m	struct:__anon428::__anon429
PWD	regspower.h	/^        unsigned PWD      :  1;$/;"	m	struct:__anon444::__anon445
PWDN_5VBRNOUT	regspower.h	/^        unsigned PWDN_5VBRNOUT         :  1;$/;"	m	struct:__anon416::__anon417
PWDN_BATTBRNOUT	regspower.h	/^        unsigned PWDN_BATTBRNOUT  :  1;$/;"	m	struct:__anon442::__anon443
PWDN_BRNOUT	regspower.h	/^        unsigned PWDN_BRNOUT       :  1;$/;"	m	struct:__anon422::__anon423
PWDN_BRNOUT	regspower.h	/^        unsigned PWDN_BRNOUT       :  1;$/;"	m	struct:__anon424::__anon425
PWDN_BRNOUT	regspower.h	/^        unsigned PWDN_BRNOUT       :  1;$/;"	m	struct:__anon426::__anon427
PWD_ANA_CMPS	regspower.h	/^        unsigned PWD_ANA_CMPS     :  1;$/;"	m	struct:__anon418::__anon419
PWD_BATTCHRG	regspower.h	/^        unsigned PWD_BATTCHRG              :  1;$/;"	m	struct:__anon420::__anon421
PWD_BO	regspower.h	/^        unsigned PWD_BO           :  1;$/;"	m	struct:__anon418::__anon419
PWD_CHARGE_4P2	regspower.h	/^        unsigned PWD_CHARGE_4P2        :  1;$/;"	m	struct:__anon416::__anon417
PWD_OFF	regspower.h	/^        unsigned PWD_OFF  :  1;$/;"	m	struct:__anon444::__anon445
PWD_XTAL24	regspower.h	/^        unsigned PWD_XTAL24       :  1;$/;"	m	struct:__anon418::__anon419
PWM_CLK24M_GATE	regsclkctrl.h	/^        unsigned PWM_CLK24M_GATE     :  1;$/;"	m	struct:__anon21::__anon22
PWRUP_SOURCE	regspower.h	/^        unsigned PWRUP_SOURCE      :  6;$/;"	m	struct:__anon438::__anon439
PWRUP_SREFRESH_EXIT	regsdram.h	/^        unsigned PWRUP_SREFRESH_EXIT    :  1;$/;"	m	struct:__anon225::__anon226
PWRUP_VBUS_CMPS	regspower.h	/^        unsigned PWRUP_VBUS_CMPS       :  1;$/;"	m	struct:__anon416::__anon417
PXP_AS_ENABLE	regsclkctrl.h	/^        unsigned PXP_AS_ENABLE          :  1;$/;"	m	struct:__anon17::__anon18
PowerDisableAutoHardwarePowerdown	xldr.c	/^void PowerDisableAutoHardwarePowerdown(bool bDisable)$/;"	f
PowerExecute5VoltsToBatteryHandoff	xldr.c	/^void PowerExecute5VoltsToBatteryHandoff()$/;"	f
PowerSetCharger	xldr.c	/^void PowerSetCharger(DWORD current)$/;"	f
PowerStop4p2	xldr.c	/^void PowerStop4p2(void)$/;"	f
PowerStopCharger	xldr.c	/^void PowerStopCharger()$/;"	f
PrintBatteryVoltage	xldr.c	/^void PrintBatteryVoltage(unsigned int value)$/;"	f
PrintHex	xldr.c	/^void PrintHex(unsigned int value)$/;"	f
Q_FULLNESS	regsdram.h	/^        unsigned Q_FULLNESS  :  2;$/;"	m	struct:__anon173::__anon174
RAM_REPAIR_EN	regsdigctl.h	/^        unsigned RAM_REPAIR_EN  :  1;$/;"	m	struct:__anon59::__anon60
RCR_ALL	dm9000x.h	98;"	d
RCR_DIS_CRC	dm9000x.h	97;"	d
RCR_DIS_LONG	dm9000x.h	96;"	d
RCR_PRMSC	dm9000x.h	100;"	d
RCR_RUNT	dm9000x.h	99;"	d
RCR_RXEN	dm9000x.h	101;"	d
RCR_WTDIS	dm9000x.h	95;"	d
RCSCALE_THRESH	regspower.h	/^        unsigned RCSCALE_THRESH  :  1;$/;"	m	struct:__anon436::__anon437
RD2RD_TURN	regsdram.h	/^        unsigned RD2RD_TURN       :  1;$/;"	m	struct:__anon167::__anon168
RD_BANK_OPEN	regsocotp.h	/^        unsigned RD_BANK_OPEN    :  1;$/;"	m	struct:__anon286::__anon287
RD_MARGIN	regsdigctl.h	/^        unsigned RD_MARGIN  :  4;$/;"	m	struct:__anon63::__anon64
READONLY	regslradc.h	/^        reg16_t READONLY;$/;"	m	struct:__anon276::__anon277
REG	regs.h	43;"	d
REGS_BASE	xldr.h	52;"	d
REGS_CLKCTRL_BASE	regsclkctrl.h	42;"	d
REGS_DIGCTL_BASE	regsdigctl.h	42;"	d
REGS_DRAM_BASE	regsdram.h	42;"	d
REGS_EMI_BASE	regsemi.h	44;"	d
REGS_LRADC_BASE	regslradc.h	45;"	d
REGS_OCOTP_BASE	regsocotp.h	44;"	d
REGS_PINCTRL_BASE	regspinctrl.h	42;"	d
REGS_POWER_BASE	regspower.h	42;"	d
REGS_UARTDBG_BASE	regsuartdbg.h	17;"	d
REGS_USBPHY_BASE	regsusbphy.h	42;"	d
REG_DIMM_ENABLE	regsdram.h	/^        unsigned REG_DIMM_ENABLE  :  1;$/;"	m	struct:__anon167::__anon168
RELOAD_SHADOWS	regsocotp.h	/^        unsigned RELOAD_SHADOWS  :  1;$/;"	m	struct:__anon286::__anon287
REQUEST	regslradc.h	/^        unsigned REQUEST                 :  8;$/;"	m	struct:__anon278::__anon279
RESCHED_PERIOD	bsp_cfg.h	44;"	d
RESERVED	regsuartdbg.h	/^        reg8_t RESERVED;$/;"	m	struct:__anon464::__anon465
RESERVED	regsuartdbg.h	/^        unsigned RESERVED      :  2;$/;"	m	struct:__anon462::__anon463
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     :  4;$/;"	m	struct:__anon452::__anon453
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     :  4;$/;"	m	struct:__anon466::__anon467
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     :  5;$/;"	m	struct:__anon470::__anon471
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     :  5;$/;"	m	struct:__anon472::__anon473
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     :  5;$/;"	m	struct:__anon474::__anon475
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     :  5;$/;"	m	struct:__anon476::__anon477
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     :  7;$/;"	m	struct:__anon456::__anon457
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     : 10;$/;"	m	struct:__anon468::__anon469
RESERVED	regsuartdbg.h	/^        unsigned RESERVED     : 13;$/;"	m	struct:__anon478::__anon479
RESET_OUT	regsemi.h	/^        unsigned RESET_OUT            :  1;$/;"	m	struct:__anon235::__anon236
RESUME_IRQ	regsusbphy.h	/^        unsigned RESUME_IRQ            :  1;$/;"	m	struct:__anon486::__anon487
RESUME_STATUS	regsusbphy.h	/^        unsigned RESUME_STATUS            :  1;$/;"	m	struct:__anon488::__anon489
REVISION	regsdigctl.h	/^        reg8_t REVISION;$/;"	m	struct:__anon121::__anon122
RI	regsuartdbg.h	/^        unsigned RI           :  1;$/;"	m	struct:__anon456::__anon457
RIMIC	regsuartdbg.h	/^        unsigned RIMIC        :  1;$/;"	m	struct:__anon476::__anon477
RIMIM	regsuartdbg.h	/^        unsigned RIMIM        :  1;$/;"	m	struct:__anon470::__anon471
RIMMIS	regsuartdbg.h	/^        unsigned RIMMIS       :  1;$/;"	m	struct:__anon474::__anon475
RIRMIS	regsuartdbg.h	/^        unsigned RIRMIS       :  1;$/;"	m	struct:__anon472::__anon473
ROM0	regsocotp.h	/^        unsigned ROM0             :  1;$/;"	m	struct:__anon300::__anon301
ROM1	regsocotp.h	/^        unsigned ROM1             :  1;$/;"	m	struct:__anon300::__anon301
ROM2	regsocotp.h	/^        unsigned ROM2             :  1;$/;"	m	struct:__anon300::__anon301
ROM3	regsocotp.h	/^        unsigned ROM3             :  1;$/;"	m	struct:__anon300::__anon301
ROM4	regsocotp.h	/^        unsigned ROM4             :  1;$/;"	m	struct:__anon300::__anon301
ROM5	regsocotp.h	/^        unsigned ROM5             :  1;$/;"	m	struct:__anon300::__anon301
ROM6	regsocotp.h	/^        unsigned ROM6             :  1;$/;"	m	struct:__anon300::__anon301
ROM7	regsocotp.h	/^        unsigned ROM7             :  1;$/;"	m	struct:__anon300::__anon301
ROM_GROUP	xldr.h	74;"	d
ROM_SHADOW	regsocotp.h	/^        unsigned ROM_SHADOW       :  1;$/;"	m	struct:__anon300::__anon301
RSRVD	regsclkctrl.h	/^        unsigned RSRVD            : 30;$/;"	m	struct:__anon37::__anon38
RSRVD	regsclkctrl.h	/^        unsigned RSRVD      : 30;$/;"	m	struct:__anon49::__anon50
RSRVD	regsclkctrl.h	/^        unsigned RSRVD    : 31;$/;"	m	struct:__anon29::__anon30
RSRVD	regsclkctrl.h	/^        unsigned RSRVD  : 30;$/;"	m	struct:__anon47::__anon48
RSRVD0	regsclkctrl.h	/^        unsigned RSRVD0       :  1;$/;"	m	struct:__anon45::__anon46
RSRVD0	regsocotp.h	/^        unsigned RSRVD0          :  3;$/;"	m	struct:__anon286::__anon287
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  1;$/;"	m	struct:__anon350::__anon351
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  1;$/;"	m	struct:__anon356::__anon357
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon342::__anon343
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0          :  2;$/;"	m	struct:__anon346::__anon347
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0       :  2;$/;"	m	struct:__anon318::__anon319
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0       :  2;$/;"	m	struct:__anon362::__anon363
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0       :  3;$/;"	m	struct:__anon358::__anon359
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0       : 14;$/;"	m	struct:__anon364::__anon365
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0       : 18;$/;"	m	struct:__anon360::__anon361
RSRVD0	regspinctrl.h	/^        unsigned RSRVD0       : 20;$/;"	m	struct:__anon326::__anon327
RSRVD0	regspower.h	/^        unsigned RSRVD0            : 28;$/;"	m	struct:__anon446::__anon447
RSRVD0	regspower.h	/^        unsigned RSRVD0  : 14;$/;"	m	struct:__anon440::__anon441
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1                 : 10;$/;"	m	struct:__anon17::__anon18
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1              : 24;$/;"	m	struct:__anon21::__anon22
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1             :  2;$/;"	m	struct:__anon31::__anon32
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1            :  4;$/;"	m	struct:__anon15::__anon16
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 12;$/;"	m	struct:__anon35::__anon36
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 16;$/;"	m	struct:__anon11::__anon12
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 16;$/;"	m	struct:__anon23::__anon24
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 18;$/;"	m	struct:__anon27::__anon28
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 19;$/;"	m	struct:__anon25::__anon26
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 20;$/;"	m	struct:__anon19::__anon20
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 22;$/;"	m	struct:__anon39::__anon40
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1       : 23;$/;"	m	struct:__anon45::__anon46
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1      : 14;$/;"	m	struct:__anon13::__anon14
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1      : 30;$/;"	m	struct:__anon43::__anon44
RSRVD1	regsclkctrl.h	/^        unsigned RSRVD1     :  6;$/;"	m	struct:__anon33::__anon34
RSRVD1	regslradc.h	/^        unsigned RSRVD1                           :  8;$/;"	m	struct:__anon258::__anon259
RSRVD1	regslradc.h	/^        unsigned RSRVD1                :  1;$/;"	m	struct:__anon262::__anon263
RSRVD1	regslradc.h	/^        unsigned RSRVD1               :  6;$/;"	m	struct:__anon280::__anon281
RSRVD1	regslradc.h	/^        unsigned RSRVD1               :  7;$/;"	m	struct:__anon260::__anon261
RSRVD1	regslradc.h	/^        unsigned RSRVD1             :  2;$/;"	m	struct:__anon264::__anon265
RSRVD1	regslradc.h	/^        unsigned RSRVD1           :  6;$/;"	m	struct:__anon272::__anon273
RSRVD1	regslradc.h	/^        unsigned RSRVD1          :  5;$/;"	m	struct:__anon278::__anon279
RSRVD1	regslradc.h	/^        unsigned RSRVD1       :  6;$/;"	m	struct:__anon268::__anon269
RSRVD1	regslradc.h	/^        unsigned RSRVD1       :  6;$/;"	m	struct:__anon270::__anon271
RSRVD1	regslradc.h	/^        unsigned RSRVD1    :  4;$/;"	m	struct:__anon276::__anon277
RSRVD1	regsocotp.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon286::__anon287
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  1;$/;"	m	struct:__anon346::__anon347
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  1;$/;"	m	struct:__anon350::__anon351
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  1;$/;"	m	struct:__anon356::__anon357
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon342::__anon343
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1       :  2;$/;"	m	struct:__anon358::__anon359
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1       :  3;$/;"	m	struct:__anon360::__anon361
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1       : 18;$/;"	m	struct:__anon362::__anon363
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1    :  1;$/;"	m	struct:__anon398::__anon399
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1    : 21;$/;"	m	struct:__anon310::__anon311
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1   :  1;$/;"	m	struct:__anon386::__anon387
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1   :  1;$/;"	m	struct:__anon410::__anon411
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1  :  1;$/;"	m	struct:__anon368::__anon369
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1  :  1;$/;"	m	struct:__anon374::__anon375
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1  :  1;$/;"	m	struct:__anon380::__anon381
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1  :  1;$/;"	m	struct:__anon392::__anon393
RSRVD1	regspinctrl.h	/^        unsigned RSRVD1  :  1;$/;"	m	struct:__anon404::__anon405
RSRVD1	regspower.h	/^        reg8_t RSRVD1;$/;"	m	struct:__anon440::__anon441
RSRVD1	regspower.h	/^        unsigned RSRVD1                   :  2;$/;"	m	struct:__anon414::__anon415
RSRVD1	regspower.h	/^        unsigned RSRVD1            :  2;$/;"	m	struct:__anon438::__anon439
RSRVD1	regspower.h	/^        unsigned RSRVD1            :  3;$/;"	m	struct:__anon422::__anon423
RSRVD1	regspower.h	/^        unsigned RSRVD1            :  3;$/;"	m	struct:__anon424::__anon425
RSRVD1	regspower.h	/^        unsigned RSRVD1            :  3;$/;"	m	struct:__anon426::__anon427
RSRVD1	regspower.h	/^        unsigned RSRVD1           :  3;$/;"	m	struct:__anon428::__anon429
RSRVD1	regspower.h	/^        unsigned RSRVD1           :  3;$/;"	m	struct:__anon442::__anon443
RSRVD1	regspower.h	/^        unsigned RSRVD1           : 17;$/;"	m	struct:__anon418::__anon419
RSRVD1	regspower.h	/^        unsigned RSRVD1          :  2;$/;"	m	struct:__anon436::__anon437
RSRVD1	regspower.h	/^        unsigned RSRVD1         :  1;$/;"	m	struct:__anon434::__anon435
RSRVD1	regspower.h	/^        unsigned RSRVD1         :  3;$/;"	m	struct:__anon430::__anon431
RSRVD1	regspower.h	/^        unsigned RSRVD1        :  1;$/;"	m	struct:__anon432::__anon433
RSRVD1	regspower.h	/^        unsigned RSRVD1   : 14;$/;"	m	struct:__anon444::__anon445
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2                 :  1;$/;"	m	struct:__anon17::__anon18
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2             :  4;$/;"	m	struct:__anon31::__anon32
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2            :  1;$/;"	m	struct:__anon15::__anon16
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon11::__anon12
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon23::__anon24
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon25::__anon26
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon27::__anon28
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon35::__anon36
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon39::__anon40
RSRVD2	regsclkctrl.h	/^        unsigned RSRVD2     :  2;$/;"	m	struct:__anon33::__anon34
RSRVD2	regslradc.h	/^        unsigned RSRVD2                :  2;$/;"	m	struct:__anon262::__anon263
RSRVD2	regslradc.h	/^        unsigned RSRVD2               :  2;$/;"	m	struct:__anon280::__anon281
RSRVD2	regslradc.h	/^        unsigned RSRVD2               :  7;$/;"	m	struct:__anon260::__anon261
RSRVD2	regslradc.h	/^        unsigned RSRVD2               :  8;$/;"	m	struct:__anon258::__anon259
RSRVD2	regslradc.h	/^        unsigned RSRVD2               : 15;$/;"	m	struct:__anon266::__anon267
RSRVD2	regslradc.h	/^        unsigned RSRVD2             :  2;$/;"	m	struct:__anon264::__anon265
RSRVD2	regslradc.h	/^        unsigned RSRVD2          :  3;$/;"	m	struct:__anon274::__anon275
RSRVD2	regslradc.h	/^        unsigned RSRVD2          :  3;$/;"	m	struct:__anon278::__anon279
RSRVD2	regslradc.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon268::__anon269
RSRVD2	regslradc.h	/^        unsigned RSRVD2       :  1;$/;"	m	struct:__anon270::__anon271
RSRVD2	regsocotp.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon286::__anon287
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  1;$/;"	m	struct:__anon346::__anon347
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  1;$/;"	m	struct:__anon350::__anon351
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  1;$/;"	m	struct:__anon356::__anon357
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon342::__anon343
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2       :  3;$/;"	m	struct:__anon358::__anon359
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2       :  3;$/;"	m	struct:__anon362::__anon363
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2       :  5;$/;"	m	struct:__anon360::__anon361
RSRVD2	regspinctrl.h	/^        unsigned RSRVD2    :  2;$/;"	m	struct:__anon310::__anon311
RSRVD2	regspower.h	/^        unsigned RSRVD2                   :  2;$/;"	m	struct:__anon414::__anon415
RSRVD2	regspower.h	/^        unsigned RSRVD2                :  1;$/;"	m	struct:__anon416::__anon417
RSRVD2	regspower.h	/^        unsigned RSRVD2            :  1;$/;"	m	struct:__anon424::__anon425
RSRVD2	regspower.h	/^        unsigned RSRVD2            :  1;$/;"	m	struct:__anon426::__anon427
RSRVD2	regspower.h	/^        unsigned RSRVD2            :  2;$/;"	m	struct:__anon438::__anon439
RSRVD2	regspower.h	/^        unsigned RSRVD2            :  5;$/;"	m	struct:__anon422::__anon423
RSRVD2	regspower.h	/^        unsigned RSRVD2           :  5;$/;"	m	struct:__anon442::__anon443
RSRVD2	regspower.h	/^        unsigned RSRVD2           : 21;$/;"	m	struct:__anon428::__anon429
RSRVD2	regspower.h	/^        unsigned RSRVD2          :  1;$/;"	m	struct:__anon436::__anon437
RSRVD2	regspower.h	/^        unsigned RSRVD2         :  1;$/;"	m	struct:__anon434::__anon435
RSRVD2	regspower.h	/^        unsigned RSRVD2         :  3;$/;"	m	struct:__anon430::__anon431
RSRVD2	regspower.h	/^        unsigned RSRVD2        : 25;$/;"	m	struct:__anon432::__anon433
RSRVD3	regsclkctrl.h	/^        unsigned RSRVD3             :  8;$/;"	m	struct:__anon31::__anon32
RSRVD3	regsclkctrl.h	/^        unsigned RSRVD3            :  3;$/;"	m	struct:__anon15::__anon16
RSRVD3	regsclkctrl.h	/^        unsigned RSRVD3       :  1;$/;"	m	struct:__anon11::__anon12
RSRVD3	regsclkctrl.h	/^        unsigned RSRVD3     :  1;$/;"	m	struct:__anon33::__anon34
RSRVD3	regslradc.h	/^        unsigned RSRVD3                  :  8;$/;"	m	struct:__anon278::__anon279
RSRVD3	regslradc.h	/^        unsigned RSRVD3               :  5;$/;"	m	struct:__anon266::__anon267
RSRVD3	regslradc.h	/^        unsigned RSRVD3               : 11;$/;"	m	struct:__anon280::__anon281
RSRVD3	regslradc.h	/^        unsigned RSRVD3             :  4;$/;"	m	struct:__anon264::__anon265
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  1;$/;"	m	struct:__anon346::__anon347
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  1;$/;"	m	struct:__anon356::__anon357
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon342::__anon343
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3          :  2;$/;"	m	struct:__anon350::__anon351
RSRVD3	regspinctrl.h	/^        unsigned RSRVD3       :  3;$/;"	m	struct:__anon360::__anon361
RSRVD3	regspower.h	/^        reg16_t RSRVD3;$/;"	m	struct:__anon434::__anon435
RSRVD3	regspower.h	/^        unsigned RSRVD3                    :  1;$/;"	m	struct:__anon420::__anon421
RSRVD3	regspower.h	/^        unsigned RSRVD3                   :  1;$/;"	m	struct:__anon414::__anon415
RSRVD3	regspower.h	/^        unsigned RSRVD3                :  2;$/;"	m	struct:__anon416::__anon417
RSRVD3	regspower.h	/^        unsigned RSRVD3            :  2;$/;"	m	struct:__anon422::__anon423
RSRVD3	regspower.h	/^        unsigned RSRVD3            :  2;$/;"	m	struct:__anon424::__anon425
RSRVD3	regspower.h	/^        unsigned RSRVD3            :  2;$/;"	m	struct:__anon426::__anon427
RSRVD3	regspower.h	/^        unsigned RSRVD3            :  2;$/;"	m	struct:__anon438::__anon439
RSRVD3	regspower.h	/^        unsigned RSRVD3           :  6;$/;"	m	struct:__anon442::__anon443
RSRVD3	regspower.h	/^        unsigned RSRVD3          : 11;$/;"	m	struct:__anon436::__anon437
RSRVD3	regspower.h	/^        unsigned RSRVD3         :  1;$/;"	m	struct:__anon430::__anon431
RSRVD4	regsclkctrl.h	/^        unsigned RSRVD4                 :  2;$/;"	m	struct:__anon17::__anon18
RSRVD4	regsclkctrl.h	/^        unsigned RSRVD4            :  1;$/;"	m	struct:__anon15::__anon16
RSRVD4	regsclkctrl.h	/^        unsigned RSRVD4       :  2;$/;"	m	struct:__anon11::__anon12
RSRVD4	regslradc.h	/^        unsigned RSRVD4             :  8;$/;"	m	struct:__anon264::__anon265
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  1;$/;"	m	struct:__anon346::__anon347
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  1;$/;"	m	struct:__anon356::__anon357
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon342::__anon343
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD4	regspinctrl.h	/^        unsigned RSRVD4          :  2;$/;"	m	struct:__anon350::__anon351
RSRVD4	regspower.h	/^        unsigned RSRVD4                :  3;$/;"	m	struct:__anon416::__anon417
RSRVD4	regspower.h	/^        unsigned RSRVD4            :  1;$/;"	m	struct:__anon426::__anon427
RSRVD4	regspower.h	/^        unsigned RSRVD4            :  4;$/;"	m	struct:__anon422::__anon423
RSRVD4	regspower.h	/^        unsigned RSRVD4            : 12;$/;"	m	struct:__anon424::__anon425
RSRVD5	regsclkctrl.h	/^        unsigned RSRVD5            :  2;$/;"	m	struct:__anon15::__anon16
RSRVD5	regsclkctrl.h	/^        unsigned RSRVD5       :  2;$/;"	m	struct:__anon11::__anon12
RSRVD5	regslradc.h	/^        unsigned RSRVD5             :  6;$/;"	m	struct:__anon264::__anon265
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  1;$/;"	m	struct:__anon346::__anon347
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  1;$/;"	m	struct:__anon350::__anon351
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  1;$/;"	m	struct:__anon356::__anon357
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon342::__anon343
RSRVD5	regspinctrl.h	/^        unsigned RSRVD5          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD5	regspower.h	/^        reg8_t RSRVD5;$/;"	m	struct:__anon426::__anon427
RSRVD5	regspower.h	/^        unsigned RSRVD5                :  1;$/;"	m	struct:__anon416::__anon417
RSRVD5	regspower.h	/^        unsigned RSRVD5         :  2;$/;"	m	struct:__anon430::__anon431
RSRVD6	regsclkctrl.h	/^        unsigned RSRVD6       :  2;$/;"	m	struct:__anon11::__anon12
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  1;$/;"	m	struct:__anon346::__anon347
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  1;$/;"	m	struct:__anon350::__anon351
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon342::__anon343
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD6	regspinctrl.h	/^        unsigned RSRVD6          :  8;$/;"	m	struct:__anon356::__anon357
RSRVD6	regspower.h	/^        unsigned RSRVD6                :  2;$/;"	m	struct:__anon416::__anon417
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  1;$/;"	m	struct:__anon346::__anon347
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  1;$/;"	m	struct:__anon348::__anon349
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  1;$/;"	m	struct:__anon350::__anon351
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  1;$/;"	m	struct:__anon352::__anon353
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  1;$/;"	m	struct:__anon354::__anon355
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon328::__anon329
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon330::__anon331
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon332::__anon333
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon334::__anon335
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon336::__anon337
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon338::__anon339
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon340::__anon341
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  2;$/;"	m	struct:__anon344::__anon345
RSRVD7	regspinctrl.h	/^        unsigned RSRVD7          :  4;$/;"	m	struct:__anon342::__anon343
RSR_AE	dm9000x.h	108;"	d
RSR_CE	dm9000x.h	109;"	d
RSR_FOE	dm9000x.h	110;"	d
RSR_LCS	dm9000x.h	105;"	d
RSR_MF	dm9000x.h	104;"	d
RSR_PLE	dm9000x.h	107;"	d
RSR_RF	dm9000x.h	103;"	d
RSR_RWTO	dm9000x.h	106;"	d
RSVD0	regsdigctl.h	/^        reg8_t RSVD0;$/;"	m	struct:__anon121::__anon122
RSVD0	regsdigctl.h	/^        unsigned RSVD0             :  4;$/;"	m	struct:__anon123::__anon124
RSVD0	regsdigctl.h	/^        unsigned RSVD0             :  4;$/;"	m	struct:__anon79::__anon80
RSVD0	regsdigctl.h	/^        unsigned RSVD0          :  7;$/;"	m	struct:__anon59::__anon60
RSVD0	regsdigctl.h	/^        unsigned RSVD0        :  4;$/;"	m	struct:__anon105::__anon106
RSVD0	regsdigctl.h	/^        unsigned RSVD0        :  4;$/;"	m	struct:__anon107::__anon108
RSVD0	regsdigctl.h	/^        unsigned RSVD0      : 28;$/;"	m	struct:__anon63::__anon64
RSVD0	regsdigctl.h	/^        unsigned RSVD0     :  2;$/;"	m	struct:__anon113::__anon114
RSVD0	regsdigctl.h	/^        unsigned RSVD0     : 27;$/;"	m	struct:__anon151::__anon152
RSVD0	regsdigctl.h	/^        unsigned RSVD0  : 20;$/;"	m	struct:__anon149::__anon150
RSVD0	regsemi.h	/^        unsigned RSVD0                :  1;$/;"	m	struct:__anon235::__anon236
RSVD0	regsemi.h	/^        unsigned RSVD0               : 27;$/;"	m	struct:__anon237::__anon238
RSVD0	regsemi.h	/^        unsigned RSVD0  :  4;$/;"	m	struct:__anon239::__anon240
RSVD0	regsusbphy.h	/^        unsigned RSVD0                    :  3;$/;"	m	struct:__anon488::__anon489
RSVD0	regsusbphy.h	/^        unsigned RSVD0                  :  4;$/;"	m	struct:__anon482::__anon483
RSVD0	regsusbphy.h	/^        unsigned RSVD0                 :  1;$/;"	m	struct:__anon486::__anon487
RSVD0	regsusbphy.h	/^        unsigned RSVD0                 :  2;$/;"	m	struct:__anon490::__anon491
RSVD0	regsusbphy.h	/^        unsigned RSVD0            : 13;$/;"	m	struct:__anon498::__anon499
RSVD0	regsusbphy.h	/^        unsigned RSVD0        :  8;$/;"	m	struct:__anon494::__anon495
RSVD0	regsusbphy.h	/^        unsigned RSVD0       : 10;$/;"	m	struct:__anon480::__anon481
RSVD0	regsusbphy.h	/^        unsigned RSVD0      :  1;$/;"	m	struct:__anon484::__anon485
RSVD1	regsdigctl.h	/^        reg16_t RSVD1;$/;"	m	struct:__anon61::__anon62
RSVD1	regsdigctl.h	/^        unsigned RSVD1                :  1;$/;"	m	struct:__anon53::__anon54
RSVD1	regsdigctl.h	/^        unsigned RSVD1             :  4;$/;"	m	struct:__anon123::__anon124
RSVD1	regsdigctl.h	/^        unsigned RSVD1             :  5;$/;"	m	struct:__anon71::__anon72
RSVD1	regsdigctl.h	/^        unsigned RSVD1             : 21;$/;"	m	struct:__anon79::__anon80
RSVD1	regsdigctl.h	/^        unsigned RSVD1          : 20;$/;"	m	struct:__anon59::__anon60
RSVD1	regsdigctl.h	/^        unsigned RSVD1        :  4;$/;"	m	struct:__anon105::__anon106
RSVD1	regsdigctl.h	/^        unsigned RSVD1        :  4;$/;"	m	struct:__anon107::__anon108
RSVD1	regsdigctl.h	/^        unsigned RSVD1     :  2;$/;"	m	struct:__anon113::__anon114
RSVD1	regsdram.h	/^        reg8_t RSVD1;$/;"	m	struct:__anon221::__anon222
RSVD1	regsdram.h	/^        unsigned RSVD1                    :  4;$/;"	m	struct:__anon181::__anon182
RSVD1	regsdram.h	/^        unsigned RSVD1                   :  1;$/;"	m	struct:__anon191::__anon192
RSVD1	regsdram.h	/^        unsigned RSVD1                   :  7;$/;"	m	struct:__anon171::__anon172
RSVD1	regsdram.h	/^        unsigned RSVD1                  :  7;$/;"	m	struct:__anon225::__anon226
RSVD1	regsdram.h	/^        unsigned RSVD1                 :  4;$/;"	m	struct:__anon185::__anon186
RSVD1	regsdram.h	/^        unsigned RSVD1                :  1;$/;"	m	struct:__anon193::__anon194
RSVD1	regsdram.h	/^        unsigned RSVD1                :  6;$/;"	m	struct:__anon195::__anon196
RSVD1	regsdram.h	/^        unsigned RSVD1               :  7;$/;"	m	struct:__anon153::__anon154
RSVD1	regsdram.h	/^        unsigned RSVD1               :  7;$/;"	m	struct:__anon155::__anon156
RSVD1	regsdram.h	/^        unsigned RSVD1               :  7;$/;"	m	struct:__anon157::__anon158
RSVD1	regsdram.h	/^        unsigned RSVD1              :  1;$/;"	m	struct:__anon223::__anon224
RSVD1	regsdram.h	/^        unsigned RSVD1              :  5;$/;"	m	struct:__anon175::__anon176
RSVD1	regsdram.h	/^        unsigned RSVD1              :  7;$/;"	m	struct:__anon159::__anon160
RSVD1	regsdram.h	/^        unsigned RSVD1              :  7;$/;"	m	struct:__anon227::__anon228
RSVD1	regsdram.h	/^        unsigned RSVD1             :  7;$/;"	m	struct:__anon163::__anon164
RSVD1	regsdram.h	/^        unsigned RSVD1            :  3;$/;"	m	struct:__anon187::__anon188
RSVD1	regsdram.h	/^        unsigned RSVD1            :  3;$/;"	m	struct:__anon189::__anon190
RSVD1	regsdram.h	/^        unsigned RSVD1            :  5;$/;"	m	struct:__anon179::__anon180
RSVD1	regsdram.h	/^        unsigned RSVD1            :  7;$/;"	m	struct:__anon161::__anon162
RSVD1	regsdram.h	/^        unsigned RSVD1            :  7;$/;"	m	struct:__anon167::__anon168
RSVD1	regsdram.h	/^        unsigned RSVD1         :  3;$/;"	m	struct:__anon229::__anon230
RSVD1	regsdram.h	/^        unsigned RSVD1         :  3;$/;"	m	struct:__anon231::__anon232
RSVD1	regsdram.h	/^        unsigned RSVD1         :  3;$/;"	m	struct:__anon233::__anon234
RSVD1	regsdram.h	/^        unsigned RSVD1         :  7;$/;"	m	struct:__anon165::__anon166
RSVD1	regsdram.h	/^        unsigned RSVD1         :  7;$/;"	m	struct:__anon169::__anon170
RSVD1	regsdram.h	/^        unsigned RSVD1        :  4;$/;"	m	struct:__anon183::__anon184
RSVD1	regsdram.h	/^        unsigned RSVD1       :  5;$/;"	m	struct:__anon197::__anon198
RSVD1	regsdram.h	/^        unsigned RSVD1       :  5;$/;"	m	struct:__anon199::__anon200
RSVD1	regsdram.h	/^        unsigned RSVD1       :  5;$/;"	m	struct:__anon201::__anon202
RSVD1	regsdram.h	/^        unsigned RSVD1       :  5;$/;"	m	struct:__anon203::__anon204
RSVD1	regsdram.h	/^        unsigned RSVD1       :  6;$/;"	m	struct:__anon173::__anon174
RSVD1	regsdram.h	/^        unsigned RSVD1     :  4;$/;"	m	struct:__anon205::__anon206
RSVD1	regsdram.h	/^        unsigned RSVD1     :  5;$/;"	m	struct:__anon177::__anon178
RSVD1	regsemi.h	/^        unsigned RSVD1                :  1;$/;"	m	struct:__anon235::__anon236
RSVD1	regsemi.h	/^        unsigned RSVD1      : 28;$/;"	m	struct:__anon243::__anon244
RSVD1	regsemi.h	/^        unsigned RSVD1  :  3;$/;"	m	struct:__anon239::__anon240
RSVD1	regsemi.h	/^        unsigned RSVD1  : 19;$/;"	m	struct:__anon245::__anon246
RSVD1	regsemi.h	/^        unsigned RSVD1  : 19;$/;"	m	struct:__anon247::__anon248
RSVD1	regsemi.h	/^        unsigned RSVD1  : 30;$/;"	m	struct:__anon241::__anon242
RSVD1	regspower.h	/^        unsigned RSVD1                     :  2;$/;"	m	struct:__anon420::__anon421
RSVD1	regsusbphy.h	/^        unsigned RSVD1                    :  2;$/;"	m	struct:__anon488::__anon489
RSVD1	regsusbphy.h	/^        unsigned RSVD1                  :  1;$/;"	m	struct:__anon482::__anon483
RSVD1	regsusbphy.h	/^        unsigned RSVD1                 :  1;$/;"	m	struct:__anon486::__anon487
RSVD1	regsusbphy.h	/^        unsigned RSVD1                 :  3;$/;"	m	struct:__anon490::__anon491
RSVD1	regsusbphy.h	/^        unsigned RSVD1            :  7;$/;"	m	struct:__anon498::__anon499
RSVD1	regsusbphy.h	/^        unsigned RSVD1        : 17;$/;"	m	struct:__anon494::__anon495
RSVD1	regsusbphy.h	/^        unsigned RSVD1       :  4;$/;"	m	struct:__anon480::__anon481
RSVD1	regsusbphy.h	/^        unsigned RSVD1      : 15;$/;"	m	struct:__anon484::__anon485
RSVD2	regsdigctl.h	/^        unsigned RSVD2                :  2;$/;"	m	struct:__anon53::__anon54
RSVD2	regsdigctl.h	/^        unsigned RSVD2               : 17;$/;"	m	struct:__anon55::__anon56
RSVD2	regsdigctl.h	/^        unsigned RSVD2             :  4;$/;"	m	struct:__anon123::__anon124
RSVD2	regsdigctl.h	/^        unsigned RSVD2             :  5;$/;"	m	struct:__anon71::__anon72
RSVD2	regsdigctl.h	/^        unsigned RSVD2        :  4;$/;"	m	struct:__anon105::__anon106
RSVD2	regsdigctl.h	/^        unsigned RSVD2        :  4;$/;"	m	struct:__anon107::__anon108
RSVD2	regsdigctl.h	/^        unsigned RSVD2       :  3;$/;"	m	struct:__anon101::__anon102
RSVD2	regsdigctl.h	/^        unsigned RSVD2       :  3;$/;"	m	struct:__anon103::__anon104
RSVD2	regsdigctl.h	/^        unsigned RSVD2       :  3;$/;"	m	struct:__anon97::__anon98
RSVD2	regsdigctl.h	/^        unsigned RSVD2       :  3;$/;"	m	struct:__anon99::__anon100
RSVD2	regsdigctl.h	/^        unsigned RSVD2     :  2;$/;"	m	struct:__anon113::__anon114
RSVD2	regsdram.h	/^        unsigned RSVD2                    :  4;$/;"	m	struct:__anon181::__anon182
RSVD2	regsdram.h	/^        unsigned RSVD2                   :  7;$/;"	m	struct:__anon171::__anon172
RSVD2	regsdram.h	/^        unsigned RSVD2                  :  7;$/;"	m	struct:__anon225::__anon226
RSVD2	regsdram.h	/^        unsigned RSVD2                 :  3;$/;"	m	struct:__anon185::__anon186
RSVD2	regsdram.h	/^        unsigned RSVD2               :  7;$/;"	m	struct:__anon153::__anon154
RSVD2	regsdram.h	/^        unsigned RSVD2               :  7;$/;"	m	struct:__anon155::__anon156
RSVD2	regsdram.h	/^        unsigned RSVD2               :  7;$/;"	m	struct:__anon157::__anon158
RSVD2	regsdram.h	/^        unsigned RSVD2              :  5;$/;"	m	struct:__anon175::__anon176
RSVD2	regsdram.h	/^        unsigned RSVD2              :  6;$/;"	m	struct:__anon227::__anon228
RSVD2	regsdram.h	/^        unsigned RSVD2              :  7;$/;"	m	struct:__anon159::__anon160
RSVD2	regsdram.h	/^        unsigned RSVD2             :  7;$/;"	m	struct:__anon163::__anon164
RSVD2	regsdram.h	/^        unsigned RSVD2            :  3;$/;"	m	struct:__anon189::__anon190
RSVD2	regsdram.h	/^        unsigned RSVD2            :  4;$/;"	m	struct:__anon179::__anon180
RSVD2	regsdram.h	/^        unsigned RSVD2            :  7;$/;"	m	struct:__anon161::__anon162
RSVD2	regsdram.h	/^        unsigned RSVD2            :  7;$/;"	m	struct:__anon167::__anon168
RSVD2	regsdram.h	/^        unsigned RSVD2         :  3;$/;"	m	struct:__anon229::__anon230
RSVD2	regsdram.h	/^        unsigned RSVD2         :  3;$/;"	m	struct:__anon231::__anon232
RSVD2	regsdram.h	/^        unsigned RSVD2         :  7;$/;"	m	struct:__anon165::__anon166
RSVD2	regsdram.h	/^        unsigned RSVD2         :  7;$/;"	m	struct:__anon169::__anon170
RSVD2	regsdram.h	/^        unsigned RSVD2        :  4;$/;"	m	struct:__anon183::__anon184
RSVD2	regsdram.h	/^        unsigned RSVD2       :  5;$/;"	m	struct:__anon197::__anon198
RSVD2	regsdram.h	/^        unsigned RSVD2       :  5;$/;"	m	struct:__anon199::__anon200
RSVD2	regsdram.h	/^        unsigned RSVD2       :  5;$/;"	m	struct:__anon201::__anon202
RSVD2	regsdram.h	/^        unsigned RSVD2       :  5;$/;"	m	struct:__anon203::__anon204
RSVD2	regsdram.h	/^        unsigned RSVD2       :  6;$/;"	m	struct:__anon173::__anon174
RSVD2	regsdram.h	/^        unsigned RSVD2     :  5;$/;"	m	struct:__anon177::__anon178
RSVD2	regsemi.h	/^        unsigned RSVD2                :  1;$/;"	m	struct:__anon235::__anon236
RSVD2	regsemi.h	/^        unsigned RSVD2  :  4;$/;"	m	struct:__anon239::__anon240
RSVD2	regspower.h	/^        unsigned RSVD2                     :  4;$/;"	m	struct:__anon420::__anon421
RSVD2	regsusbphy.h	/^        unsigned RSVD2                    :  1;$/;"	m	struct:__anon488::__anon489
RSVD2	regsusbphy.h	/^        unsigned RSVD2                  :  2;$/;"	m	struct:__anon482::__anon483
RSVD2	regsusbphy.h	/^        unsigned RSVD2                 :  1;$/;"	m	struct:__anon486::__anon487
RSVD2	regsusbphy.h	/^        unsigned RSVD2                 :  3;$/;"	m	struct:__anon490::__anon491
RSVD2	regsusbphy.h	/^        unsigned RSVD2       : 11;$/;"	m	struct:__anon480::__anon481
RSVD2	regsusbphy.h	/^        unsigned RSVD2      :  9;$/;"	m	struct:__anon484::__anon485
RSVD3	regsdigctl.h	/^        unsigned RSVD3                :  1;$/;"	m	struct:__anon53::__anon54
RSVD3	regsdigctl.h	/^        unsigned RSVD3             :  4;$/;"	m	struct:__anon123::__anon124
RSVD3	regsdigctl.h	/^        unsigned RSVD3        :  4;$/;"	m	struct:__anon105::__anon106
RSVD3	regsdigctl.h	/^        unsigned RSVD3        :  4;$/;"	m	struct:__anon107::__anon108
RSVD3	regsdigctl.h	/^        unsigned RSVD3       :  3;$/;"	m	struct:__anon101::__anon102
RSVD3	regsdigctl.h	/^        unsigned RSVD3       :  3;$/;"	m	struct:__anon103::__anon104
RSVD3	regsdigctl.h	/^        unsigned RSVD3       :  3;$/;"	m	struct:__anon97::__anon98
RSVD3	regsdigctl.h	/^        unsigned RSVD3       :  3;$/;"	m	struct:__anon99::__anon100
RSVD3	regsdigctl.h	/^        unsigned RSVD3     :  2;$/;"	m	struct:__anon113::__anon114
RSVD3	regsdram.h	/^        unsigned RSVD3                    :  4;$/;"	m	struct:__anon181::__anon182
RSVD3	regsdram.h	/^        unsigned RSVD3                   :  6;$/;"	m	struct:__anon171::__anon172
RSVD3	regsdram.h	/^        unsigned RSVD3                  :  7;$/;"	m	struct:__anon225::__anon226
RSVD3	regsdram.h	/^        unsigned RSVD3                 :  3;$/;"	m	struct:__anon185::__anon186
RSVD3	regsdram.h	/^        unsigned RSVD3               :  7;$/;"	m	struct:__anon153::__anon154
RSVD3	regsdram.h	/^        unsigned RSVD3               :  7;$/;"	m	struct:__anon155::__anon156
RSVD3	regsdram.h	/^        unsigned RSVD3               :  7;$/;"	m	struct:__anon157::__anon158
RSVD3	regsdram.h	/^        unsigned RSVD3              :  5;$/;"	m	struct:__anon175::__anon176
RSVD3	regsdram.h	/^        unsigned RSVD3              :  7;$/;"	m	struct:__anon159::__anon160
RSVD3	regsdram.h	/^        unsigned RSVD3             :  7;$/;"	m	struct:__anon163::__anon164
RSVD3	regsdram.h	/^        unsigned RSVD3            :  1;$/;"	m	struct:__anon189::__anon190
RSVD3	regsdram.h	/^        unsigned RSVD3            :  4;$/;"	m	struct:__anon179::__anon180
RSVD3	regsdram.h	/^        unsigned RSVD3            :  7;$/;"	m	struct:__anon161::__anon162
RSVD3	regsdram.h	/^        unsigned RSVD3            :  7;$/;"	m	struct:__anon167::__anon168
RSVD3	regsdram.h	/^        unsigned RSVD3         :  7;$/;"	m	struct:__anon165::__anon166
RSVD3	regsdram.h	/^        unsigned RSVD3         :  7;$/;"	m	struct:__anon169::__anon170
RSVD3	regsdram.h	/^        unsigned RSVD3        :  4;$/;"	m	struct:__anon183::__anon184
RSVD3	regsdram.h	/^        unsigned RSVD3       :  5;$/;"	m	struct:__anon173::__anon174
RSVD3	regsdram.h	/^        unsigned RSVD3     :  5;$/;"	m	struct:__anon177::__anon178
RSVD3	regsemi.h	/^        unsigned RSVD3                :  1;$/;"	m	struct:__anon235::__anon236
RSVD3	regspower.h	/^        unsigned RSVD3                     :  1;$/;"	m	struct:__anon420::__anon421
RSVD3	regsusbphy.h	/^        unsigned RSVD3                    :  1;$/;"	m	struct:__anon488::__anon489
RSVD3	regsusbphy.h	/^        unsigned RSVD3                  :  1;$/;"	m	struct:__anon482::__anon483
RSVD3	regsusbphy.h	/^        unsigned RSVD3                 :  1;$/;"	m	struct:__anon490::__anon491
RSVD3	regsusbphy.h	/^        unsigned RSVD3                 : 14;$/;"	m	struct:__anon486::__anon487
RSVD4	regsdigctl.h	/^        unsigned RSVD4     : 14;$/;"	m	struct:__anon113::__anon114
RSVD4	regsdram.h	/^        unsigned RSVD4                    :  4;$/;"	m	struct:__anon181::__anon182
RSVD4	regsdram.h	/^        unsigned RSVD4                   :  6;$/;"	m	struct:__anon171::__anon172
RSVD4	regsdram.h	/^        unsigned RSVD4                  :  7;$/;"	m	struct:__anon225::__anon226
RSVD4	regsdram.h	/^        unsigned RSVD4                 :  3;$/;"	m	struct:__anon185::__anon186
RSVD4	regsdram.h	/^        unsigned RSVD4               :  7;$/;"	m	struct:__anon153::__anon154
RSVD4	regsdram.h	/^        unsigned RSVD4               :  7;$/;"	m	struct:__anon155::__anon156
RSVD4	regsdram.h	/^        unsigned RSVD4               :  7;$/;"	m	struct:__anon157::__anon158
RSVD4	regsdram.h	/^        unsigned RSVD4              :  5;$/;"	m	struct:__anon175::__anon176
RSVD4	regsdram.h	/^        unsigned RSVD4              :  7;$/;"	m	struct:__anon159::__anon160
RSVD4	regsdram.h	/^        unsigned RSVD4             :  7;$/;"	m	struct:__anon163::__anon164
RSVD4	regsdram.h	/^        unsigned RSVD4            :  1;$/;"	m	struct:__anon189::__anon190
RSVD4	regsdram.h	/^        unsigned RSVD4            :  4;$/;"	m	struct:__anon179::__anon180
RSVD4	regsdram.h	/^        unsigned RSVD4            :  7;$/;"	m	struct:__anon161::__anon162
RSVD4	regsdram.h	/^        unsigned RSVD4            :  7;$/;"	m	struct:__anon167::__anon168
RSVD4	regsdram.h	/^        unsigned RSVD4         :  7;$/;"	m	struct:__anon165::__anon166
RSVD4	regsdram.h	/^        unsigned RSVD4         :  7;$/;"	m	struct:__anon169::__anon170
RSVD4	regsdram.h	/^        unsigned RSVD4        :  4;$/;"	m	struct:__anon183::__anon184
RSVD4	regsdram.h	/^        unsigned RSVD4       :  5;$/;"	m	struct:__anon173::__anon174
RSVD4	regsemi.h	/^        unsigned RSVD4  :  4;$/;"	m	struct:__anon239::__anon240
RSVD4	regspower.h	/^        unsigned RSVD4                     :  5;$/;"	m	struct:__anon420::__anon421
RSVD4	regsusbphy.h	/^        unsigned RSVD4                    : 21;$/;"	m	struct:__anon488::__anon489
RSVD4	regsusbphy.h	/^        unsigned RSVD4                  :  2;$/;"	m	struct:__anon482::__anon483
RSVD5	regsusbphy.h	/^        unsigned RSVD5                  :  3;$/;"	m	struct:__anon482::__anon483
RTIC	regsuartdbg.h	/^        unsigned RTIC         :  1;$/;"	m	struct:__anon476::__anon477
RTIM	regsuartdbg.h	/^        unsigned RTIM         :  1;$/;"	m	struct:__anon470::__anon471
RTMIS	regsuartdbg.h	/^        unsigned RTMIS        :  1;$/;"	m	struct:__anon474::__anon475
RTRIS	regsuartdbg.h	/^        unsigned RTRIS        :  1;$/;"	m	struct:__anon472::__anon473
RTS	regsuartdbg.h	/^        unsigned RTS          :  1;$/;"	m	struct:__anon466::__anon467
RTSEN	regsuartdbg.h	/^        unsigned RTSEN        :  1;$/;"	m	struct:__anon466::__anon467
RW_SAME_EN	regsdram.h	/^        unsigned RW_SAME_EN       :  1;$/;"	m	struct:__anon167::__anon168
RXDBYPASS	regsusbphy.h	/^        unsigned RXDBYPASS  :  1;$/;"	m	struct:__anon484::__anon485
RXDMAE	regsuartdbg.h	/^        unsigned RXDMAE       :  1;$/;"	m	struct:__anon478::__anon479
RXE	regsuartdbg.h	/^        unsigned RXE          :  1;$/;"	m	struct:__anon466::__anon467
RXFE	regsuartdbg.h	/^        unsigned RXFE         :  1;$/;"	m	struct:__anon456::__anon457
RXFF	regsuartdbg.h	/^        unsigned RXFF         :  1;$/;"	m	struct:__anon456::__anon457
RXIC	regsuartdbg.h	/^        unsigned RXIC         :  1;$/;"	m	struct:__anon476::__anon477
RXIFLSEL	regsuartdbg.h	/^        unsigned RXIFLSEL     :  3;$/;"	m	struct:__anon468::__anon469
RXIM	regsuartdbg.h	/^        unsigned RXIM         :  1;$/;"	m	struct:__anon470::__anon471
RXMIS	regsuartdbg.h	/^        unsigned RXMIS        :  1;$/;"	m	struct:__anon474::__anon475
RXPWD1PT1	regsusbphy.h	/^        unsigned RXPWD1PT1   :  1;$/;"	m	struct:__anon480::__anon481
RXPWDDIFF	regsusbphy.h	/^        unsigned RXPWDDIFF   :  1;$/;"	m	struct:__anon480::__anon481
RXPWDENV	regsusbphy.h	/^        unsigned RXPWDENV    :  1;$/;"	m	struct:__anon480::__anon481
RXPWDRX	regsusbphy.h	/^        unsigned RXPWDRX     :  1;$/;"	m	struct:__anon480::__anon481
RXRIS	regsuartdbg.h	/^        unsigned RXRIS        :  1;$/;"	m	struct:__anon472::__anon473
SAIF_ALT_BITCLK_SEL	regsdigctl.h	/^        unsigned SAIF_ALT_BITCLK_SEL  :  1;$/;"	m	struct:__anon53::__anon54
SAIF_CLKMST_SEL	regsdigctl.h	/^        unsigned SAIF_CLKMST_SEL      :  1;$/;"	m	struct:__anon53::__anon54
SAIF_CLKMUX_SEL	regsdigctl.h	/^        unsigned SAIF_CLKMUX_SEL      :  2;$/;"	m	struct:__anon53::__anon54
SAIF_LOOPBACK	regsdigctl.h	/^        unsigned SAIF_LOOPBACK        :  1;$/;"	m	struct:__anon53::__anon54
SCALED_BATT_VOLTAGE	regslradc.h	/^        unsigned SCALED_BATT_VOLTAGE  : 10;$/;"	m	struct:__anon280::__anon281
SCALE_FACTOR	regslradc.h	/^        unsigned SCALE_FACTOR         :  2;$/;"	m	struct:__anon280::__anon281
SCHEDULE	regslradc.h	/^        unsigned SCHEDULE                         :  8;$/;"	m	struct:__anon258::__anon259
SDR_MODE	regsdram.h	/^        unsigned SDR_MODE      :  1;$/;"	m	struct:__anon169::__anon170
SELECT_OSC	regspower.h	/^        unsigned SELECT_OSC       :  1;$/;"	m	struct:__anon418::__anon419
SEL_PLLCLK	regspower.h	/^        unsigned SEL_PLLCLK    :  1;$/;"	m	struct:__anon432::__anon433
SESSEND	regspower.h	/^        unsigned SESSEND           :  1;$/;"	m	struct:__anon438::__anon439
SESSENDPIOLOCK	regspower.h	/^        unsigned SESSENDPIOLOCK    :  1;$/;"	m	struct:__anon446::__anon447
SESSEND_STATUS	regspower.h	/^        unsigned SESSEND_STATUS    :  1;$/;"	m	struct:__anon438::__anon439
SETREG	soc_macros.h	18;"	d
SETREG16	soc_macros.h	36;"	d
SETREG16	soc_macros.h	53;"	d
SETREG32	soc_macros.h	40;"	d
SETREG32	soc_macros.h	60;"	d
SETREG8	soc_macros.h	32;"	d
SETREG8	soc_macros.h	46;"	d
SFTRST	regsemi.h	/^        unsigned SFTRST               :  1;$/;"	m	struct:__anon235::__anon236
SFTRST	regslradc.h	/^        unsigned SFTRST               :  1;$/;"	m	struct:__anon258::__anon259
SFTRST	regspinctrl.h	/^        unsigned SFTRST    :  1;$/;"	m	struct:__anon310::__anon311
SFTRST	regsusbphy.h	/^        unsigned SFTRST                :  1;$/;"	m	struct:__anon486::__anon487
SIREN	regsuartdbg.h	/^        unsigned SIREN        :  1;$/;"	m	struct:__anon466::__anon467
SIRLP	regsuartdbg.h	/^        unsigned SIRLP        :  1;$/;"	m	struct:__anon466::__anon467
SJTAG_DEBUG_DATA	regsdigctl.h	/^        unsigned SJTAG_DEBUG_DATA  :  1;$/;"	m	struct:__anon71::__anon72
SJTAG_DEBUG_OE	regsdigctl.h	/^        unsigned SJTAG_DEBUG_OE    :  1;$/;"	m	struct:__anon71::__anon72
SJTAG_MODE	regsdigctl.h	/^        unsigned SJTAG_MODE        :  1;$/;"	m	struct:__anon71::__anon72
SJTAG_PIN_STATE	regsdigctl.h	/^        unsigned SJTAG_PIN_STATE   :  1;$/;"	m	struct:__anon71::__anon72
SJTAG_STATE	regsdigctl.h	/^        unsigned SJTAG_STATE       : 11;$/;"	m	struct:__anon71::__anon72
SJTAG_TDI	regsdigctl.h	/^        unsigned SJTAG_TDI         :  1;$/;"	m	struct:__anon71::__anon72
SJTAG_TDO	regsdigctl.h	/^        unsigned SJTAG_TDO         :  1;$/;"	m	struct:__anon71::__anon72
SLOW_DIV	regsclkctrl.h	/^        unsigned SLOW_DIV               :  3;$/;"	m	struct:__anon17::__anon18
SOH	uart.h	4;"	d
SPEED_SELECT	regsdigctl.h	/^        unsigned SPEED_SELECT   :  4;$/;"	m	struct:__anon59::__anon60
SPS	regsuartdbg.h	/^        unsigned SPS          :  1;$/;"	m	struct:__anon464::__anon465
SQUELCHRESETCOUNT	regsusbphy.h	/^        unsigned SQUELCHRESETCOUNT     :  5;$/;"	m	struct:__anon490::__anon491
SQUELCHRESETLENGTH	regsusbphy.h	/^        unsigned SQUELCHRESETLENGTH    :  4;$/;"	m	struct:__anon490::__anon491
SQUELCH_COUNT	regsusbphy.h	/^        unsigned SQUELCH_COUNT            :  6;$/;"	m	struct:__anon492::__anon493
SREFRESH	regsdram.h	/^        unsigned SREFRESH      :  1;$/;"	m	struct:__anon169::__anon170
START	regsdigctl.h	/^        unsigned START             :  1;$/;"	m	struct:__anon79::__anon80
START	regsdram.h	/^        unsigned START         :  1;$/;"	m	struct:__anon169::__anon170
START	regsemi.h	/^        unsigned START  :  1;$/;"	m	struct:__anon241::__anon242
STATE	regslradc.h	/^        unsigned STATE     : 12;$/;"	m	struct:__anon276::__anon277
STATUS	regspower.h	/^        reg8_t STATUS;$/;"	m	struct:__anon440::__anon441
STEP	regsclkctrl.h	/^        unsigned STEP  : 16;$/;"	m	struct:__anon51::__anon52
STEP	regsemi.h	/^        reg16_t STEP;$/;"	m	struct:__anon253::__anon254
STEP	regslradc.h	/^        reg16_t STEP;$/;"	m	struct:__anon284::__anon285
STEP	regsocotp.h	/^        reg16_t STEP;$/;"	m	struct:__anon308::__anon309
STEP	regspower.h	/^        reg16_t STEP;$/;"	m	struct:__anon450::__anon451
STEP	regsusbphy.h	/^        reg16_t STEP;$/;"	m	struct:__anon496::__anon497
STOP_ILIMIT	regspower.h	/^        unsigned STOP_ILIMIT               :  4;$/;"	m	struct:__anon420::__anon421
STP2	regsuartdbg.h	/^        unsigned STP2         :  1;$/;"	m	struct:__anon464::__anon465
STX	uart.h	5;"	d
SUCCESS	xldr.h	190;"	d
SYNC_MODE_EN	regsclkctrl.h	/^        unsigned SYNC_MODE_EN       :  1;$/;"	m	struct:__anon31::__anon32
SYSINTR_USBOTG	bsp_cfg.h	115;"	d
SY_CLKGATE	regsdigctl.h	/^        unsigned SY_CLKGATE           :  1;$/;"	m	struct:__anon53::__anon54
SY_ENDIAN	regsdigctl.h	/^        unsigned SY_ENDIAN            :  1;$/;"	m	struct:__anon53::__anon54
SY_SFTRST	regsdigctl.h	/^        unsigned SY_SFTRST            :  1;$/;"	m	struct:__anon53::__anon54
TAS	regsemi.h	/^        unsigned TAS    :  4;$/;"	m	struct:__anon239::__anon240
TCKE	regsdram.h	/^        unsigned TCKE      :  3;$/;"	m	struct:__anon177::__anon178
TCR_CRC_DIS1	dm9000x.h	85;"	d
TCR_CRC_DIS2	dm9000x.h	83;"	d
TCR_EXCECM	dm9000x.h	81;"	d
TCR_PAD_DIS1	dm9000x.h	84;"	d
TCR_PAD_DIS2	dm9000x.h	82;"	d
TCR_TJDIS	dm9000x.h	80;"	d
TCR_TXREQ	dm9000x.h	86;"	d
TDAL	regsdram.h	/^        unsigned TDAL         :  4;$/;"	m	struct:__anon183::__anon184
TDH	regsemi.h	/^        unsigned TDH    :  4;$/;"	m	struct:__anon239::__anon240
TDLL	regsdram.h	/^        reg16_t TDLL;$/;"	m	struct:__anon215::__anon216
TDS	regsemi.h	/^        unsigned TDS    :  5;$/;"	m	struct:__anon239::__anon240
TEMP0_PRESENT	regslradc.h	/^        unsigned TEMP0_PRESENT        :  1;$/;"	m	struct:__anon266::__anon267
TEMP1_PRESENT	regslradc.h	/^        unsigned TEMP1_PRESENT        :  1;$/;"	m	struct:__anon266::__anon267
TEMPSENSE_PWD	regslradc.h	/^        unsigned TEMPSENSE_PWD         :  1;$/;"	m	struct:__anon262::__anon263
TEMP_ISRC0	regslradc.h	/^        unsigned TEMP_ISRC0            :  4;$/;"	m	struct:__anon262::__anon263
TEMP_ISRC1	regslradc.h	/^        unsigned TEMP_ISRC1            :  4;$/;"	m	struct:__anon262::__anon263
TEMP_SENSOR_IENABLE0	regslradc.h	/^        unsigned TEMP_SENSOR_IENABLE0  :  1;$/;"	m	struct:__anon262::__anon263
TEMP_SENSOR_IENABLE1	regslradc.h	/^        unsigned TEMP_SENSOR_IENABLE1  :  1;$/;"	m	struct:__anon262::__anon263
TEMRS	regsdram.h	/^        unsigned TEMRS       :  2;$/;"	m	struct:__anon173::__anon174
TEST	regspower.h	/^        reg32_t TEST;$/;"	m	struct:__anon448::__anon449
TEST	regspower.h	/^        unsigned TEST          :  1;$/;"	m	struct:__anon432::__anon433
TESTMODE	regslradc.h	/^        unsigned TESTMODE        :  1;$/;"	m	struct:__anon278::__anon279
TESTMODE5	regslradc.h	/^        unsigned TESTMODE5       :  1;$/;"	m	struct:__anon278::__anon279
TESTMODE6	regslradc.h	/^        unsigned TESTMODE6       :  1;$/;"	m	struct:__anon278::__anon279
TESTMODE_COUNT	regslradc.h	/^        unsigned TESTMODE_COUNT  :  5;$/;"	m	struct:__anon278::__anon279
TESTMODE_TOGGLE	regslradc.h	/^        unsigned TESTMODE_TOGGLE  :  1;$/;"	m	struct:__anon272::__anon273
THZ	regsemi.h	/^        unsigned THZ    :  4;$/;"	m	struct:__anon239::__anon240
TIMROT_CLK32K_GATE	regsclkctrl.h	/^        unsigned TIMROT_CLK32K_GATE  :  1;$/;"	m	struct:__anon21::__anon22
TINIT	regsdram.h	/^        unsigned TINIT  : 24;$/;"	m	struct:__anon221::__anon222
TMRD	regsdram.h	/^        unsigned TMRD                  :  5;$/;"	m	struct:__anon185::__anon186
TOGGLE	regslradc.h	/^        unsigned TOGGLE           :  1;$/;"	m	struct:__anon272::__anon273
TOGGLE	regslradc.h	/^        unsigned TOGGLE       :  1;$/;"	m	struct:__anon268::__anon269
TOGGLE	regslradc.h	/^        unsigned TOGGLE       :  1;$/;"	m	struct:__anon270::__anon271
TOGGLE_DIF	regspower.h	/^        unsigned TOGGLE_DIF      :  1;$/;"	m	struct:__anon436::__anon437
TOGREG	soc_macros.h	20;"	d
TOUCH_DETECT_ENABLE	regslradc.h	/^        unsigned TOUCH_DETECT_ENABLE  :  1;$/;"	m	struct:__anon258::__anon259
TOUCH_DETECT_IRQ	regslradc.h	/^        unsigned TOUCH_DETECT_IRQ     :  1;$/;"	m	struct:__anon260::__anon261
TOUCH_DETECT_IRQ_EN	regslradc.h	/^        unsigned TOUCH_DETECT_IRQ_EN  :  1;$/;"	m	struct:__anon260::__anon261
TOUCH_DETECT_RAW	regslradc.h	/^        unsigned TOUCH_DETECT_RAW     :  1;$/;"	m	struct:__anon266::__anon267
TOUCH_PANEL_PRESENT	regslradc.h	/^        unsigned TOUCH_PANEL_PRESENT  :  1;$/;"	m	struct:__anon266::__anon267
TPDEX	regsdram.h	/^        reg16_t TPDEX;$/;"	m	struct:__anon233::__anon234
TPinDrive	xldr.h	/^} TPinDrive;$/;"	t	typeref:enum:__anon502
TPinVoltage	xldr.h	/^} TPinVoltage;$/;"	t	typeref:enum:__anon501
TRAFFIC_AS_ENABLE	regsclkctrl.h	/^        unsigned TRAFFIC_AS_ENABLE      :  1;$/;"	m	struct:__anon17::__anon18
TRAFFIC_JAM_AS_ENABLE	regsclkctrl.h	/^        unsigned TRAFFIC_JAM_AS_ENABLE  :  1;$/;"	m	struct:__anon17::__anon18
TRAP_ENABLE	regsdigctl.h	/^        unsigned TRAP_ENABLE          :  1;$/;"	m	struct:__anon53::__anon54
TRAP_INIT	regsemi.h	/^        unsigned TRAP_INIT            :  1;$/;"	m	struct:__anon235::__anon236
TRAP_IN_RANGE	regsdigctl.h	/^        unsigned TRAP_IN_RANGE        :  1;$/;"	m	struct:__anon53::__anon54
TRAP_IRQ	regsdigctl.h	/^        unsigned TRAP_IRQ             :  1;$/;"	m	struct:__anon53::__anon54
TRAP_SR	regsemi.h	/^        unsigned TRAP_SR              :  1;$/;"	m	struct:__anon235::__anon236
TRAS_LOCKOUT	regsdram.h	/^        unsigned TRAS_LOCKOUT  :  1;$/;"	m	struct:__anon169::__anon170
TRAS_MAX	regsdram.h	/^        reg16_t TRAS_MAX;$/;"	m	struct:__anon217::__anon218
TRAS_MIN	regsdram.h	/^        reg8_t TRAS_MIN;$/;"	m	struct:__anon193::__anon194
TRC	regsdram.h	/^        unsigned TRC              :  5;$/;"	m	struct:__anon187::__anon188
TRCD_INT	regsdram.h	/^        reg8_t TRCD_INT;$/;"	m	struct:__anon193::__anon194
TREF	regsdram.h	/^        unsigned TREF      : 12;$/;"	m	struct:__anon205::__anon206
TREF_ENABLE	regsdram.h	/^        unsigned TREF_ENABLE        :  1;$/;"	m	struct:__anon227::__anon228
TRFC	regsdram.h	/^        reg8_t TRFC;$/;"	m	struct:__anon195::__anon196
TRG	regspower.h	/^        unsigned TRG               :  5;$/;"	m	struct:__anon422::__anon423
TRG	regspower.h	/^        unsigned TRG               :  5;$/;"	m	struct:__anon424::__anon425
TRG	regspower.h	/^        unsigned TRG               :  5;$/;"	m	struct:__anon426::__anon427
TRG	regspower.h	/^        unsigned TRG              :  5;$/;"	m	struct:__anon428::__anon429
TRG	regspower.h	/^        unsigned TRG            :  3;$/;"	m	struct:__anon430::__anon431
TRIGGER_DELAYS	regslradc.h	/^        unsigned TRIGGER_DELAYS  :  4;$/;"	m	struct:__anon274::__anon275
TRIGGER_LRADCS	regslradc.h	/^        unsigned TRIGGER_LRADCS  :  8;$/;"	m	struct:__anon274::__anon275
TRP	regsdram.h	/^        unsigned TRP          :  4;$/;"	m	struct:__anon183::__anon184
TRRD	regsdram.h	/^        unsigned TRRD      :  3;$/;"	m	struct:__anon177::__anon178
TRUE	xldr.h	67;"	d
TSR_COL	dm9000x.h	92;"	d
TSR_EC	dm9000x.h	93;"	d
TSR_LC	dm9000x.h	89;"	d
TSR_LCOL	dm9000x.h	91;"	d
TSR_NC	dm9000x.h	90;"	d
TSR_TJTO	dm9000x.h	88;"	d
TSTI_TX_DM	regsusbphy.h	/^        unsigned TSTI_TX_DM       :  1;$/;"	m	struct:__anon498::__anon499
TSTI_TX_DP	regsusbphy.h	/^        unsigned TSTI_TX_DP       :  1;$/;"	m	struct:__anon498::__anon499
TWR_INT	regsdram.h	/^        unsigned TWR_INT   :  3;$/;"	m	struct:__anon177::__anon178
TWTR	regsdram.h	/^        unsigned TWTR             :  3;$/;"	m	struct:__anon179::__anon180
TX2RXCOUNT	regsusbphy.h	/^        unsigned TX2RXCOUNT            :  4;$/;"	m	struct:__anon490::__anon491
TXCAL45DN	regsusbphy.h	/^        unsigned TXCAL45DN              :  4;$/;"	m	struct:__anon482::__anon483
TXCAL45DP	regsusbphy.h	/^        unsigned TXCAL45DP              :  4;$/;"	m	struct:__anon482::__anon483
TXDMAE	regsuartdbg.h	/^        unsigned TXDMAE       :  1;$/;"	m	struct:__anon478::__anon479
TXE	regsuartdbg.h	/^        unsigned TXE          :  1;$/;"	m	struct:__anon466::__anon467
TXENCAL45DN	regsusbphy.h	/^        unsigned TXENCAL45DN            :  1;$/;"	m	struct:__anon482::__anon483
TXENCAL45DP	regsusbphy.h	/^        unsigned TXENCAL45DP            :  1;$/;"	m	struct:__anon482::__anon483
TXFE	regsuartdbg.h	/^        unsigned TXFE         :  1;$/;"	m	struct:__anon456::__anon457
TXFF	regsuartdbg.h	/^        unsigned TXFF         :  1;$/;"	m	struct:__anon456::__anon457
TXIC	regsuartdbg.h	/^        unsigned TXIC         :  1;$/;"	m	struct:__anon476::__anon477
TXIFLSEL	regsuartdbg.h	/^        unsigned TXIFLSEL     :  3;$/;"	m	struct:__anon468::__anon469
TXIM	regsuartdbg.h	/^        unsigned TXIM         :  1;$/;"	m	struct:__anon470::__anon471
TXMIS	regsuartdbg.h	/^        unsigned TXMIS        :  1;$/;"	m	struct:__anon474::__anon475
TXPWDFS	regsusbphy.h	/^        unsigned TXPWDFS     :  1;$/;"	m	struct:__anon480::__anon481
TXPWDIBIAS	regsusbphy.h	/^        unsigned TXPWDIBIAS  :  1;$/;"	m	struct:__anon480::__anon481
TXPWDV2I	regsusbphy.h	/^        unsigned TXPWDV2I    :  1;$/;"	m	struct:__anon480::__anon481
TXRIS	regsuartdbg.h	/^        unsigned TXRIS        :  1;$/;"	m	struct:__anon472::__anon473
TXSNR	regsdram.h	/^        reg16_t TXSNR;$/;"	m	struct:__anon217::__anon218
TXSR	regsdram.h	/^        reg16_t TXSR;$/;"	m	struct:__anon219::__anon220
TurnOnPLLClock	xldr.c	/^void TurnOnPLLClock()$/;"	f
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon11
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon13
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon15
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon17
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon19
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon21
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon23
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon25
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon27
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon29
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon31
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon33
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon35
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon37
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon39
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon41
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon43
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon45
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon47
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon49
U	regsclkctrl.h	/^    reg32_t U;$/;"	m	union:__anon51
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon101
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon103
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon105
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon107
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon109
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon111
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon113
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon115
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon117
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon119
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon121
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon123
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon125
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon127
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon129
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon131
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon133
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon135
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon137
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon139
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon141
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon143
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon145
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon147
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon149
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon151
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon53
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon55
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon57
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon59
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon61
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon63
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon65
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon67
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon69
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon71
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon73
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon75
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon77
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon79
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon81
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon83
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon85
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon87
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon89
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon91
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon93
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon95
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon97
U	regsdigctl.h	/^    reg32_t U;$/;"	m	union:__anon99
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon153
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon155
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon157
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon159
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon161
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon163
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon165
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon167
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon169
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon171
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon173
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon175
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon177
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon179
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon181
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon183
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon185
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon187
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon189
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon191
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon193
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon195
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon197
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon199
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon201
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon203
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon205
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon207
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon209
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon211
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon213
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon215
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon217
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon219
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon221
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon223
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon225
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon227
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon229
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon231
U	regsdram.h	/^    reg32_t U;$/;"	m	union:__anon233
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon235
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon237
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon239
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon241
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon243
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon245
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon247
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon249
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon251
U	regsemi.h	/^    reg32_t U;$/;"	m	union:__anon253
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon258
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon260
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon262
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon264
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon266
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon268
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon270
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon272
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon274
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon276
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon278
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon280
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon282
U	regslradc.h	/^    reg32_t U;$/;"	m	union:__anon284
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon286
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon288
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon290
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon292
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon294
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon296
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon298
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon300
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon302
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon304
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon306
U	regsocotp.h	/^    reg32_t U;$/;"	m	union:__anon308
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon310
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon312
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon314
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon316
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon318
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon320
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon322
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon324
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon326
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon328
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon330
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon332
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon334
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon336
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon338
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon340
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon342
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon344
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon346
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon348
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon350
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon352
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon354
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon356
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon358
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon360
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon362
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon364
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon366
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon368
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon370
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon372
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon374
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon376
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon378
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon380
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon382
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon384
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon386
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon388
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon390
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon392
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon394
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon396
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon398
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon400
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon402
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon404
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon406
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon408
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon410
U	regspinctrl.h	/^    reg32_t U;$/;"	m	union:__anon412
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon414
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon416
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon418
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon420
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon422
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon424
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon426
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon428
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon430
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon432
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon434
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon436
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon438
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon440
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon442
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon444
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon446
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon448
U	regspower.h	/^    reg32_t U;$/;"	m	union:__anon450
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon452
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon454
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon456
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon458
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon460
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon462
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon464
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon466
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon468
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon470
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon472
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon474
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon476
U	regsuartdbg.h	/^    reg32_t U;$/;"	m	union:__anon478
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon480
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon482
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon484
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon486
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon488
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon490
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon492
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon494
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon496
U	regsusbphy.h	/^    reg32_t U;$/;"	m	union:__anon498
UARTDBG_ALL_INT_CLEAR	regsuartdbg.h	1651;"	d
UARTDBG_ALL_INT_STATUS_MASK	regsuartdbg.h	1664;"	d
UARTDBG_ALL_RX_ERROR_MASK	regsuartdbg.h	1645;"	d
UARTDBG_LINECTRL_WLEN_5	regsuartdbg.h	623;"	d
UARTDBG_LINECTRL_WLEN_6	regsuartdbg.h	624;"	d
UARTDBG_LINECTRL_WLEN_7	regsuartdbg.h	625;"	d
UARTDBG_LINECTRL_WLEN_8	regsuartdbg.h	626;"	d
UARTEN	regsuartdbg.h	/^        unsigned UARTEN       :  1;$/;"	m	struct:__anon466::__anon467
UART_CLK_GATE	regsclkctrl.h	/^        unsigned UART_CLK_GATE       :  1;$/;"	m	struct:__anon21::__anon22
UART_CLOCK_FREQUENCY	bsp_cfg.h	121;"	d
UART_LOOPBACK	regsdigctl.h	/^        unsigned UART_LOOPBACK        :  1;$/;"	m	struct:__anon53::__anon54
UN0	regsocotp.h	/^        unsigned UN0              :  1;$/;"	m	struct:__anon300::__anon301
UN1	regsocotp.h	/^        unsigned UN1              :  1;$/;"	m	struct:__anon300::__anon301
UN2	regsocotp.h	/^        unsigned UN2              :  1;$/;"	m	struct:__anon300::__anon301
UNALLOCATED	regsocotp.h	/^        unsigned UNALLOCATED      :  5;$/;"	m	struct:__anon300::__anon301
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon452::__anon453
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon456::__anon457
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon460::__anon461
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon464::__anon465
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon466::__anon467
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon468::__anon469
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon470::__anon471
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon472::__anon473
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon474::__anon475
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon476::__anon477
UNAVAILABLE	regsuartdbg.h	/^        reg16_t UNAVAILABLE;$/;"	m	struct:__anon478::__anon479
UNAVAILABLE	regsuartdbg.h	/^        unsigned UNAVAILABLE   : 24;$/;"	m	struct:__anon462::__anon463
UNAVAILABLE	regsuartdbg.h	/^        unsigned UNAVAILABLE  : 24;$/;"	m	struct:__anon454::__anon455
UNAVAILABLE	regsuartdbg.h	/^        unsigned UNAVAILABLE  : 24;$/;"	m	struct:__anon458::__anon459
UNLOCK	regspower.h	/^        reg16_t UNLOCK;$/;"	m	struct:__anon444::__anon445
USBPHY_TX_EDGECTRL	regsusbphy.h	/^        unsigned USBPHY_TX_EDGECTRL     :  3;$/;"	m	struct:__anon482::__anon483
USBPHY_TX_SYNC_INVERT	regsusbphy.h	/^        unsigned USBPHY_TX_SYNC_INVERT  :  1;$/;"	m	struct:__anon482::__anon483
USBPHY_TX_SYNC_MUX	regsusbphy.h	/^        unsigned USBPHY_TX_SYNC_MUX     :  1;$/;"	m	struct:__anon482::__anon483
USB_CLKGATE	regsdigctl.h	/^        unsigned USB_CLKGATE          :  1;$/;"	m	struct:__anon53::__anon54
USB_DEVICE_PRESENT	regsdigctl.h	/^        unsigned USB_DEVICE_PRESENT  :  1;$/;"	m	struct:__anon55::__anon56
USB_HOST_PRESENT	regsdigctl.h	/^        unsigned USB_HOST_PRESENT    :  1;$/;"	m	struct:__anon55::__anon56
USB_HS_PRESENT	regsdigctl.h	/^        unsigned USB_HS_PRESENT      :  1;$/;"	m	struct:__anon55::__anon56
USB_OTG_PRESENT	regsdigctl.h	/^        unsigned USB_OTG_PRESENT     :  1;$/;"	m	struct:__anon55::__anon56
USB_TESTMODE	regsdigctl.h	/^        unsigned USB_TESTMODE         :  1;$/;"	m	struct:__anon53::__anon54
USE_EXTERN_R	regspower.h	/^        unsigned USE_EXTERN_R              :  1;$/;"	m	struct:__anon420::__anon421
USE_SERIAL_JTAG	regsdigctl.h	/^        unsigned USE_SERIAL_JTAG      :  1;$/;"	m	struct:__anon53::__anon54
USE_VDDXTAL_VBG	regspower.h	/^        unsigned USE_VDDXTAL_VBG  :  1;$/;"	m	struct:__anon418::__anon419
UTILITY_GROUP	xldr.h	77;"	d
UTMI_RXERROR_FAIL_COUNT	regsusbphy.h	/^        unsigned UTMI_RXERROR_FAIL_COUNT  : 10;$/;"	m	struct:__anon492::__anon493
UTMI_SUSPENDM	regsusbphy.h	/^        unsigned UTMI_SUSPENDM         :  1;$/;"	m	struct:__anon486::__anon487
VALID_SS	regsdigctl.h	/^        unsigned VALID_SS  :  2;$/;"	m	struct:__anon113::__anon114
VALUE	regsdigctl.h	/^        reg32_t VALUE;$/;"	m	struct:__anon67::__anon68
VALUE	regsdigctl.h	/^        reg32_t VALUE;$/;"	m	struct:__anon69::__anon70
VALUE	regsdigctl.h	/^        reg32_t VALUE;$/;"	m	struct:__anon73::__anon74
VALUE	regsdigctl.h	/^        reg32_t VALUE;$/;"	m	struct:__anon77::__anon78
VALUE	regslradc.h	/^        unsigned VALUE            : 18;$/;"	m	struct:__anon272::__anon273
VALUE	regslradc.h	/^        unsigned VALUE        : 18;$/;"	m	struct:__anon268::__anon269
VALUE	regslradc.h	/^        unsigned VALUE        : 18;$/;"	m	struct:__anon270::__anon271
VBG_OFF	regspower.h	/^        unsigned VBG_OFF          :  1;$/;"	m	struct:__anon418::__anon419
VBUSDROOP_TRSH	regspower.h	/^        unsigned VBUSDROOP_TRSH        :  2;$/;"	m	struct:__anon416::__anon417
VBUSVALID	regspower.h	/^        unsigned VBUSVALID         :  1;$/;"	m	struct:__anon438::__anon439
VBUSVALIDPIOLOCK	regspower.h	/^        unsigned VBUSVALIDPIOLOCK  :  1;$/;"	m	struct:__anon446::__anon447
VBUSVALID_5VDETECT	regspower.h	/^        unsigned VBUSVALID_5VDETECT    :  1;$/;"	m	struct:__anon416::__anon417
VBUSVALID_IRQ	regspower.h	/^        unsigned VBUSVALID_IRQ            :  1;$/;"	m	struct:__anon414::__anon415
VBUSVALID_STATUS	regspower.h	/^        unsigned VBUSVALID_STATUS  :  1;$/;"	m	struct:__anon438::__anon439
VBUSVALID_TO_B	regspower.h	/^        unsigned VBUSVALID_TO_B        :  1;$/;"	m	struct:__anon416::__anon417
VBUSVALID_TRSH	regspower.h	/^        unsigned VBUSVALID_TRSH        :  3;$/;"	m	struct:__anon416::__anon417
VBUS_VALID_THRESH_2500_2450	xldr.h	/^    VBUS_VALID_THRESH_2500_2450 = 2,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_4170_4000	xldr.h	/^    VBUS_VALID_THRESH_4170_4000 = 1,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_4400_4210	xldr.h	/^    VBUS_VALID_THRESH_4400_4210 = 0,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_4730_4480	xldr.h	/^    VBUS_VALID_THRESH_4730_4480 = 3,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_HIGH	xldr.h	/^    VBUS_VALID_THRESH_HIGH   = VBUS_VALID_THRESH_4730_4480,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_LOW	xldr.h	/^    VBUS_VALID_THRESH_LOW    = VBUS_VALID_THRESH_4170_4000,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_MAX	xldr.h	/^    VBUS_VALID_THRESH_MAX       = 3,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_NORMAL	xldr.h	/^    VBUS_VALID_THRESH_NORMAL = VBUS_VALID_THRESH_4400_4210,$/;"	e	enum:_hw_power_VbusValidThresh_t
VBUS_VALID_THRESH_TEST	xldr.h	/^    VBUS_VALID_THRESH_TEST   = VBUS_VALID_THRESH_2500_2450$/;"	e	enum:_hw_power_VbusValidThresh_t
VDAC_DUMP_CTRL	regspower.h	/^        unsigned VDAC_DUMP_CTRL   :  1;$/;"	m	struct:__anon418::__anon419
VDD5V_DROOP	regspower.h	/^        unsigned VDD5V_DROOP       :  1;$/;"	m	struct:__anon438::__anon439
VDD5V_DROOP_IRQ	regspower.h	/^        unsigned VDD5V_DROOP_IRQ          :  1;$/;"	m	struct:__anon414::__anon415
VDD5V_FAULT	regspower.h	/^        unsigned VDD5V_FAULT       :  1;$/;"	m	struct:__anon438::__anon439
VDD5V_GT_VDDIO	regspower.h	/^        unsigned VDD5V_GT_VDDIO    :  1;$/;"	m	struct:__anon438::__anon439
VDD5V_GT_VDDIO_IRQ	regspower.h	/^        unsigned VDD5V_GT_VDDIO_IRQ       :  1;$/;"	m	struct:__anon414::__anon415
VDDA_BO	regspower.h	/^        unsigned VDDA_BO           :  1;$/;"	m	struct:__anon438::__anon439
VDDA_BO_IRQ	regspower.h	/^        unsigned VDDA_BO_IRQ              :  1;$/;"	m	struct:__anon414::__anon415
VDDD_BO	regspower.h	/^        unsigned VDDD_BO           :  1;$/;"	m	struct:__anon438::__anon439
VDDD_BO_IRQ	regspower.h	/^        unsigned VDDD_BO_IRQ              :  1;$/;"	m	struct:__anon414::__anon415
VDDIO_BO	regspower.h	/^        unsigned VDDIO_BO          :  1;$/;"	m	struct:__anon438::__anon439
VDDIO_BO_IRQ	regspower.h	/^        unsigned VDDIO_BO_IRQ             :  1;$/;"	m	struct:__anon414::__anon415
VERSION	regsdram.h	/^        reg16_t VERSION;$/;"	m	struct:__anon219::__anon220
VID_STABLE	regsclkctrl.h	/^        unsigned VID_STABLE  :  1;$/;"	m	struct:__anon43::__anon44
WIDEN	soc_macros.h	487;"	d
WIDEN2	soc_macros.h	486;"	d
WLEN	regsuartdbg.h	/^        unsigned WLEN         :  2;$/;"	m	struct:__anon464::__anon465
WRITEINTERP	regsdram.h	/^        unsigned WRITEINTERP             :  1;$/;"	m	struct:__anon171::__anon172
WRITE_MODEREG	regsdram.h	/^        unsigned WRITE_MODEREG           :  1;$/;"	m	struct:__anon171::__anon172
WRITE_PROTECT	regsemi.h	/^        unsigned WRITE_PROTECT        :  1;$/;"	m	struct:__anon235::__anon236
WRITTEN	regsdigctl.h	/^        unsigned WRITTEN             :  1;$/;"	m	struct:__anon55::__anon56
WR_DQS_SHIFT	regsdram.h	/^        unsigned WR_DQS_SHIFT         :  7;$/;"	m	struct:__anon193::__anon194
WR_DQS_SHIFT_BYPASS	regsdram.h	/^        reg8_t WR_DQS_SHIFT_BYPASS;$/;"	m	struct:__anon193::__anon194
WR_UNLOCK	regsocotp.h	/^        unsigned WR_UNLOCK       :  16;$/;"	m	struct:__anon286::__anon287
XMINUS_ENABLE	regslradc.h	/^        unsigned XMINUS_ENABLE        :  1;$/;"	m	struct:__anon258::__anon259
XPLUS_ENABLE	regslradc.h	/^        unsigned XPLUS_ENABLE         :  1;$/;"	m	struct:__anon258::__anon259
XTAL24M_GATE	regsdigctl.h	/^        unsigned XTAL24M_GATE         :  1;$/;"	m	struct:__anon53::__anon54
YMINUS_ENABLE	regslradc.h	/^        unsigned YMINUS_ENABLE        :  1;$/;"	m	struct:__anon258::__anon259
YPLUS_ENABLE	regslradc.h	/^        unsigned YPLUS_ENABLE         :  1;$/;"	m	struct:__anon258::__anon259
_DMA_CMD	regs.h	/^typedef struct _DMA_CMD{$/;"	s
_REGSCLKCTRL_H	regsclkctrl.h	40;"	d
_REGSDIGCTL_H	regsdigctl.h	40;"	d
_REGSDRAM_H	regsdram.h	40;"	d
_REGSEMI_H	regsemi.h	40;"	d
_REGSLRADC_H	regslradc.h	40;"	d
_REGSOCOTP_H	regsocotp.h	40;"	d
_REGSPINCTRL_H	regspinctrl.h	40;"	d
_REGSPOWER_H	regspower.h	40;"	d
_REGSUARTDBG_H	regsuartdbg.h	15;"	d
_REGSUSBPHY_H	regsusbphy.h	40;"	d
__BSP_CFG_H	bsp_cfg.h	25;"	d
__CMD_H__	cmd.h	2;"	d
__COMMON_SOC_TYPES_H__	soc_types.h	16;"	d
__DELAY_H__	delay.h	2;"	d
__GPMI_H__	gpmi.h	2;"	d
__INIT_H__	init.h	2;"	d
__MX233_BASE_REGS_H	mx233_base_regs.h	31;"	d
__REGS_H__	regs.h	2;"	d
__SOCARM_MACROS_H__	soc_macros.h	15;"	d
__STR_H__	str.h	2;"	d
__TYPES_H__	types.h	2;"	d
__UART_H__	uart.h	2;"	d
__WFUNCTION__	soc_macros.h	488;"	d
__XLDR_H	xldr.h	30;"	d
__le16_to_cpu	dm9000x.c	110;"	d	file:
_apbh_dma_gpmi1_t	gpmi.h	/^typedef struct _apbh_dma_gpmi1_t$/;"	s
_apbh_dma_gpmi2_t	gpmi.h	/^typedef struct _apbh_dma_gpmi2_t$/;"	s
_apbh_dma_t	gpmi.h	/^typedef struct _apbh_dma_t$/;"	s
_ddi_power_5vDetection_t	xldr.h	/^typedef enum _ddi_power_5vDetection_t$/;"	g
_ddi_power_InitValues_t	xldr.h	/^typedef struct _ddi_power_InitValues_t$/;"	s
_hw_clkctrl_bypass_clk_t	xldr.h	/^typedef enum _hw_clkctrl_bypass_clk_t$/;"	g
_hw_emi_MemType_t	xldr.h	/^typedef enum _hw_emi_MemType_t$/;"	g
_hw_power_5vDetection_t	xldr.h	/^typedef enum _hw_power_5vDetection_t$/;"	g
_hw_power_VbusValidThresh_t	xldr.h	/^typedef enum _hw_power_VbusValidThresh_t$/;"	g
_start	entry.S	/^_start:$/;"	l
addr	gpmi.h	/^		u32 addr	: 3;$/;"	m	struct:__anon3::__anon4
apbh_ch	gpmi.c	/^APBH_CH *apbh_ch = (APBH_CH *)0x80004040;$/;"	v
apbh_dma_gpmi1_t	gpmi.h	/^}apbh_dma_gpmi1_t;$/;"	t	typeref:struct:_apbh_dma_gpmi1_t
apbh_dma_gpmi2_t	gpmi.h	/^}apbh_dma_gpmi2_t;$/;"	t	typeref:struct:_apbh_dma_gpmi2_t
apbh_dma_t	gpmi.h	/^}apbh_dma_t;$/;"	t	typeref:struct:_apbh_dma_t
atoi	str.c	/^int atoi(const char *nptr)$/;"	f
atoi_x	str.c	/^int atoi_x(const char *nptr)$/;"	f
atox	str.c	/^int atox(const char *nptr)$/;"	f
b	gpmi.h	/^	}b;$/;"	m	union:__anon1	typeref:struct:__anon1::__anon2
b	gpmi.h	/^	}b;$/;"	m	union:__anon3	typeref:struct:__anon3::__anon4
bAutoMemoryClockGateModeEnabled	xldr.h	/^    bool bAutoMemoryClockGateModeEnabled;$/;"	m	struct:ddi_emi_vars_tag
bAutoMemorySelfRefreshModeEnabled	xldr.h	/^    bool bAutoMemorySelfRefreshModeEnabled;$/;"	m	struct:ddi_emi_vars_tag
bEnable4p2	xldr.h	/^    bool                    bEnable4p2;$/;"	m	struct:_ddi_power_InitValues_t
bKeepPllPowered	xldr.c	/^bool bKeepPllPowered = 0;$/;"	v
bLowPfdAllowed	xldr.h	/^    bool bLowPfdAllowed;$/;"	m	struct:ddi_emi_vars_tag
bStaticMemoryClockGateModeEnabled	xldr.h	/^    bool bStaticMemoryClockGateModeEnabled;$/;"	m	struct:ddi_emi_vars_tag
bStaticMemorySelfRefreshModeEnabled	xldr.h	/^    bool bStaticMemorySelfRefreshModeEnabled;$/;"	m	struct:ddi_emi_vars_tag
board_info	dm9000x.c	/^typedef struct board_info {$/;"	s	file:
board_info_t	dm9000x.c	/^} board_info_t;$/;"	t	typeref:struct:board_info	file:
bool	xldr.h	/^typedef int     bool;$/;"	t
branch	gpmi.h	/^	apbh_dma_t branch;$/;"	m	struct:__anon10
buff	gpmi.h	/^	void			 *buff;$/;"	m	struct:_apbh_dma_gpmi1_t
buff	gpmi.h	/^	void			 *buff;$/;"	m	struct:_apbh_dma_gpmi2_t
buff	gpmi.h	/^	void			*buff;$/;"	m	struct:_apbh_dma_t
buff	regs.h	/^	reg4 buff; \/\/buffer address register$/;"	m	struct:__anon256
buff	regs.h	/^	unsigned int *buff;$/;"	m	struct:_DMA_CMD
chain	gpmi.h	/^		u32 chain	: 1;$/;"	m	struct:__anon1::__anon2
chain	regs.h	/^	reg chain: 1;$/;"	m	struct:_DMA_CMD::__anon257
clkgate	gpmi.h	/^		u32 clkgate	: 1;$/;"	m	struct:__anon3::__anon4
clr	regs.h	/^	reg clr; \/\/clear$/;"	m	struct:__anon255
cmd	cmd.c	/^int cmd(char *cmd, char **argv)$/;"	f
cmd	gpmi.h	/^		u32 cmd		: 2;$/;"	m	struct:__anon1::__anon2
cmd	gpmi.h	/^	hw_apbh_cmd_t		 cmd;$/;"	m	struct:_apbh_dma_gpmi1_t
cmd	gpmi.h	/^	hw_apbh_cmd_t		 cmd;$/;"	m	struct:_apbh_dma_gpmi2_t
cmd	gpmi.h	/^	hw_apbh_cmd_t		cmd;$/;"	m	struct:_apbh_dma_t
cmd	regs.h	/^	reg cmd: 2;$/;"	m	struct:_DMA_CMD::__anon257
cmd	regs.h	/^	reg4 cmd; \/\/command register$/;"	m	struct:__anon256
cmd_get	cmd.c	/^void cmd_get(char *cmd)$/;"	f
cmd_go	cmd.c	/^void cmd_go(char *cmd)$/;"	f
cmdbuff	cmd.c	/^char cmdbuff[32];$/;"	v
cmdline	cmd.c	/^int cmdline(char **argv)$/;"	f
cmdword	gpmi.h	/^		u32 cmdword	: 4;$/;"	m	struct:__anon1::__anon2
cmdword	regs.h	/^	reg cmdword: 4;$/;"	m	struct:_DMA_CMD::__anon257
cnt	gpmi.h	/^		u32 cnt		: 16;$/;"	m	struct:__anon3::__anon4
count	gpmi.h	/^		u32 count	: 16;$/;"	m	struct:__anon1::__anon2
count	regs.h	/^	reg count: 16;$/;"	m	struct:_DMA_CMD::__anon257
cs	gpmi.h	/^		u32 cs		: 2;$/;"	m	struct:__anon3::__anon4
curcmd	regs.h	/^	reg4 curcmd; \/\/current command address register$/;"	m	struct:__anon256
dat	regs.h	/^	reg dat; \/\/data$/;"	m	struct:__anon255
dbug_cnt	dm9000x.c	/^	u16 dbug_cnt;$/;"	m	struct:board_info	file:
ddi_clocks_KeepPllPowered	xldr.c	/^void ddi_clocks_KeepPllPowered(bool bPowered)$/;"	f
ddi_emi_EnterAutoMemoryClockGateMode	xldr.c	/^void ddi_emi_EnterAutoMemoryClockGateMode(void)$/;"	f
ddi_emi_EnterStaticSelfRefreshMode	xldr.c	/^int ddi_emi_EnterStaticSelfRefreshMode(void)$/;"	f
ddi_emi_ExitAutoMemoryClockGateMode	xldr.c	/^void ddi_emi_ExitAutoMemoryClockGateMode(void)$/;"	f
ddi_emi_ExitAutoMemorySelfRefreshMode	xldr.c	/^void ddi_emi_ExitAutoMemorySelfRefreshMode(void)$/;"	f
ddi_emi_ExitStaticSelfRefreshMode	xldr.c	/^int ddi_emi_ExitStaticSelfRefreshMode(void)$/;"	f
ddi_emi_InitClockSpeedDependentVars	xldr.c	/^static void ddi_emi_InitClockSpeedDependentVars(void)$/;"	f	file:
ddi_emi_PreOsInit	xldr.c	/^int ddi_emi_PreOsInit(hw_emi_MemType_t MemType,hw_emi_ChipSelectMask_t ChipSelectMask,hw_emi_TotalDramSize_t TotalDramSize)$/;"	f
ddi_emi_PrepareForDramSelfRefreshMode	xldr.c	/^void ddi_emi_PrepareForDramSelfRefreshMode(void)$/;"	f
ddi_emi_StartHighCpuPriority	xldr.c	/^void ddi_emi_StartHighCpuPriority(void)$/;"	f
ddi_emi_vars_t	xldr.h	/^}ddi_emi_vars_t;$/;"	t	typeref:struct:ddi_emi_vars_tag
ddi_emi_vars_tag	xldr.h	/^typedef struct ddi_emi_vars_tag$/;"	s
ddi_power_5vDetection_t	xldr.h	/^} ddi_power_5vDetection_t;$/;"	t	typeref:enum:_ddi_power_5vDetection_t
ddi_power_InitValues_t	xldr.h	/^} ddi_power_InitValues_t;$/;"	t	typeref:struct:_ddi_power_InitValues_t
ddrtest	main.c	/^int ddrtest(void)$/;"	f
debug1	regs.h	/^	reg4 debug1; \/\/debug information$/;"	m	struct:__anon256
debug2	regs.h	/^	reg4 debug2; \/\/debug information$/;"	m	struct:__anon256
device_wait_reset	dm9000x.c	/^	u8 device_wait_reset;	\/* device state *\/$/;"	m	struct:board_info	file:
disable_irq	entry.S	/^disable_irq:$/;"	l
dm9000_get_enetaddr	dm9000x.c	/^static void dm9000_get_enetaddr(struct eth_device *dev)$/;"	f	file:
dm9000_halt	dm9000x.c	/^static void dm9000_halt(struct eth_device *netdev)$/;"	f	file:
dm9000_inblk_16bit	dm9000x.c	/^static void dm9000_inblk_16bit(void *data_ptr, int count)$/;"	f	file:
dm9000_inblk_32bit	dm9000x.c	/^static void dm9000_inblk_32bit(void *data_ptr, int count)$/;"	f	file:
dm9000_inblk_8bit	dm9000x.c	/^static void dm9000_inblk_8bit(void *data_ptr, int count)$/;"	f	file:
dm9000_index	gpmi.c	/^int dm9000_index(unsigned char cmd)$/;"	f
dm9000_info	dm9000x.c	/^static board_info_t dm9000_info;$/;"	v	file:
dm9000_init	dm9000x.c	/^static int dm9000_init(struct eth_device *dev\/*, bd_t *bd*\/)$/;"	f	file:
dm9000_initialize	dm9000x.c	/^int dm9000_initialize(void\/*bd_t *bis*\/)$/;"	f
dm9000_outblk_16bit	dm9000x.c	/^static void dm9000_outblk_16bit(volatile void *data_ptr, int count)$/;"	f	file:
dm9000_outblk_32bit	dm9000x.c	/^static void dm9000_outblk_32bit(volatile void *data_ptr, int count)$/;"	f	file:
dm9000_outblk_8bit	dm9000x.c	/^static void dm9000_outblk_8bit(volatile void *data_ptr, int count)$/;"	f	file:
dm9000_probe	dm9000x.c	/^dm9000_probe(void)$/;"	f
dm9000_read	gpmi.c	/^unsigned char dm9000_read(void)$/;"	f
dm9000_read_srom_word	dm9000x.c	/^void dm9000_read_srom_word(int offset, u8 *to)$/;"	f
dm9000_recv	dm9000x.c	/^void dm9000_recv(void (*callback)(char *,int))$/;"	f
dm9000_reset	dm9000x.c	/^dm9000_reset(void)$/;"	f	file:
dm9000_rx	dm9000x.c	/^static int dm9000_rx(struct eth_device *netdev, void (*NetReceive)(char *, int))	\/\/zhai added callback functions$/;"	f	file:
dm9000_rx_status_16bit	dm9000x.c	/^static void dm9000_rx_status_16bit(u16 *RxStatus, u16 *RxLen)$/;"	f	file:
dm9000_rx_status_32bit	dm9000x.c	/^static void dm9000_rx_status_32bit(u16 *RxStatus, u16 *RxLen)$/;"	f	file:
dm9000_rx_status_8bit	dm9000x.c	/^static void dm9000_rx_status_8bit(u16 *RxStatus, u16 *RxLen)$/;"	f	file:
dm9000_send	dm9000x.c	/^static int dm9000_send(struct eth_device *netdev, volatile void *packet,$/;"	f	file:
dm9000_trans	dm9000x.c	/^void dm9000_trans(char *buf, int size)$/;"	f
dm9000_write	gpmi.c	/^int dm9000_write(unsigned char data)$/;"	f
dm9000_write_srom_word	dm9000x.c	/^void dm9000_write_srom_word(int offset, u16 val)$/;"	f
dma_erase_block_t	gpmi.h	/^}dma_erase_block_t;$/;"	t	typeref:struct:__anon10
dma_readid_t	gpmi.h	/^}dma_readid_t;$/;"	t	typeref:struct:__anon9
dma_start	gpmi.c	/^void dma_start(int ch, apbh_dma_gpmi1_t *start, int sema)$/;"	f
dump_regs	dm9000x.c	/^dump_regs(void)$/;"	f	file:
e5vDetection	xldr.h	/^    ddi_power_5vDetection_t e5vDetection;$/;"	m	struct:_ddi_power_InitValues_t
enable_irq	entry.S	/^enable_irq:$/;"	l
enetaddr	dm9000x.c	/^	unsigned char enetaddr[6];$/;"	m	struct:eth_device	file:
eth_device	dm9000x.c	/^struct eth_device {$/;"	s	file:
failed	gpmi.h	/^	apbh_dma_t failed;$/;"	m	struct:__anon10
getchr	uart.c	/^unsigned char getchr()$/;"	f
getfile	uart.c	/^int getfile(char *buff)$/;"	f
gets	uart.c	/^char *gets(char *s)$/;"	f
gpmi_compare	gpmi.h	/^			u32		gpmi_compare;$/;"	m	struct:_apbh_dma_gpmi2_t::__anon7::__anon8
gpmi_ctrl0	gpmi.h	/^			hw_gpmi_ctrl0_t gpmi_ctrl0;$/;"	m	struct:_apbh_dma_gpmi1_t::__anon5::__anon6
gpmi_ctrl0	gpmi.h	/^			hw_gpmi_ctrl0_t gpmi_ctrl0;$/;"	m	struct:_apbh_dma_gpmi2_t::__anon7::__anon8
halt	dm9000x.c	/^	void (*halt) (struct eth_device*);$/;"	m	struct:eth_device	file:
hw_apbh_cmd_t	gpmi.h	/^}hw_apbh_cmd_t;$/;"	t	typeref:union:__anon1
hw_clkctrl_PowerPll	xldr.c	/^void hw_clkctrl_PowerPll(bool bPowerOn)$/;"	f
hw_clkctrl_SetClkBypass	xldr.c	/^int hw_clkctrl_SetClkBypass(hw_clkctrl_bypass_clk_t eClk, bool bBypass)$/;"	f
hw_clkctrl_SetEmiClkRefEmiDiv	xldr.c	/^int hw_clkctrl_SetEmiClkRefEmiDiv(unsigned int u32Div)$/;"	f
hw_clkctrl_SetEmiClkRefXtalDiv	xldr.c	/^int hw_clkctrl_SetEmiClkRefXtalDiv(unsigned int u32Div)$/;"	f
hw_clkctrl_SetEmiRefXtalClkGate	xldr.c	/^void hw_clkctrl_SetEmiRefXtalClkGate(bool bClkGate)$/;"	f
hw_clkctrl_SetPfdRefEmiDiv	xldr.c	/^int hw_clkctrl_SetPfdRefEmiDiv(unsigned int u32Div)$/;"	f
hw_clkctrl_SetPfdRefEmiGate	xldr.c	/^void hw_clkctrl_SetPfdRefEmiGate(bool bClkGate)$/;"	f
hw_clkctrl_bypass_clk_t	xldr.h	/^} hw_clkctrl_bypass_clk_t;$/;"	t	typeref:enum:_hw_clkctrl_bypass_clk_t
hw_clkctrl_clkseq_t	regsclkctrl.h	/^} hw_clkctrl_clkseq_t;$/;"	t	typeref:union:__anon45
hw_clkctrl_cpu_t	regsclkctrl.h	/^} hw_clkctrl_cpu_t;$/;"	t	typeref:union:__anon15
hw_clkctrl_emi_t	regsclkctrl.h	/^} hw_clkctrl_emi_t;$/;"	t	typeref:union:__anon31
hw_clkctrl_etm_t	regsclkctrl.h	/^} hw_clkctrl_etm_t;$/;"	t	typeref:union:__anon39
hw_clkctrl_frac1_t	regsclkctrl.h	/^} hw_clkctrl_frac1_t;$/;"	t	typeref:union:__anon43
hw_clkctrl_frac_t	regsclkctrl.h	/^} hw_clkctrl_frac_t;$/;"	t	typeref:union:__anon41
hw_clkctrl_gpmi_t	regsclkctrl.h	/^} hw_clkctrl_gpmi_t;$/;"	t	typeref:union:__anon27
hw_clkctrl_hbus_t	regsclkctrl.h	/^} hw_clkctrl_hbus_t;$/;"	t	typeref:union:__anon17
hw_clkctrl_ir_t	regsclkctrl.h	/^} hw_clkctrl_ir_t;$/;"	t	typeref:union:__anon33
hw_clkctrl_pix_t	regsclkctrl.h	/^} hw_clkctrl_pix_t;$/;"	t	typeref:union:__anon23
hw_clkctrl_pllctrl0_t	regsclkctrl.h	/^} hw_clkctrl_pllctrl0_t;$/;"	t	typeref:union:__anon11
hw_clkctrl_pllctrl1_t	regsclkctrl.h	/^} hw_clkctrl_pllctrl1_t;$/;"	t	typeref:union:__anon13
hw_clkctrl_reset_t	regsclkctrl.h	/^} hw_clkctrl_reset_t;$/;"	t	typeref:union:__anon47
hw_clkctrl_saif_t	regsclkctrl.h	/^} hw_clkctrl_saif_t;$/;"	t	typeref:union:__anon35
hw_clkctrl_spdif_t	regsclkctrl.h	/^} hw_clkctrl_spdif_t;$/;"	t	typeref:union:__anon29
hw_clkctrl_ssp_t	regsclkctrl.h	/^} hw_clkctrl_ssp_t;$/;"	t	typeref:union:__anon25
hw_clkctrl_status_t	regsclkctrl.h	/^} hw_clkctrl_status_t;$/;"	t	typeref:union:__anon49
hw_clkctrl_tv_t	regsclkctrl.h	/^} hw_clkctrl_tv_t;$/;"	t	typeref:union:__anon37
hw_clkctrl_version_t	regsclkctrl.h	/^} hw_clkctrl_version_t;$/;"	t	typeref:union:__anon51
hw_clkctrl_xbus_t	regsclkctrl.h	/^} hw_clkctrl_xbus_t;$/;"	t	typeref:union:__anon19
hw_clkctrl_xtal_t	regsclkctrl.h	/^} hw_clkctrl_xtal_t;$/;"	t	typeref:union:__anon21
hw_core_EnableIrqInterrupt	xldr.c	/^bool hw_core_EnableIrqInterrupt(bool bNewState)$/;"	f
hw_core_drain_write_buffer	xldr.c	/^void hw_core_drain_write_buffer( )$/;"	f
hw_digctl_CheckTimeOut	xldr.c	/^bool hw_digctl_CheckTimeOut(unsigned int StartTime, unsigned int TimeOut)$/;"	f
hw_digctl_GetCurrentTime	xldr.c	/^unsigned int hw_digctl_GetCurrentTime(void)$/;"	f
hw_digctl_MicrosecondWait	xldr.c	/^void hw_digctl_MicrosecondWait(unsigned int u32Microseconds)$/;"	f
hw_digctl_ahb_stats_select_t	regsdigctl.h	/^} hw_digctl_ahb_stats_select_t;$/;"	t	typeref:union:__anon123
hw_digctl_armcache_t	regsdigctl.h	/^} hw_digctl_armcache_t;$/;"	t	typeref:union:__anon113
hw_digctl_chipid_t	regsdigctl.h	/^} hw_digctl_chipid_t;$/;"	t	typeref:union:__anon121
hw_digctl_ctrl_t	regsdigctl.h	/^} hw_digctl_ctrl_t;$/;"	t	typeref:union:__anon53
hw_digctl_dbg_t	regsdigctl.h	/^} hw_digctl_dbg_t;$/;"	t	typeref:union:__anon77
hw_digctl_dbgrd_t	regsdigctl.h	/^} hw_digctl_dbgrd_t;$/;"	t	typeref:union:__anon75
hw_digctl_debug_trap_addr_high_t	regsdigctl.h	/^} hw_digctl_debug_trap_addr_high_t;$/;"	t	typeref:union:__anon117
hw_digctl_debug_trap_addr_low_t	regsdigctl.h	/^} hw_digctl_debug_trap_addr_low_t;$/;"	t	typeref:union:__anon115
hw_digctl_emiclk_delay_t	regsdigctl.h	/^} hw_digctl_emiclk_delay_t;$/;"	t	typeref:union:__anon151
hw_digctl_entropy_latched_t	regsdigctl.h	/^} hw_digctl_entropy_latched_t;$/;"	t	typeref:union:__anon69
hw_digctl_entropy_t	regsdigctl.h	/^} hw_digctl_entropy_t;$/;"	t	typeref:union:__anon67
hw_digctl_hclkcount_t	regsdigctl.h	/^} hw_digctl_hclkcount_t;$/;"	t	typeref:union:__anon57
hw_digctl_l0_ahb_active_cycles_t	regsdigctl.h	/^} hw_digctl_l0_ahb_active_cycles_t;$/;"	t	typeref:union:__anon125
hw_digctl_l0_ahb_data_cycles_t	regsdigctl.h	/^} hw_digctl_l0_ahb_data_cycles_t;$/;"	t	typeref:union:__anon129
hw_digctl_l0_ahb_data_stalled_t	regsdigctl.h	/^} hw_digctl_l0_ahb_data_stalled_t;$/;"	t	typeref:union:__anon127
hw_digctl_l1_ahb_active_cycles_t	regsdigctl.h	/^} hw_digctl_l1_ahb_active_cycles_t;$/;"	t	typeref:union:__anon131
hw_digctl_l1_ahb_data_cycles_t	regsdigctl.h	/^} hw_digctl_l1_ahb_data_cycles_t;$/;"	t	typeref:union:__anon135
hw_digctl_l1_ahb_data_stalled_t	regsdigctl.h	/^} hw_digctl_l1_ahb_data_stalled_t;$/;"	t	typeref:union:__anon133
hw_digctl_l2_ahb_active_cycles_t	regsdigctl.h	/^} hw_digctl_l2_ahb_active_cycles_t;$/;"	t	typeref:union:__anon137
hw_digctl_l2_ahb_data_cycles_t	regsdigctl.h	/^} hw_digctl_l2_ahb_data_cycles_t;$/;"	t	typeref:union:__anon141
hw_digctl_l2_ahb_data_stalled_t	regsdigctl.h	/^} hw_digctl_l2_ahb_data_stalled_t;$/;"	t	typeref:union:__anon139
hw_digctl_l3_ahb_active_cycles_t	regsdigctl.h	/^} hw_digctl_l3_ahb_active_cycles_t;$/;"	t	typeref:union:__anon143
hw_digctl_l3_ahb_data_cycles_t	regsdigctl.h	/^} hw_digctl_l3_ahb_data_cycles_t;$/;"	t	typeref:union:__anon147
hw_digctl_l3_ahb_data_stalled_t	regsdigctl.h	/^} hw_digctl_l3_ahb_data_stalled_t;$/;"	t	typeref:union:__anon145
hw_digctl_microseconds_t	regsdigctl.h	/^} hw_digctl_microseconds_t;$/;"	t	typeref:union:__anon73
hw_digctl_mpten_loc_t	regsdigctl.h	/^} hw_digctl_mpten_loc_t;$/;"	t	typeref:union:__anon149
hw_digctl_ocram_bist_csr_t	regsdigctl.h	/^} hw_digctl_ocram_bist_csr_t;$/;"	t	typeref:union:__anon79
hw_digctl_ocram_status0_t	regsdigctl.h	/^} hw_digctl_ocram_status0_t;$/;"	t	typeref:union:__anon81
hw_digctl_ocram_status10_t	regsdigctl.h	/^} hw_digctl_ocram_status10_t;$/;"	t	typeref:union:__anon101
hw_digctl_ocram_status11_t	regsdigctl.h	/^} hw_digctl_ocram_status11_t;$/;"	t	typeref:union:__anon103
hw_digctl_ocram_status12_t	regsdigctl.h	/^} hw_digctl_ocram_status12_t;$/;"	t	typeref:union:__anon105
hw_digctl_ocram_status13_t	regsdigctl.h	/^} hw_digctl_ocram_status13_t;$/;"	t	typeref:union:__anon107
hw_digctl_ocram_status1_t	regsdigctl.h	/^} hw_digctl_ocram_status1_t;$/;"	t	typeref:union:__anon83
hw_digctl_ocram_status2_t	regsdigctl.h	/^} hw_digctl_ocram_status2_t;$/;"	t	typeref:union:__anon85
hw_digctl_ocram_status3_t	regsdigctl.h	/^} hw_digctl_ocram_status3_t;$/;"	t	typeref:union:__anon87
hw_digctl_ocram_status4_t	regsdigctl.h	/^} hw_digctl_ocram_status4_t;$/;"	t	typeref:union:__anon89
hw_digctl_ocram_status5_t	regsdigctl.h	/^} hw_digctl_ocram_status5_t;$/;"	t	typeref:union:__anon91
hw_digctl_ocram_status6_t	regsdigctl.h	/^} hw_digctl_ocram_status6_t;$/;"	t	typeref:union:__anon93
hw_digctl_ocram_status7_t	regsdigctl.h	/^} hw_digctl_ocram_status7_t;$/;"	t	typeref:union:__anon95
hw_digctl_ocram_status8_t	regsdigctl.h	/^} hw_digctl_ocram_status8_t;$/;"	t	typeref:union:__anon97
hw_digctl_ocram_status9_t	regsdigctl.h	/^} hw_digctl_ocram_status9_t;$/;"	t	typeref:union:__anon99
hw_digctl_ramctrl_t	regsdigctl.h	/^} hw_digctl_ramctrl_t;$/;"	t	typeref:union:__anon59
hw_digctl_ramrepair_t	regsdigctl.h	/^} hw_digctl_ramrepair_t;$/;"	t	typeref:union:__anon61
hw_digctl_romctrl_t	regsdigctl.h	/^} hw_digctl_romctrl_t;$/;"	t	typeref:union:__anon63
hw_digctl_scratch0_t	regsdigctl.h	/^} hw_digctl_scratch0_t;$/;"	t	typeref:union:__anon109
hw_digctl_scratch1_t	regsdigctl.h	/^} hw_digctl_scratch1_t;$/;"	t	typeref:union:__anon111
hw_digctl_sgtl_t	regsdigctl.h	/^} hw_digctl_sgtl_t;$/;"	t	typeref:union:__anon119
hw_digctl_sjtagdbg_t	regsdigctl.h	/^} hw_digctl_sjtagdbg_t;$/;"	t	typeref:union:__anon71
hw_digctl_status_t	regsdigctl.h	/^} hw_digctl_status_t;$/;"	t	typeref:union:__anon55
hw_digctl_writeonce_t	regsdigctl.h	/^} hw_digctl_writeonce_t;$/;"	t	typeref:union:__anon65
hw_dram_Init_ddr_mt46v32m16_6t_133MHz_optimized	xldr.c	/^void hw_dram_Init_ddr_mt46v32m16_6t_133MHz_optimized(void)$/;"	f
hw_dram_Init_ddr_mt46v32m16_6t_96MHz	xldr.c	/^void hw_dram_Init_ddr_mt46v32m16_6t_96MHz(void)$/;"	f
hw_dram_Init_mobile_ddr_mt46h32m16lf_5_regs_3_133MHz	xldr.c	/^void hw_dram_Init_mobile_ddr_mt46h32m16lf_5_regs_3_133MHz(void)$/;"	f
hw_dram_Init_mobile_ddr_mt46h32m16lf_5_regs_3_160MHz	xldr.c	/^void hw_dram_Init_mobile_ddr_mt46h32m16lf_5_regs_3_160MHz(void)$/;"	f
hw_dram_ctl00_t	regsdram.h	/^} hw_dram_ctl00_t;$/;"	t	typeref:union:__anon153
hw_dram_ctl01_t	regsdram.h	/^} hw_dram_ctl01_t;$/;"	t	typeref:union:__anon155
hw_dram_ctl02_t	regsdram.h	/^} hw_dram_ctl02_t;$/;"	t	typeref:union:__anon157
hw_dram_ctl03_t	regsdram.h	/^} hw_dram_ctl03_t;$/;"	t	typeref:union:__anon159
hw_dram_ctl04_t	regsdram.h	/^} hw_dram_ctl04_t;$/;"	t	typeref:union:__anon161
hw_dram_ctl05_t	regsdram.h	/^} hw_dram_ctl05_t;$/;"	t	typeref:union:__anon163
hw_dram_ctl06_t	regsdram.h	/^} hw_dram_ctl06_t;$/;"	t	typeref:union:__anon165
hw_dram_ctl07_t	regsdram.h	/^} hw_dram_ctl07_t;$/;"	t	typeref:union:__anon167
hw_dram_ctl08_t	regsdram.h	/^} hw_dram_ctl08_t;$/;"	t	typeref:union:__anon169
hw_dram_ctl09_t	regsdram.h	/^} hw_dram_ctl09_t;$/;"	t	typeref:union:__anon171
hw_dram_ctl10_t	regsdram.h	/^} hw_dram_ctl10_t;$/;"	t	typeref:union:__anon173
hw_dram_ctl11_t	regsdram.h	/^} hw_dram_ctl11_t;$/;"	t	typeref:union:__anon175
hw_dram_ctl12_t	regsdram.h	/^} hw_dram_ctl12_t;$/;"	t	typeref:union:__anon177
hw_dram_ctl13_t	regsdram.h	/^} hw_dram_ctl13_t;$/;"	t	typeref:union:__anon179
hw_dram_ctl14_t	regsdram.h	/^} hw_dram_ctl14_t;$/;"	t	typeref:union:__anon181
hw_dram_ctl15_t	regsdram.h	/^} hw_dram_ctl15_t;$/;"	t	typeref:union:__anon183
hw_dram_ctl16_t	regsdram.h	/^} hw_dram_ctl16_t;$/;"	t	typeref:union:__anon185
hw_dram_ctl17_t	regsdram.h	/^} hw_dram_ctl17_t;$/;"	t	typeref:union:__anon187
hw_dram_ctl18_t	regsdram.h	/^} hw_dram_ctl18_t;$/;"	t	typeref:union:__anon189
hw_dram_ctl19_t	regsdram.h	/^} hw_dram_ctl19_t;$/;"	t	typeref:union:__anon191
hw_dram_ctl20_t	regsdram.h	/^} hw_dram_ctl20_t;$/;"	t	typeref:union:__anon193
hw_dram_ctl21_t	regsdram.h	/^} hw_dram_ctl21_t;$/;"	t	typeref:union:__anon195
hw_dram_ctl22_t	regsdram.h	/^} hw_dram_ctl22_t;$/;"	t	typeref:union:__anon197
hw_dram_ctl23_t	regsdram.h	/^} hw_dram_ctl23_t;$/;"	t	typeref:union:__anon199
hw_dram_ctl24_t	regsdram.h	/^} hw_dram_ctl24_t;$/;"	t	typeref:union:__anon201
hw_dram_ctl25_t	regsdram.h	/^} hw_dram_ctl25_t;$/;"	t	typeref:union:__anon203
hw_dram_ctl26_t	regsdram.h	/^} hw_dram_ctl26_t;$/;"	t	typeref:union:__anon205
hw_dram_ctl27_t	regsdram.h	/^} hw_dram_ctl27_t;$/;"	t	typeref:union:__anon207
hw_dram_ctl28_t	regsdram.h	/^} hw_dram_ctl28_t;$/;"	t	typeref:union:__anon209
hw_dram_ctl29_t	regsdram.h	/^} hw_dram_ctl29_t;$/;"	t	typeref:union:__anon211
hw_dram_ctl30_t	regsdram.h	/^} hw_dram_ctl30_t;$/;"	t	typeref:union:__anon213
hw_dram_ctl31_t	regsdram.h	/^} hw_dram_ctl31_t;$/;"	t	typeref:union:__anon215
hw_dram_ctl32_t	regsdram.h	/^} hw_dram_ctl32_t;$/;"	t	typeref:union:__anon217
hw_dram_ctl33_t	regsdram.h	/^} hw_dram_ctl33_t;$/;"	t	typeref:union:__anon219
hw_dram_ctl34_t	regsdram.h	/^} hw_dram_ctl34_t;$/;"	t	typeref:union:__anon221
hw_dram_ctl35_t	regsdram.h	/^} hw_dram_ctl35_t;$/;"	t	typeref:union:__anon223
hw_dram_ctl36_t	regsdram.h	/^} hw_dram_ctl36_t;$/;"	t	typeref:union:__anon225
hw_dram_ctl37_t	regsdram.h	/^} hw_dram_ctl37_t;$/;"	t	typeref:union:__anon227
hw_dram_ctl38_t	regsdram.h	/^} hw_dram_ctl38_t;$/;"	t	typeref:union:__anon229
hw_dram_ctl39_t	regsdram.h	/^} hw_dram_ctl39_t;$/;"	t	typeref:union:__anon231
hw_dram_ctl40_t	regsdram.h	/^} hw_dram_ctl40_t;$/;"	t	typeref:union:__anon233
hw_emi_ChipSelectMask_t	xldr.h	/^} hw_emi_ChipSelectMask_t;$/;"	t	typeref:enum:__anon503
hw_emi_ClearReset	xldr.c	/^void hw_emi_ClearReset(void)$/;"	f
hw_emi_ClockDependentRegs	xldr.h	/^typedef struct hw_emi_ClockDependentRegs$/;"	s
hw_emi_ClockDependentRegs_t	xldr.h	/^}hw_emi_ClockDependentRegs_t;$/;"	t	typeref:struct:hw_emi_ClockDependentRegs
hw_emi_ClockState_t	xldr.h	/^} hw_emi_ClockState_t;$/;"	t	typeref:enum:__anon500
hw_emi_ConfigureEmiPins	xldr.c	/^void hw_emi_ConfigureEmiPins($/;"	f
hw_emi_DisableEmiPadKeepers	xldr.c	/^void hw_emi_DisableEmiPadKeepers(void)$/;"	f
hw_emi_EnterMemoryClockGateMode	xldr.c	/^void hw_emi_EnterMemoryClockGateMode(bool bOnOff)$/;"	f
hw_emi_EnterMemorySelfRefreshMode	xldr.c	/^void hw_emi_EnterMemorySelfRefreshMode(bool bOnOff)$/;"	f
hw_emi_IsControllerHalted	xldr.c	/^bool hw_emi_IsControllerHalted(void)$/;"	f
hw_emi_IsDramSupported	xldr.c	/^bool hw_emi_IsDramSupported(void)$/;"	f
hw_emi_MemType_t	xldr.h	/^} hw_emi_MemType_t;$/;"	t	typeref:enum:_hw_emi_MemType_t
hw_emi_SetMemoryClockGateAutoFlag	xldr.c	/^void hw_emi_SetMemoryClockGateAutoFlag(bool bEnable)$/;"	f
hw_emi_SetMemorySelfRefeshAutoFlag	xldr.c	/^void hw_emi_SetMemorySelfRefeshAutoFlag(bool bEnable)$/;"	f
hw_emi_TotalDramSize_t	xldr.h	/^} hw_emi_TotalDramSize_t;$/;"	t	typeref:enum:__anon504
hw_emi_ctrl_t	regsemi.h	/^} hw_emi_ctrl_t;$/;"	t	typeref:union:__anon235
hw_emi_ddr_test_mode_csr_t	regsemi.h	/^} hw_emi_ddr_test_mode_csr_t;$/;"	t	typeref:union:__anon241
hw_emi_ddr_test_mode_status0_t	regsemi.h	/^} hw_emi_ddr_test_mode_status0_t;$/;"	t	typeref:union:__anon245
hw_emi_ddr_test_mode_status1_t	regsemi.h	/^} hw_emi_ddr_test_mode_status1_t;$/;"	t	typeref:union:__anon247
hw_emi_ddr_test_mode_status2_t	regsemi.h	/^} hw_emi_ddr_test_mode_status2_t;$/;"	t	typeref:union:__anon249
hw_emi_ddr_test_mode_status3_t	regsemi.h	/^} hw_emi_ddr_test_mode_status3_t;$/;"	t	typeref:union:__anon251
hw_emi_debug_t	regsemi.h	/^} hw_emi_debug_t;$/;"	t	typeref:union:__anon243
hw_emi_stat_t	regsemi.h	/^} hw_emi_stat_t;$/;"	t	typeref:union:__anon237
hw_emi_time_t	regsemi.h	/^} hw_emi_time_t;$/;"	t	typeref:union:__anon239
hw_emi_version_t	regsemi.h	/^} hw_emi_version_t;$/;"	t	typeref:union:__anon253
hw_gpmi_ctrl0_t	gpmi.h	/^}hw_gpmi_ctrl0_t;$/;"	t	typeref:union:__anon3
hw_lradc_ch6_t	regslradc.h	/^} hw_lradc_ch6_t;$/;"	t	typeref:union:__anon270
hw_lradc_ch7_t	regslradc.h	/^} hw_lradc_ch7_t;$/;"	t	typeref:union:__anon272
hw_lradc_chn_t	regslradc.h	/^} hw_lradc_chn_t;$/;"	t	typeref:union:__anon268
hw_lradc_conversion_t	regslradc.h	/^} hw_lradc_conversion_t;$/;"	t	typeref:union:__anon280
hw_lradc_ctrl0_t	regslradc.h	/^} hw_lradc_ctrl0_t;$/;"	t	typeref:union:__anon258
hw_lradc_ctrl1_t	regslradc.h	/^} hw_lradc_ctrl1_t;$/;"	t	typeref:union:__anon260
hw_lradc_ctrl2_t	regslradc.h	/^} hw_lradc_ctrl2_t;$/;"	t	typeref:union:__anon262
hw_lradc_ctrl3_t	regslradc.h	/^} hw_lradc_ctrl3_t;$/;"	t	typeref:union:__anon264
hw_lradc_ctrl4_t	regslradc.h	/^} hw_lradc_ctrl4_t;$/;"	t	typeref:union:__anon282
hw_lradc_debug0_t	regslradc.h	/^} hw_lradc_debug0_t;$/;"	t	typeref:union:__anon276
hw_lradc_debug1_t	regslradc.h	/^} hw_lradc_debug1_t;$/;"	t	typeref:union:__anon278
hw_lradc_delayn_t	regslradc.h	/^} hw_lradc_delayn_t;$/;"	t	typeref:union:__anon274
hw_lradc_status_t	regslradc.h	/^} hw_lradc_status_t;$/;"	t	typeref:union:__anon266
hw_lradc_version_t	regslradc.h	/^} hw_lradc_version_t;$/;"	t	typeref:union:__anon284
hw_ocotp_crypton_t	regsocotp.h	/^} hw_ocotp_crypton_t;$/;"	t	typeref:union:__anon292
hw_ocotp_ctrl_t	regsocotp.h	/^} hw_ocotp_ctrl_t;$/;"	t	typeref:union:__anon286
hw_ocotp_custcap_t	regsocotp.h	/^} hw_ocotp_custcap_t;$/;"	t	typeref:union:__anon298
hw_ocotp_custn_t	regsocotp.h	/^} hw_ocotp_custn_t;$/;"	t	typeref:union:__anon290
hw_ocotp_data_t	regsocotp.h	/^} hw_ocotp_data_t;$/;"	t	typeref:union:__anon288
hw_ocotp_hwcapn_t	regsocotp.h	/^} hw_ocotp_hwcapn_t;$/;"	t	typeref:union:__anon294
hw_ocotp_lock_t	regsocotp.h	/^} hw_ocotp_lock_t;$/;"	t	typeref:union:__anon300
hw_ocotp_opsn_t	regsocotp.h	/^} hw_ocotp_opsn_t;$/;"	t	typeref:union:__anon302
hw_ocotp_romn_t	regsocotp.h	/^} hw_ocotp_romn_t;$/;"	t	typeref:union:__anon306
hw_ocotp_swcap_t	regsocotp.h	/^} hw_ocotp_swcap_t;$/;"	t	typeref:union:__anon296
hw_ocotp_unn_t	regsocotp.h	/^} hw_ocotp_unn_t;$/;"	t	typeref:union:__anon304
hw_ocotp_version_t	regsocotp.h	/^} hw_ocotp_version_t;$/;"	t	typeref:union:__anon308
hw_pinctrl_ctrl_t	regspinctrl.h	/^} hw_pinctrl_ctrl_t;$/;"	t	typeref:union:__anon310
hw_pinctrl_din0_t	regspinctrl.h	/^} hw_pinctrl_din0_t;$/;"	t	typeref:union:__anon372
hw_pinctrl_din1_t	regspinctrl.h	/^} hw_pinctrl_din1_t;$/;"	t	typeref:union:__anon374
hw_pinctrl_din2_t	regspinctrl.h	/^} hw_pinctrl_din2_t;$/;"	t	typeref:union:__anon376
hw_pinctrl_doe0_t	regspinctrl.h	/^} hw_pinctrl_doe0_t;$/;"	t	typeref:union:__anon378
hw_pinctrl_doe1_t	regspinctrl.h	/^} hw_pinctrl_doe1_t;$/;"	t	typeref:union:__anon380
hw_pinctrl_doe2_t	regspinctrl.h	/^} hw_pinctrl_doe2_t;$/;"	t	typeref:union:__anon382
hw_pinctrl_dout0_t	regspinctrl.h	/^} hw_pinctrl_dout0_t;$/;"	t	typeref:union:__anon366
hw_pinctrl_dout1_t	regspinctrl.h	/^} hw_pinctrl_dout1_t;$/;"	t	typeref:union:__anon368
hw_pinctrl_dout2_t	regspinctrl.h	/^} hw_pinctrl_dout2_t;$/;"	t	typeref:union:__anon370
hw_pinctrl_drive0_t	regspinctrl.h	/^} hw_pinctrl_drive0_t;$/;"	t	typeref:union:__anon328
hw_pinctrl_drive10_t	regspinctrl.h	/^} hw_pinctrl_drive10_t;$/;"	t	typeref:union:__anon348
hw_pinctrl_drive11_t	regspinctrl.h	/^} hw_pinctrl_drive11_t;$/;"	t	typeref:union:__anon350
hw_pinctrl_drive12_t	regspinctrl.h	/^} hw_pinctrl_drive12_t;$/;"	t	typeref:union:__anon352
hw_pinctrl_drive13_t	regspinctrl.h	/^} hw_pinctrl_drive13_t;$/;"	t	typeref:union:__anon354
hw_pinctrl_drive14_t	regspinctrl.h	/^} hw_pinctrl_drive14_t;$/;"	t	typeref:union:__anon356
hw_pinctrl_drive1_t	regspinctrl.h	/^} hw_pinctrl_drive1_t;$/;"	t	typeref:union:__anon330
hw_pinctrl_drive2_t	regspinctrl.h	/^} hw_pinctrl_drive2_t;$/;"	t	typeref:union:__anon332
hw_pinctrl_drive3_t	regspinctrl.h	/^} hw_pinctrl_drive3_t;$/;"	t	typeref:union:__anon334
hw_pinctrl_drive4_t	regspinctrl.h	/^} hw_pinctrl_drive4_t;$/;"	t	typeref:union:__anon336
hw_pinctrl_drive5_t	regspinctrl.h	/^} hw_pinctrl_drive5_t;$/;"	t	typeref:union:__anon338
hw_pinctrl_drive6_t	regspinctrl.h	/^} hw_pinctrl_drive6_t;$/;"	t	typeref:union:__anon340
hw_pinctrl_drive7_t	regspinctrl.h	/^} hw_pinctrl_drive7_t;$/;"	t	typeref:union:__anon342
hw_pinctrl_drive8_t	regspinctrl.h	/^} hw_pinctrl_drive8_t;$/;"	t	typeref:union:__anon344
hw_pinctrl_drive9_t	regspinctrl.h	/^} hw_pinctrl_drive9_t;$/;"	t	typeref:union:__anon346
hw_pinctrl_irqen0_t	regspinctrl.h	/^} hw_pinctrl_irqen0_t;$/;"	t	typeref:union:__anon390
hw_pinctrl_irqen1_t	regspinctrl.h	/^} hw_pinctrl_irqen1_t;$/;"	t	typeref:union:__anon392
hw_pinctrl_irqen2_t	regspinctrl.h	/^} hw_pinctrl_irqen2_t;$/;"	t	typeref:union:__anon394
hw_pinctrl_irqlevel0_t	regspinctrl.h	/^} hw_pinctrl_irqlevel0_t;$/;"	t	typeref:union:__anon396
hw_pinctrl_irqlevel1_t	regspinctrl.h	/^} hw_pinctrl_irqlevel1_t;$/;"	t	typeref:union:__anon398
hw_pinctrl_irqlevel2_t	regspinctrl.h	/^} hw_pinctrl_irqlevel2_t;$/;"	t	typeref:union:__anon400
hw_pinctrl_irqpol0_t	regspinctrl.h	/^} hw_pinctrl_irqpol0_t;$/;"	t	typeref:union:__anon402
hw_pinctrl_irqpol1_t	regspinctrl.h	/^} hw_pinctrl_irqpol1_t;$/;"	t	typeref:union:__anon404
hw_pinctrl_irqpol2_t	regspinctrl.h	/^} hw_pinctrl_irqpol2_t;$/;"	t	typeref:union:__anon406
hw_pinctrl_irqstat0_t	regspinctrl.h	/^} hw_pinctrl_irqstat0_t;$/;"	t	typeref:union:__anon408
hw_pinctrl_irqstat1_t	regspinctrl.h	/^} hw_pinctrl_irqstat1_t;$/;"	t	typeref:union:__anon410
hw_pinctrl_irqstat2_t	regspinctrl.h	/^} hw_pinctrl_irqstat2_t;$/;"	t	typeref:union:__anon412
hw_pinctrl_muxsel0_t	regspinctrl.h	/^} hw_pinctrl_muxsel0_t;$/;"	t	typeref:union:__anon312
hw_pinctrl_muxsel1_t	regspinctrl.h	/^} hw_pinctrl_muxsel1_t;$/;"	t	typeref:union:__anon314
hw_pinctrl_muxsel2_t	regspinctrl.h	/^} hw_pinctrl_muxsel2_t;$/;"	t	typeref:union:__anon316
hw_pinctrl_muxsel3_t	regspinctrl.h	/^} hw_pinctrl_muxsel3_t;$/;"	t	typeref:union:__anon318
hw_pinctrl_muxsel4_t	regspinctrl.h	/^} hw_pinctrl_muxsel4_t;$/;"	t	typeref:union:__anon320
hw_pinctrl_muxsel5_t	regspinctrl.h	/^} hw_pinctrl_muxsel5_t;$/;"	t	typeref:union:__anon322
hw_pinctrl_muxsel6_t	regspinctrl.h	/^} hw_pinctrl_muxsel6_t;$/;"	t	typeref:union:__anon324
hw_pinctrl_muxsel7_t	regspinctrl.h	/^} hw_pinctrl_muxsel7_t;$/;"	t	typeref:union:__anon326
hw_pinctrl_pin2irq0_t	regspinctrl.h	/^} hw_pinctrl_pin2irq0_t;$/;"	t	typeref:union:__anon384
hw_pinctrl_pin2irq1_t	regspinctrl.h	/^} hw_pinctrl_pin2irq1_t;$/;"	t	typeref:union:__anon386
hw_pinctrl_pin2irq2_t	regspinctrl.h	/^} hw_pinctrl_pin2irq2_t;$/;"	t	typeref:union:__anon388
hw_pinctrl_pull0_t	regspinctrl.h	/^} hw_pinctrl_pull0_t;$/;"	t	typeref:union:__anon358
hw_pinctrl_pull1_t	regspinctrl.h	/^} hw_pinctrl_pull1_t;$/;"	t	typeref:union:__anon360
hw_pinctrl_pull2_t	regspinctrl.h	/^} hw_pinctrl_pull2_t;$/;"	t	typeref:union:__anon362
hw_pinctrl_pull3_t	regspinctrl.h	/^} hw_pinctrl_pull3_t;$/;"	t	typeref:union:__anon364
hw_power_5vDetection_t	xldr.h	/^} hw_power_5vDetection_t;$/;"	t	typeref:enum:_hw_power_5vDetection_t
hw_power_5vctrl_t	regspower.h	/^} hw_power_5vctrl_t;$/;"	t	typeref:union:__anon416
hw_power_Enable1p8	xldr.c	/^void hw_power_Enable1p8(bool bEnable)$/;"	f
hw_power_Enable2p5	xldr.c	/^void hw_power_Enable2p5(bool bEnable)$/;"	f
hw_power_VbusValidThresh_t	xldr.h	/^} hw_power_VbusValidThresh_t;$/;"	t	typeref:enum:_hw_power_VbusValidThresh_t
hw_power_battmonitor_t	regspower.h	/^} hw_power_battmonitor_t;$/;"	t	typeref:union:__anon442
hw_power_charge_t	regspower.h	/^} hw_power_charge_t;$/;"	t	typeref:union:__anon420
hw_power_ctrl_t	regspower.h	/^} hw_power_ctrl_t;$/;"	t	typeref:union:__anon414
hw_power_dcdc4p2_t	regspower.h	/^} hw_power_dcdc4p2_t;$/;"	t	typeref:union:__anon430
hw_power_dclimits_t	regspower.h	/^} hw_power_dclimits_t;$/;"	t	typeref:union:__anon434
hw_power_debug_t	regspower.h	/^} hw_power_debug_t;$/;"	t	typeref:union:__anon446
hw_power_loopctrl_t	regspower.h	/^} hw_power_loopctrl_t;$/;"	t	typeref:union:__anon436
hw_power_minpwr_t	regspower.h	/^} hw_power_minpwr_t;$/;"	t	typeref:union:__anon418
hw_power_misc_t	regspower.h	/^} hw_power_misc_t;$/;"	t	typeref:union:__anon432
hw_power_reset_t	regspower.h	/^} hw_power_reset_t;$/;"	t	typeref:union:__anon444
hw_power_special_t	regspower.h	/^} hw_power_special_t;$/;"	t	typeref:union:__anon448
hw_power_speed_t	regspower.h	/^} hw_power_speed_t;$/;"	t	typeref:union:__anon440
hw_power_sts_t	regspower.h	/^} hw_power_sts_t;$/;"	t	typeref:union:__anon438
hw_power_vddactrl_t	regspower.h	/^} hw_power_vddactrl_t;$/;"	t	typeref:union:__anon424
hw_power_vdddctrl_t	regspower.h	/^} hw_power_vdddctrl_t;$/;"	t	typeref:union:__anon422
hw_power_vddioctrl_t	regspower.h	/^} hw_power_vddioctrl_t;$/;"	t	typeref:union:__anon426
hw_power_vddmemctrl_t	regspower.h	/^} hw_power_vddmemctrl_t;$/;"	t	typeref:union:__anon428
hw_power_version_t	regspower.h	/^} hw_power_version_t;$/;"	t	typeref:union:__anon450
hw_uartdbgcr_t	regsuartdbg.h	/^} hw_uartdbgcr_t;$/;"	t	typeref:union:__anon466
hw_uartdbgdmacr_t	regsuartdbg.h	/^} hw_uartdbgdmacr_t;$/;"	t	typeref:union:__anon478
hw_uartdbgdr_t	regsuartdbg.h	/^} hw_uartdbgdr_t;$/;"	t	typeref:union:__anon452
hw_uartdbgfbrd_t	regsuartdbg.h	/^} hw_uartdbgfbrd_t;$/;"	t	typeref:union:__anon462
hw_uartdbgfr_t	regsuartdbg.h	/^} hw_uartdbgfr_t;$/;"	t	typeref:union:__anon456
hw_uartdbgibrd_t	regsuartdbg.h	/^} hw_uartdbgibrd_t;$/;"	t	typeref:union:__anon460
hw_uartdbgicr_t	regsuartdbg.h	/^} hw_uartdbgicr_t;$/;"	t	typeref:union:__anon476
hw_uartdbgifls_t	regsuartdbg.h	/^} hw_uartdbgifls_t;$/;"	t	typeref:union:__anon468
hw_uartdbgilpr_t	regsuartdbg.h	/^} hw_uartdbgilpr_t;$/;"	t	typeref:union:__anon458
hw_uartdbgimsc_t	regsuartdbg.h	/^} hw_uartdbgimsc_t;$/;"	t	typeref:union:__anon470
hw_uartdbglcr_h_t	regsuartdbg.h	/^} hw_uartdbglcr_h_t;$/;"	t	typeref:union:__anon464
hw_uartdbgmis_t	regsuartdbg.h	/^} hw_uartdbgmis_t;$/;"	t	typeref:union:__anon474
hw_uartdbgris_t	regsuartdbg.h	/^} hw_uartdbgris_t;$/;"	t	typeref:union:__anon472
hw_uartdbgrsr_ecr_t	regsuartdbg.h	/^} hw_uartdbgrsr_ecr_t;$/;"	t	typeref:union:__anon454
hw_usbphy_ctrl_t	regsusbphy.h	/^} hw_usbphy_ctrl_t;$/;"	t	typeref:union:__anon486
hw_usbphy_debug0_status_t	regsusbphy.h	/^} hw_usbphy_debug0_status_t;$/;"	t	typeref:union:__anon492
hw_usbphy_debug1_t	regsusbphy.h	/^} hw_usbphy_debug1_t;$/;"	t	typeref:union:__anon494
hw_usbphy_debug_t	regsusbphy.h	/^} hw_usbphy_debug_t;$/;"	t	typeref:union:__anon490
hw_usbphy_ip_t	regsusbphy.h	/^} hw_usbphy_ip_t;$/;"	t	typeref:union:__anon498
hw_usbphy_pwd_t	regsusbphy.h	/^} hw_usbphy_pwd_t;$/;"	t	typeref:union:__anon480
hw_usbphy_rx_t	regsusbphy.h	/^} hw_usbphy_rx_t;$/;"	t	typeref:union:__anon484
hw_usbphy_status_t	regsusbphy.h	/^} hw_usbphy_status_t;$/;"	t	typeref:union:__anon488
hw_usbphy_tx_t	regsusbphy.h	/^} hw_usbphy_tx_t;$/;"	t	typeref:union:__anon482
hw_usbphy_version_t	regsusbphy.h	/^} hw_usbphy_version_t;$/;"	t	typeref:union:__anon496
inblk	dm9000x.c	/^	void (*inblk)(void *data_ptr, int count);$/;"	m	struct:board_info	file:
inc	gpmi.h	/^		u32 inc		: 1;$/;"	m	struct:__anon3::__anon4
init	dm9000x.c	/^	int  (*init) (struct eth_device* \/*, bd_t**\/);$/;"	m	struct:eth_device	file:
init	init.c	/^void init(void)$/;"	f
iobase	dm9000x.c	/^	int iobase;$/;"	m	struct:eth_device	file:
irq_handler	entry.S	/^irq_handler:$/;"	l
irqcmp	gpmi.h	/^		u32 irqcmp	: 1;$/;"	m	struct:__anon1::__anon2
irqcmp	regs.h	/^	reg irqcmp: 1;$/;"	m	struct:_DMA_CMD::__anon257
itoa	str.c	/^char *itoa(int integer, char *chr)$/;"	f
itox	str.c	/^char* itox( unsigned int num )$/;"	f
lckcs	gpmi.h	/^		u32 lckcs	: 1;$/;"	m	struct:__anon3::__anon4
len	gpmi.h	/^		u32 len		: 1;$/;"	m	struct:__anon3::__anon4
lock	gpmi.h	/^		u32 lock	: 1;$/;"	m	struct:__anon1::__anon2
lock	regs.h	/^	reg lock: 1;$/;"	m	struct:_DMA_CMD::__anon257
long_length_counter	dm9000x.c	/^	u32 long_length_counter;	\/* counter: RX length > 1514byte *\/$/;"	m	struct:board_info	file:
mcast	dm9000x.c	/^	int (*mcast) (struct eth_device*, u32 ip, u8 set);$/;"	m	struct:eth_device	file:
mdelay	delay.c	/^void mdelay(int time)$/;"	f
memcpy	str.c	/^void *memcpy(void *dest, const void *src, int n)$/;"	f
mod	gpmi.h	/^		u32 mod		: 2;$/;"	m	struct:__anon3::__anon4
mod	regs.h	/^	}mod;$/;"	m	struct:_DMA_CMD	typeref:struct:_DMA_CMD::__anon257
name	dm9000x.c	/^	char name[NAMESIZE];$/;"	m	struct:eth_device	file:
netdev	dm9000x.c	/^	struct eth_device netdev;$/;"	m	struct:board_info	typeref:struct:board_info::eth_device	file:
next	dm9000x.c	/^	struct eth_device *next;$/;"	m	struct:eth_device	typeref:struct:eth_device::eth_device	file:
nextcmd	regs.h	/^	struct _DMA_CMD *nextcmd;$/;"	m	struct:_DMA_CMD	typeref:struct:_DMA_CMD::_DMA_CMD
nxt	gpmi.h	/^	struct _apbh_dma_gpmi1_t *nxt;$/;"	m	struct:_apbh_dma_gpmi1_t	typeref:struct:_apbh_dma_gpmi1_t::_apbh_dma_gpmi1_t
nxt	gpmi.h	/^	struct _apbh_dma_gpmi2_t *nxt;$/;"	m	struct:_apbh_dma_gpmi2_t	typeref:struct:_apbh_dma_gpmi2_t::_apbh_dma_gpmi2_t
nxt	gpmi.h	/^	struct _apbh_dma_t	*nxt;$/;"	m	struct:_apbh_dma_t	typeref:struct:_apbh_dma_t::_apbh_dma_t
nxtcmd	regs.h	/^	reg4 nxtcmd; \/\/next command address register$/;"	m	struct:__anon256
outblk	dm9000x.c	/^	void (*outblk)(volatile void *data_ptr, int count);$/;"	m	struct:board_info	file:
pTOC	xldr.c	/^void * volatile const pTOC = (void *)-1;$/;"	v
phy_addr	dm9000x.c	/^	u8 phy_addr;$/;"	m	struct:board_info	file:
phy_read	dm9000x.c	/^phy_read(int reg)$/;"	f	file:
phy_write	dm9000x.c	/^phy_write(int reg, u16 value)$/;"	f	file:
pin_init	init.c	/^void pin_init(void)$/;"	f
pio	gpmi.h	/^		u32 pio[1];$/;"	m	union:_apbh_dma_gpmi1_t::__anon5
pio	gpmi.h	/^		u32 pio[2];$/;"	m	union:_apbh_dma_gpmi2_t::__anon7
pio	regs.h	/^	reg pio;$/;"	m	struct:_DMA_CMD
pow_w	str.c	/^int pow_w(int y, int x)$/;"	f
power_init	init.c	/^void power_init(void)$/;"	f
preg4	regs.h	/^}reg4, *preg4;$/;"	t	typeref:struct:__anon255
printf	dm9000x.c	120;"	d	file:
priv	dm9000x.c	/^	void *priv;$/;"	m	struct:eth_device	file:
putchr	uart.c	/^void putchr(unsigned char data)$/;"	f
puts	uart.c	/^int puts(const char *s)$/;"	f
pv_HWregCLKCTRL	xldr.h	54;"	d
pv_HWregDIGCTL	xldr.h	53;"	d
pv_HWregDRAM	xldr.h	57;"	d
pv_HWregEMI	xldr.h	58;"	d
pv_HWregLRADC	xldr.h	61;"	d
pv_HWregOTP	xldr.h	62;"	d
pv_HWregPINCTRL	xldr.h	56;"	d
pv_HWregPOWER	xldr.h	55;"	d
pv_HWregUARTDbg	xldr.h	59;"	d
pv_HWregUSBPhy	xldr.h	60;"	d
queue_start_addr	dm9000x.c	/^	u16 queue_start_addr;$/;"	m	struct:board_info	file:
recv	dm9000x.c	/^	int  (*recv) (struct eth_device*,void(*)(char*,int));$/;"	m	struct:eth_device	file:
reg	regs.h	/^typedef volatile unsigned int reg;$/;"	t
reg16_t	soc_types.h	/^typedef unsigned short reg16_t;$/;"	t
reg32_t	soc_types.h	/^typedef unsigned int reg32_t;$/;"	t
reg4	regs.h	/^}reg4, *preg4;$/;"	t	typeref:struct:__anon255
reg8_t	soc_types.h	/^typedef unsigned char reg8_t;$/;"	t
reset_counter	dm9000x.c	/^	u32 reset_counter;	\/* counter: RESET *\/$/;"	m	struct:board_info	file:
reset_handler	entry.S	/^reset_handler:$/;"	l
reset_rx_status	dm9000x.c	/^	u32 reset_rx_status;	\/* RESET caused by RX Statsus wrong *\/$/;"	m	struct:board_info	file:
reset_tx_timeout	dm9000x.c	/^	u32 reset_tx_timeout;	\/* RESET caused by TX Timeout *\/$/;"	m	struct:board_info	file:
rsvd1	gpmi.h	/^		u32 rsvd1	: 3;$/;"	m	struct:__anon1::__anon2
rsvd1	regs.h	/^	reg rsvd1: 3;$/;"	m	struct:_DMA_CMD::__anon257
rsvd3	gpmi.h	/^		u32 rsvd3 	: 1;$/;"	m	struct:__anon3::__anon4
run	gpmi.h	/^		u32 run		: 1;$/;"	m	struct:__anon3::__anon4
runt_length_counter	dm9000x.c	/^	u32 runt_length_counter;	\/* counter: RX length < 64byte *\/$/;"	m	struct:board_info	file:
rx_data	gpmi.h	/^	apbh_dma_gpmi1_t rx_data;$/;"	m	struct:__anon9
rx_statu	gpmi.h	/^	apbh_dma_gpmi2_t rx_statu;$/;"	m	struct:__anon10
rx_status	dm9000x.c	/^	void (*rx_status)(u16 *RxStatus, u16 *RxLen);$/;"	m	struct:board_info	file:
s_b5V	xldr.c	/^static bool s_b5V=FALSE;$/;"	v	file:
s_bBattery	xldr.c	/^static bool s_bBattery=FALSE;$/;"	v	file:
s_bSyncModeEnabled	xldr.c	/^static bool s_bSyncModeEnabled=FALSE;$/;"	v	file:
s_bUsb	xldr.c	/^static bool s_bUsb=FALSE;$/;"	v	file:
s_ddi_emi_vars	xldr.c	/^static ddi_emi_vars_t s_ddi_emi_vars;$/;"	v	file:
sem	gpmi.h	/^		u32 sem		: 1;$/;"	m	struct:__anon1::__anon2
sem	regs.h	/^	reg sem: 1;$/;"	m	struct:_DMA_CMD::__anon257
sema	regs.h	/^	reg4 sema; \/\/semaphore register$/;"	m	struct:__anon256
send	dm9000x.c	/^	int  (*send) (struct eth_device*, volatile void* packet, int length);$/;"	m	struct:eth_device	file:
sense	gpmi.h	/^	apbh_dma_gpmi1_t sense;$/;"	m	struct:__anon10
set	regs.h	/^	reg set; \/\/set$/;"	m	struct:__anon255
sftrst	gpmi.h	/^		u32 sftrst	: 1;$/;"	m	struct:__anon3::__anon4
size_t	types.h	/^typedef long size_t;$/;"	t
srom	dm9000x.c	/^	unsigned char srom[128];$/;"	m	struct:board_info	file:
start	xldr.c	/^int start()$/;"	f
state	dm9000x.c	/^	int state;$/;"	m	struct:eth_device	file:
strcmp	str.c	/^int strcmp(const char *s1, const char *s2)$/;"	f
strcpy	str.c	/^char *strcpy(char *dest, const char *src)$/;"	f
strlen	str.c	/^int strlen(const char *s)$/;"	f
success	gpmi.h	/^	apbh_dma_t success;$/;"	m	struct:__anon10
term	gpmi.h	/^		u32 term	: 1;$/;"	m	struct:__anon1::__anon2
term	regs.h	/^	reg term: 1;$/;"	m	struct:_DMA_CMD::__anon257
timoutirqen	gpmi.h	/^		u32 timoutirqen : 1;$/;"	m	struct:__anon3::__anon4
tog	regs.h	/^	reg tog; \/\/tog$/;"	m	struct:__anon255
tx_addr	gpmi.h	/^	apbh_dma_gpmi1_t tx_addr;$/;"	m	struct:__anon9
tx_cle	gpmi.h	/^	apbh_dma_gpmi1_t tx_cle;$/;"	m	struct:__anon9
tx_cle1	gpmi.h	/^	apbh_dma_gpmi1_t tx_cle1;$/;"	m	struct:__anon10
tx_cle2	gpmi.h	/^	apbh_dma_gpmi1_t tx_cle2;$/;"	m	struct:__anon10
tx_pkt_cnt	dm9000x.c	/^	u16 tx_pkt_cnt;$/;"	m	struct:board_info	file:
tx_statu	gpmi.h	/^	apbh_dma_gpmi1_t tx_statu;$/;"	m	struct:__anon10
u	gpmi.h	/^	u32	u;$/;"	m	union:__anon3
u	gpmi.h	/^	u32 u;$/;"	m	union:__anon1
u16	types.h	/^typedef unsigned short u16;$/;"	t
u32	types.h	/^typedef unsigned int u32;$/;"	t
u32BatterySamplingInterval	xldr.h	/^    unsigned int            u32BatterySamplingInterval;$/;"	m	struct:_ddi_power_InitValues_t
u8	types.h	/^typedef unsigned char u8;$/;"	t
udelay	delay.c	/^void udelay(int time)$/;"	f
udma	gpmi.h	/^		u32 udma	: 1;$/;"	m	struct:__anon3::__anon4
wait	gpmi.h	/^	apbh_dma_gpmi1_t wait;$/;"	m	struct:__anon10
wait4end	gpmi.h	/^		u32 wait4end	: 1;$/;"	m	struct:__anon1::__anon2
wait4end	regs.h	/^	reg wait4end: 1;$/;"	m	struct:_DMA_CMD::__anon257
wait4read	gpmi.h	/^		u32 wait4read	: 1;$/;"	m	struct:__anon1::__anon2
wait4read	regs.h	/^	reg wait4read: 1;$/;"	m	struct:_DMA_CMD::__anon257
