Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Mon Jan  4 12:30:59 2021
| Host         : DESKTOP-1SLTSSD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xa7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------+-------------------------+------------------+----------------+--------------+
|    Clock Signal   |         Enable Signal        |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------+-------------------------+------------------+----------------+--------------+
|  ap_clk_IBUF_BUFG | SA/ap_start_i_1_n_0          | ap_rst_IBUF             |                1 |              1 |         1.00 |
|  ap_clk_IBUF_BUFG | SA/ap_done_i_1_n_0           | ap_rst_IBUF             |                1 |              1 |         1.00 |
|  ap_clk_IBUF_BUFG | SA/STATE[1]                  | ap_rst_IBUF             |                1 |              1 |         1.00 |
|  ap_clk_IBUF_BUFG |                              |                         |                2 |              3 |         1.50 |
|  ap_clk_IBUF_BUFG | SA/i[3]_i_1_n_0              | ap_rst_IBUF             |                1 |              4 |         4.00 |
|  ap_clk_IBUF_BUFG | SA/j[3]_i_1_n_0              | ap_rst_IBUF             |                2 |              4 |         2.00 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[3]                |                8 |              8 |         1.00 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[2]                |                8 |              8 |         1.00 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[4]                |                8 |              8 |         1.00 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[1]                |                8 |              8 |         1.00 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[6]                |                8 |              8 |         1.00 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[0]                |                7 |              8 |         1.14 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[5]                |                7 |              8 |         1.14 |
|  ap_clk_IBUF_BUFG | SA/E[0]                      | SA/SR[7]                |                6 |              8 |         1.33 |
|  ap_clk_IBUF_BUFG | SA/addrWrite[8]_i_2_n_0      | SA/addrWrite[8]_i_1_n_0 |                3 |              9 |         3.00 |
|  ap_clk_IBUF_BUFG | SA/d_d0_V[7]_i_2_n_0         |                         |               13 |             16 |         1.23 |
|  ap_clk_IBUF_BUFG | SA/d_d0_V[7]_i_2_n_0         | SA/d_d0_V[7]_i_1_n_0    |                6 |             16 |         2.67 |
|  ap_clk_IBUF_BUFG | SA/d_address_read[8]_i_1_n_0 |                         |                8 |             18 |         2.25 |
+-------------------+------------------------------+-------------------------+------------------+----------------+--------------+


