INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_H
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_output
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_top_lvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lvl_io_control
INFO: [VRFC 10-311] analyzing module top_lvl_with_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_level_complete_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_lvl_io_control
