#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0069AD08 .scope module, "test_flip_flop" "test_flip_flop" 2 48;
 .timescale 0 0;
v0036BED0_0 .net "a", 0 0, v00331F80_0; 1 drivers
v0036BF28_0 .net "b", 0 0, v003321E8_0; 1 drivers
v0036BF80_0 .net "c", 0 0, v00332450_0; 1 drivers
v0036BFD8_0 .net "clock", 0 0, v0036BE78_0; 1 drivers
v0036C030_0 .var "clr", 0 0;
v0036C088_0 .net "d", 0 0, v003326B8_0; 1 drivers
v0036C0E0_0 .net "e", 0 0, v00332920_0; 1 drivers
v0036C138_0 .var "x", 0 0;
S_0069AFB0 .scope module, "clk" "clock" 2 51, 3 1, S_0069AD08;
 .timescale 0 0;
v0036BE78_0 .var "clk", 0 0;
S_0069AC80 .scope module, "CDU5_1" "CDU5" 2 52, 2 34, S_0069AD08;
 .timescale 0 0;
L_003417C0 .functor NOT 1, v00332920_0, C4<0>, C4<0>, C4<0>;
L_003417F8 .functor NOT 1, v00332450_0, C4<0>, C4<0>, C4<0>;
L_00341830 .functor NOT 1, v00331F80_0, C4<0>, C4<0>, C4<0>;
L_00341868/0/0 .functor AND 1, L_003417C0, v003326B8_0, L_003417F8, v003321E8_0;
L_00341868/0/4 .functor AND 1, L_00341830, C4<1>, C4<1>, C4<1>;
L_00341868 .functor NAND 1, L_00341868/0/0, L_00341868/0/4, C4<1>, C4<1>;
L_00341948 .functor NAND 1, v0036C030_0, L_00341868, C4<1>, C4<1>;
v003329D0_0 .alias "a", 0 0, v0036BED0_0;
v00332A28_0 .alias "b", 0 0, v0036BF28_0;
v00332A80_0 .alias "c", 0 0, v0036BF80_0;
v00332AD8_0 .alias "clk", 0 0, v0036BFD8_0;
v00332B30_0 .net "clr", 0 0, v0036C030_0; 1 drivers
v00332B88_0 .alias "d", 0 0, v0036C088_0;
v00332BE0_0 .alias "e", 0 0, v0036C0E0_0;
v00332C38_0 .net "in", 0 0, v0036C138_0; 1 drivers
v00332C90_0 .net "n0", 0 0, L_003417C0; 1 drivers
v00332CE8_0 .net "n2", 0 0, L_003417F8; 1 drivers
v00332D40_0 .net "n4", 0 0, L_00341830; 1 drivers
v0036BC10_0 .net "pt0", 0 0, L_00341868; 1 drivers
v0036BC68_0 .net "pt1", 0 0, L_00341948; 1 drivers
v0036BCC0_0 .net "qn0", 0 0, v00332978_0; 1 drivers
v0036BD18_0 .net "qn1", 0 0, v00332710_0; 1 drivers
v0036BD70_0 .net "qn2", 0 0, v003324A8_0; 1 drivers
v0036BDC8_0 .net "qn3", 0 0, v00332240_0; 1 drivers
v0036BE20_0 .net "qn4", 0 0, v00331FD8_0; 1 drivers
S_0069AF28 .scope module, "FPJK1" "FlipflopJK" 2 41, 2 2, S_0069AC80;
 .timescale 0 0;
v00332768_0 .alias "clear", 0 0, v0036BC68_0;
v003327C0_0 .alias "clk", 0 0, v0036BFD8_0;
v00332818_0 .alias "j", 0 0, v00332C38_0;
v00332870_0 .alias "k", 0 0, v00332C38_0;
v003328C8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00332920_0 .var "q", 0 0;
v00332978_0 .var "qnot", 0 0;
E_00334E20 .event posedge, v003327C0_0;
S_0069AEA0 .scope module, "FPJK2" "FlipflopJK" 2 42, 2 2, S_0069AC80;
 .timescale 0 0;
v00332500_0 .alias "clear", 0 0, v0036BC68_0;
v00332558_0 .alias "clk", 0 0, v0036BCC0_0;
v003325B0_0 .alias "j", 0 0, v00332C38_0;
v00332608_0 .alias "k", 0 0, v00332C38_0;
v00332660_0 .net "preset", 0 0, C4<0>; 1 drivers
v003326B8_0 .var "q", 0 0;
v00332710_0 .var "qnot", 0 0;
E_00330500 .event posedge, v00332558_0;
S_0069AE18 .scope module, "FPJK3" "FlipflopJK" 2 43, 2 2, S_0069AC80;
 .timescale 0 0;
v00332298_0 .alias "clear", 0 0, v0036BC68_0;
v003322F0_0 .alias "clk", 0 0, v0036BD18_0;
v00332348_0 .alias "j", 0 0, v00332C38_0;
v003323A0_0 .alias "k", 0 0, v00332C38_0;
v003323F8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00332450_0 .var "q", 0 0;
v003324A8_0 .var "qnot", 0 0;
E_00334E00 .event posedge, v003322F0_0;
S_0069AB70 .scope module, "FPJK4" "FlipflopJK" 2 44, 2 2, S_0069AC80;
 .timescale 0 0;
v00332030_0 .alias "clear", 0 0, v0036BC68_0;
v00332088_0 .alias "clk", 0 0, v0036BD70_0;
v003320E0_0 .alias "j", 0 0, v00332C38_0;
v00332138_0 .alias "k", 0 0, v00332C38_0;
v00332190_0 .net "preset", 0 0, C4<0>; 1 drivers
v003321E8_0 .var "q", 0 0;
v00332240_0 .var "qnot", 0 0;
E_00330520 .event posedge, v00332088_0;
S_0069ABF8 .scope module, "FPJK5" "FlipflopJK" 2 45, 2 2, S_0069AC80;
 .timescale 0 0;
v00331DC8_0 .alias "clear", 0 0, v0036BC68_0;
v00331E20_0 .alias "clk", 0 0, v0036BDC8_0;
v00331E78_0 .alias "j", 0 0, v00332C38_0;
v00331ED0_0 .alias "k", 0 0, v00332C38_0;
v00331F28_0 .net "preset", 0 0, C4<0>; 1 drivers
v00331F80_0 .var "q", 0 0;
v00331FD8_0 .var "qnot", 0 0;
E_00330780 .event posedge, v00331E20_0;
    .scope S_0069AFB0;
T_0 ;
    %set/v v0036BE78_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0069AFB0;
T_1 ;
    %delay 6, 0;
    %load/v 8, v0036BE78_0, 1;
    %inv 8, 1;
    %set/v v0036BE78_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0069AF28;
T_2 ;
    %wait E_00334E20;
    %load/v 8, v00332768_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00332978_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v003328C8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332920_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332978_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00332818_0, 1;
    %load/v 9, v00332870_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332920_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332978_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v00332818_0, 1;
    %inv 8, 1;
    %load/v 9, v00332870_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00332978_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v00332818_0, 1;
    %load/v 9, v00332870_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v00332920_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332920_0, 0, 8;
    %load/v 8, v00332978_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332978_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0069AEA0;
T_3 ;
    %wait E_00330500;
    %load/v 8, v00332500_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003326B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00332710_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00332660_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003326B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332710_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v003325B0_0, 1;
    %load/v 9, v00332608_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003326B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332710_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v003325B0_0, 1;
    %inv 8, 1;
    %load/v 9, v00332608_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003326B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00332710_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v003325B0_0, 1;
    %load/v 9, v00332608_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v003326B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003326B8_0, 0, 8;
    %load/v 8, v00332710_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332710_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0069AE18;
T_4 ;
    %wait E_00334E00;
    %load/v 8, v00332298_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003324A8_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v003323F8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332450_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003324A8_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v00332348_0, 1;
    %load/v 9, v003323A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332450_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003324A8_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v00332348_0, 1;
    %inv 8, 1;
    %load/v 9, v003323A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00332450_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003324A8_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v00332348_0, 1;
    %load/v 9, v003323A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v00332450_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332450_0, 0, 8;
    %load/v 8, v003324A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003324A8_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0069AB70;
T_5 ;
    %wait E_00330520;
    %load/v 8, v00332030_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003321E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00332240_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00332190_0, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003321E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332240_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v003320E0_0, 1;
    %load/v 9, v00332138_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003321E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332240_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v003320E0_0, 1;
    %inv 8, 1;
    %load/v 9, v00332138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003321E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00332240_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v003320E0_0, 1;
    %load/v 9, v00332138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v003321E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003321E8_0, 0, 8;
    %load/v 8, v00332240_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00332240_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0069ABF8;
T_6 ;
    %wait E_00330780;
    %load/v 8, v00331DC8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00331F80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00331FD8_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00331F28_0, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00331F80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00331FD8_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00331E78_0, 1;
    %load/v 9, v00331ED0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00331F80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00331FD8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v00331E78_0, 1;
    %inv 8, 1;
    %load/v 9, v00331ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00331F80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00331FD8_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v00331E78_0, 1;
    %load/v 9, v00331ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v00331F80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00331F80_0, 0, 8;
    %load/v 8, v00331FD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00331FD8_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0069AD08;
T_7 ;
    %delay 12, 0;
    %set/v v0036C030_0, 0, 1;
    %delay 12, 0;
    %set/v v0036C030_0, 1, 1;
    %set/v v0036C138_0, 0, 1;
    %vpi_call 2 57 "$display", "Guia 09 - Exercicio 04 - CDU - Gabriel Luiz M. G. Vieira ~ 441691";
    %vpi_call 2 58 "$display", "JK  QN4 QN3 QN2 QN1 QN0";
    %vpi_call 2 59 "$monitor", "%b    %b   %b   %b   %b   %b", v0036C138_0, v0036BED0_0, v0036BF28_0, v0036BF80_0, v0036C088_0, v0036C0E0_0;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 12, 0;
    %set/v v0036C138_0, 1, 1;
    %delay 36, 0;
    %vpi_call 2 71 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\Gabriel\PUC\2º\ARQ\Guia09\Exercicio04.v";
    "./clock.v";
