/* Copyright (c) 2018-2019 Sigmastar Technology Corp.
 All rights reserved.

 Unless otherwise stipulated in writing, any and all information contained
herein regardless in any format shall remain the sole proprietary of
Sigmastar Technology Corp. and be kept in strict confidence
(Sigmastar Confidential Information) by the recipient.
Any unauthorized act including without limitation unauthorized disclosure,
copying, use, reproduction, sale, distribution, modification, disassembling,
reverse engineering and compiling of the contents of Sigmastar Confidential
Information is unlawful and strictly prohibited. Sigmastar hereby reserves the
rights to any and all damages, losses, costs and expenses resulting therefrom.
*/

#define  HAL_CAMCLKTBL_LPLL_C
#include "camclk_dbg.h"
#include "hal_camclk_if_st.h"
#include "hal_camclk_lpll_tbl.h"
#include "hal_camclk_venpll.h"
#include "hal_camclk_util.h"
#include "drv_camclk_st.h"
#include "drv_camclk.h"
#include "registers.h"
#include "ms_platform.h"


HalCamClkLpllTbl_t gCamClkLPLLSettingTBL[E_HAL_CAMCLK_SUPPORTED_LPLL_MAX][HAL_CAMCLK_LPLL_REG_NUM]=
{
    { //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_100TO187D5MHZ    NO.0
      //Address,Value
      {0x103380, 0x0201},
      {0x103382, 0x0420},
      {0x103384, 0x0041},
      {0x103386, 0x0000},
      {0x103394, 0x0001},
      {0x103396, 0x0000},
    },

    { //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_50TO100MHZ    NO.1
          //Address,Value
      {0x103380, 0x0201},
      {0x103382, 0x0420},
      {0x103384, 0x0042},
      {0x103386, 0x0001},
      {0x103394, 0x0001},
      {0x103396, 0x0000},
    },

    { //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_25TO50MHZ    NO.2
              //Address,Value
      {0x103380, 0x0201},
      {0x103382, 0x0420},
      {0x103384, 0x0043},
      {0x103386, 0x0002},
      {0x103394, 0x0001},
      {0x103396, 0x0000},
    },

    { //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_12D5TO25MHZ    NO.3
                  //Address,Value
      {0x103380, 0x0201},
      {0x103382, 0x0420},
      {0x103384, 0x0083},
      {0x103386, 0x0003},
      {0x103394, 0x0001},
      {0x103396, 0x0000},
    },
};
#define PLL_REG_GET(address) (0x1F000000 + ((address)<<1))
u16 u16LoopGain[E_HAL_CAMCLK_SUPPORTED_LPLL_MAX]=
{
    16,          //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_100TO187D5MHZ    NO.0
    8,           //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_50TO100MHZ    NO.1
    4,           //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_25TO50MHZ    NO.2
    2,           //E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_12D5TO25MHZ    NO.3
};
u32 u16gLpllDiv = 8;
u8 bLook = 0;
void HalCamClkGetLpllIdxFromHw(u16 *pu16Idx)
{
    u16 u16Val;
    u8 idx;
    u16Val = R2BYTE(PLL_REG_GET(gCamClkLPLLSettingTBL[0][2].address));
    for(idx =0 ;idx<E_HAL_CAMCLK_SUPPORTED_LPLL_MAX;idx++)
    {
        if(u16Val==gCamClkLPLLSettingTBL[idx][2].value)
        {
            *pu16Idx = idx;
            break;
        }
    }
}
u8 HalCamClkGetLpllIdx(u32 u32Dclk, u16 *pu16Idx, u16 *pu16Div)
{
    u8 bRet = 1;

    *pu16Div = 8;
    if( IS_DATA_LANE_LESS_9M(u32Dclk) ||IS_DATA_LANE_BPS_9M_TO_9_5M(u32Dclk))
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_MAX;
        bRet = 0;
    }
    else if( IS_DATA_LANE_BPS_12_5M_TO_25M(u32Dclk) )
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_12D5TO25MHZ;
    }
    else if( IS_DATA_LANE_BPS_25M_TO_50M(u32Dclk) )
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_25TO50MHZ;
    }
    else if( IS_DATA_LANE_BPS_50M_TO_100M(u32Dclk) )
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_50TO100MHZ;
    }
    else if( IS_DATA_LANE_BPS_100M_TO_200M(u32Dclk) )
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_12D5TO25MHZ;
        *pu16Div = 1;
    }
    else if( IS_DATA_LANE_BPS_200M_TO_400M(u32Dclk) )
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_25TO50MHZ;
        *pu16Div = 1;
    }
    else if( IS_DATA_LANE_BPS_400M_TO_800M(u32Dclk) )
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_50TO100MHZ;
        *pu16Div = 1;
    }
    else if( IS_DATA_LANE_BPS_800M_TO_15000M(u32Dclk) )
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_HS_CH_100TO187D5MHZ;
        *pu16Div = 1;
    }
    else
    {
        *pu16Idx = E_HAL_CAMCLK_SUPPORTED_LPLL_MAX;
        bRet = 0;
    }

    return bRet;;
}

u16 HalCamClkGetLpllGain(u16 u16Idx)
{
    u16 *pu16Tbl = NULL;

    pu16Tbl = u16LoopGain;

    return (u16Idx < E_HAL_CAMCLK_SUPPORTED_LPLL_MAX) ? pu16Tbl[u16Idx] : 1;
}

void HalCamClkDumpLpllSetting(u16 u16Idx)
{
    u16 u16RegIdx;

    if(u16Idx < E_HAL_CAMCLK_SUPPORTED_LPLL_MAX)
    {
        for(u16RegIdx=0; u16RegIdx < HAL_CAMCLK_LPLL_REG_NUM; u16RegIdx++)
        {
            if(gCamClkLPLLSettingTBL[u16Idx][u16RegIdx].address == 0xFFFFFFF)
            {
                //DrvSclOsDelayTask(LPLLSettingTBL[u16Idx][u16RegIdx].value);
                continue;
            }

            W2BYTEMSK(PLL_REG_GET(gCamClkLPLLSettingTBL[u16Idx][u16RegIdx].address), gCamClkLPLLSettingTBL[u16Idx][u16RegIdx].value,0xFFF); // @suppress("Symbol is not resolved")
        }
    }
}

void HalCamClkSetLpllSet(u32 u32LpllSet)
{
    u16 u16LpllSet_Lo, u16LpllSet_Hi;

    u16LpllSet_Lo = (u16)(u32LpllSet & 0x0000FFFF);
    u16LpllSet_Hi = (u16)((u32LpllSet & 0x00FF0000) >> 16);
    W2BYTE(PLL_REG_GET(REG_LPLL_48_L), u16LpllSet_Lo); // @suppress("Symbol is not resolved")
    W2BYTE(PLL_REG_GET(REG_LPLL_49_L), u16LpllSet_Hi); // @suppress("Symbol is not resolved")
}
void HalCamClkGetLpllSet(u32 *u32LpllSet)
{
    u16 u16LpllSet_Lo, u16LpllSet_Hi;

    u16LpllSet_Lo = R2BYTE(PLL_REG_GET(REG_LPLL_48_L));
    u16LpllSet_Hi = R2BYTE(PLL_REG_GET(REG_LPLL_49_L));
    *u32LpllSet = (u16LpllSet_Lo | ((u32)u16LpllSet_Hi<<16));
}
CAMCLK_RET_e HalCamClkSetLpllRate(void *pCfg)
{
    u16 u16LpllIdx;
    u16 u16Div;
    u16 u16LoopGain;
    u32 u32LplLSet,u32Divisor;
    u64 u64Dividen;
    HalCamClkSetComplexRate_t *pLpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;
    if(bLook)
    {
        Ret = CAMCLK_RET_FAIL;
        CAMCLKERR("%s %d, LPLL Locked:%ld\n", __FUNCTION__, __LINE__, pLpllCfg->u32Rate);
    }
    else
    {
        if(HalCamClkGetLpllIdx(pLpllCfg->u32Rate, &u16LpllIdx, &u16Div))
        {
            if(u16LpllIdx != E_HAL_CAMCLK_SUPPORTED_LPLL_MAX)
            {
                u16LoopGain = HalCamClkGetLpllGain(u16LpllIdx);
                u64Dividen = (pLpllCfg->u32ParentRate);
                u64Dividen = (u64)(u64Dividen * (u32)524288 * (u32)u16LoopGain);
                u64Dividen = CamOsMathDivU64(u64Dividen,u16Div,NULL);
                u32Divisor = pLpllCfg->u32Rate;
                u32LplLSet = (u32)CamOsMathDivU64(u64Dividen,u32Divisor,NULL);

                CAMCLKDBG("[CAMCLK]%s %d:: Idx:%d, LoopGain:%d, LoopDiv:%d, dclk=%ld, Divden:0x%llx, Divisor:0x%lx, LpllSe:0x%lx\n",
                    __FUNCTION__, __LINE__, u16LpllIdx,
                    u16LoopGain, u16Div, pLpllCfg->u32Rate,
                    u64Dividen, u32Divisor, u32LplLSet);

                HalCamClkDumpLpllSetting(u16LpllIdx);
                HalCamClkSetLpllSet(u32LplLSet);
                u16gLpllDiv = u16Div;
            }
            else
            {
                Ret = CAMCLK_RET_RATEERR;
                CAMCLKERR("%s %d, DCLK Out of Range:%ld\n", __FUNCTION__, __LINE__, pLpllCfg->u32Rate);
            }
        }
        else
        {
            Ret = CAMCLK_RET_RATEERR;
            CAMCLKERR("%s %d, DCLK Out of Range:%ld\n", __FUNCTION__, __LINE__, pLpllCfg->u32Rate);
        }
    }
    return Ret;
}
CAMCLK_RET_e HalCamClkGetLpllRate(void *pCfg)
{
    HalCamClkGetComplexRate_t *pLpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;
    u16 u16idx;
    u16 u16LoopGain;
    u32 u32LplLSet,u32Divisor;
    u64 u64Dividen;

    HalCamClkGetLpllIdxFromHw(&u16idx);
    u16LoopGain = HalCamClkGetLpllGain(u16idx);
    HalCamClkGetLpllSet(&u32LplLSet);
    u64Dividen = pLpllCfg->u32ParentRate;
    u64Dividen = (u64)((u64Dividen) * (u32)524288 * (u32)u16LoopGain);
    u64Dividen = CamOsMathDivU64(u64Dividen,u16gLpllDiv,NULL);
    u32Divisor = u32LplLSet;
    pLpllCfg->u32Rate= (u32)CamOsMathDivU64(u64Dividen,u32Divisor,NULL);

    return Ret;
}
CAMCLK_RET_e HalCamClkGetLpllRoundRate(void *pCfg)
{
    HalCamClkGetComplexRoundRate_t *pLpllCfg = pCfg;
    u16 u16Temp;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    if(HalCamClkGetLpllIdx(pLpllCfg->u32Rate,&u16Temp,&u16Temp))
    {
        pLpllCfg->u32RoundRate = pLpllCfg->u32Rate;
    }
    else
    {
        Ret = CAMCLK_RET_RATEERR;
        if(pLpllCfg->u32Rate<DATA_LANE_12_5MHZ)
        {
            pLpllCfg->u32RoundRate = DATA_LANE_12_5MHZ;
        }
        else
        {
            pLpllCfg->u32RoundRate = DATA_LANE_1500MHZ;
        }
    }

    return Ret;
}
CAMCLK_RET_e HalCamClkGetLpllOnOff(void *pCfg)
{
    HalCamClkComplexOnOff_t *pLpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    pLpllCfg->bEn = (R2BYTE(PLL_REG_GET(gCamClkLPLLSettingTBL[0][0].address))&camclk_BIT13)>>13;
    return Ret;
}
CAMCLK_RET_e HalCamClkSetLpllOnOff(void *pCfg)
{
    HalCamClkComplexOnOff_t *pLpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;
    W2BYTEMSK(PLL_REG_GET(gCamClkLPLLSettingTBL[0][0].address), pLpllCfg->bEn ? camclk_BIT13 : 0 , camclk_BIT13);
    bLook = pLpllCfg->bEn;
    return Ret;
}
CAMCLK_RET_e HalCamClkSetVenpllOnOff(void *pCfg)
{
    HalCamClkComplexOnOff_t *pVenpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;
    W2BYTEMSK(PLL_REG_GET(REG_VENPLL_01_L), pVenpllCfg->bEn ? 0 : camclk_BIT8 , camclk_BIT8);
    return Ret;
}
CAMCLK_RET_e HalCamClkGetVenpllOnOff(void *pCfg)
{
    HalCamClkComplexOnOff_t *pVenpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    pVenpllCfg->bEn = (R2BYTE(PLL_REG_GET(REG_VENPLL_01_L))&camclk_BIT8) ? 0 : 1;
    return Ret;
}
CAMCLK_RET_e HalCamClkGetVenpllRate(void *pCfg)
{
    HalCamClkGetComplexRate_t *pVenpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    pVenpllCfg->u32Rate = pVenpllCfg->u32ParentRate * RBYTE(PLL_REG_GET(REG_VENPLL_03_L)) / 2;

    return Ret;
}
CAMCLK_RET_e HalCamClkGetVenpllRoundRate(void *pCfg)
{
    HalCamClkGetComplexRoundRate_t *pVenpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    if(pVenpllCfg->u32Rate <= 504000000)
    {
        pVenpllCfg->u32RoundRate = 504000000;
    }
    else if(pVenpllCfg->u32Rate <= 528000000)
    {
        pVenpllCfg->u32RoundRate =  528000000;
    }
    else if(pVenpllCfg->u32Rate <= 552000000)
    {
        pVenpllCfg->u32RoundRate =  552000000;
    }
    else if(pVenpllCfg->u32Rate <= 576000000)
    {
        pVenpllCfg->u32RoundRate =  576000000;
    }
    else{
        pVenpllCfg->u32RoundRate =  600000000;
    }

    return Ret;
}
CAMCLK_RET_e HalCamClkSetVenpllRate(void *pCfg)
{
    HalCamClkSetComplexRate_t *pVenpllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;
    u32 val;

    if (    (pVenpllCfg->u32Rate == 504000000) ||
            (pVenpllCfg->u32Rate == 528000000) ||
            (pVenpllCfg->u32Rate == 552000000) ||
            (pVenpllCfg->u32Rate == 576000000) ||
            (pVenpllCfg->u32Rate == 300000000))
    {
        val = pVenpllCfg->u32Rate * 2 / 24000000;
        W2BYTEMSK(PLL_REG_GET(REG_VENPLL_03_L), val , 0xFF);
    }
    else if((pVenpllCfg->u32Rate == 600000000))
    {
        W2BYTEMSK(PLL_REG_GET(REG_VENPLL_03_L), 0x32 , 0xFF);
        W2BYTEMSK(PLL_REG_GET(REG_VENPLL_00_L), 0x10 , 0xFFFF);
        // [0]: reg_ven_pll_test_en = 1'b1
        // [6:4]: reg_ven_pll_icp_ictrl = 3'b001 (default)
        // Ibias current control
        // 000 for 0.83uA,
        // 001 for 1.66uA,
        // 011 for 2.5uA,
        // 111 for 3.32uA
        W2BYTEMSK(PLL_REG_GET(REG_VENPLL_04_L), 0x11 , 0xFF);
    }
    else
    {
        CAMCLKERR("\nunsupported venpll rate %lu\n\n", pVenpllCfg->u32Rate);
        Ret = CAMCLK_RET_RATEERR;
    }
    return Ret;
}

static void cpu_dvfs(U32 u32TargetLpf, U32 u32TargetPostDiv)
{
    U32 u32CurrentPostDiv = 0;
    U32 u32TempPostDiv = 0;

    u32CurrentPostDiv = INREGMSK16(BASE_REG_RIU_PA + (0x103232 << 1), 0x000F) + 1;

    if (u32TargetPostDiv > u32CurrentPostDiv)
    {
        u32TempPostDiv = u32CurrentPostDiv;
        while (u32TempPostDiv != u32TargetPostDiv)
        {
            u32TempPostDiv = u32TempPostDiv<<1;
            OUTREGMSK16(BASE_REG_RIU_PA + (0x103232 << 1), u32TempPostDiv-1, 0x000F);
        }
    }

    OUTREG16(BASE_REG_RIU_PA + (0x1032A8 << 1), 0x0000);                    //reg_lpf_enable = 0
    OUTREG16(BASE_REG_RIU_PA + (0x1032AE << 1), 0x000F);                    //reg_lpf_update_cnt = 32
    OUTREG16(BASE_REG_RIU_PA + (0x1032A4 << 1), u32TargetLpf&0xFFFF);       //set target freq to LPF high
    OUTREG16(BASE_REG_RIU_PA + (0x1032A6 << 1), (u32TargetLpf>>16)&0xFFFF); //set target freq to LPF high
    OUTREG16(BASE_REG_RIU_PA + (0x1032B0 << 1), 0x0001);                    //switch to LPF control
    SETREG16(BASE_REG_RIU_PA + (0x1032B2 << 1), BIT12);                     //from low to high
    OUTREG16(BASE_REG_RIU_PA + (0x1032A8 << 1), 0x0001);                    //reg_lpf_enable = 1
    while( !(INREG16(BASE_REG_RIU_PA + (0x1032BA << 1))&BIT0) ); //polling done
    OUTREG16(BASE_REG_RIU_PA + (0x1032A0 << 1), u32TargetLpf&0xFFFF);       //store freq to LPF low
    OUTREG16(BASE_REG_RIU_PA + (0x1032A2 << 1), (u32TargetLpf>>16)&0xFFFF); //store freq to LPF low

    if (u32TargetPostDiv < u32CurrentPostDiv)
    {
        u32TempPostDiv = u32CurrentPostDiv;
        while (u32TempPostDiv != u32TargetPostDiv)
        {
            u32TempPostDiv = u32TempPostDiv>>1;
            OUTREGMSK16(BASE_REG_RIU_PA + (0x103232 << 1), u32TempPostDiv-1, 0x000F);
        }
    }
}

CAMCLK_RET_e HalCamClkSetCpupllRate(void *pCfg)
{
    HalCamClkSetComplexRate_t *pCpupllCfg = pCfg;
    unsigned int lpf_value;
    unsigned int post_div = 2;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    //CamOsPrintf("ms_cpuclk_set_rate = %lu\n", rate);

    /*
     * The default of post_div is 2, choose appropriate post_div by CPU clock.
     */
    if (pCpupllCfg->u32Rate >= 800000000)
        post_div = 2;
    else if (pCpupllCfg->u32Rate >= 400000000)
        post_div = 4;
    else if (pCpupllCfg->u32Rate >= 200000000)
        post_div = 8;
    else
        post_div = 16;

    /*
     * Calculate LPF value for DFS
     * LPF_value(5.19) = (432MHz / Ref_clk) * 2^19  =>  it's for post_div=2
     * Ref_clk = CPU_CLK * 2 / 32
     */
    
    lpf_value = (U32)(div64_u64((u64)pCpupllCfg->u32ParentRate * 524288, (pCpupllCfg->u32Rate*2/32) * post_div / 2));

    cpu_dvfs(lpf_value, post_div);

    return Ret;
}

CAMCLK_RET_e HalCamClkGetCpupllRate(void *pCfg)
{
    HalCamClkGetComplexRate_t *pCpupllCfg = pCfg;
    u32 lpf_value;
    u32 post_div;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    //get LPF high
    lpf_value = INREG16(BASE_REG_RIU_PA + (0x1032A4 << 1)) +
                   (INREG16(BASE_REG_RIU_PA + (0x1032A6 << 1)) << 16);
    post_div = INREG16(BASE_REG_RIU_PA + (0x103232 << 1)) + 1;

    if(lpf_value == 0) // special handling for 1st time aquire after system boot
    {
        lpf_value= (INREG8(BASE_REG_RIU_PA + (0x1032C2 << 1)) <<  16) +
        (INREG8(BASE_REG_RIU_PA + (0x1032C1 << 1)) << 8) +
        INREG8(BASE_REG_RIU_PA + (0x1032C0 << 1));
        //CamOsPrintf("lpf_value = %u, post_div=%u\n", lpf_value, post_div);
    }

    /*
     * Calculate LPF value for DFS
     * LPF_value(5.19) = (432MHz / Ref_clk) * 2^19  =>  it's for post_div=2
     * Ref_clk = CPU_CLK * 2 / 32
     */
    pCpupllCfg->u32Rate = (div64_u64((u64)pCpupllCfg->u32ParentRate * 524288, lpf_value ) * 2 / post_div * 32 / 2);

    //CamOsPrintf("ms_cpuclk_recalc_rate = %lu, prate=%lu\n", pCpupllCfg->u32Rate, pCpupllCfg->u32ParentRate);

    return Ret;
}

CAMCLK_RET_e HalCamClkGetCpupllRoundRate(void *pCfg)
{
    HalCamClkGetComplexRoundRate_t *pCpupllCfg = pCfg;
    CAMCLK_RET_e Ret = CAMCLK_RET_OK;

    if(pCpupllCfg->u32Rate < 100000000) // 100MHz
    {
        pCpupllCfg->u32RoundRate =  100000000;
    }
    else if(pCpupllCfg->u32Rate > 1400000000) // 1.4GHz
    {
        pCpupllCfg->u32RoundRate =  1400000000;
    }
    else
    {
        pCpupllCfg->u32RoundRate = pCpupllCfg->u32Rate;
    }

    return Ret;
}
HalCamClkAdjOps_t gLpllOps={0,0,HalCamClkSetLpllRate,HalCamClkGetLpllRate,HalCamClkGetLpllRoundRate,HalCamClkSetLpllOnOff,HalCamClkGetLpllOnOff};
HalCamClkAdjOps_t gDdrpllOps={0,0,0,0,0,0,0};
HalCamClkAdjOps_t gCpupllOps={0,0,HalCamClkSetCpupllRate,HalCamClkGetCpupllRate,HalCamClkGetCpupllRoundRate,0,0};
HalCamClkAdjOps_t gFuart0Ops={0,0,0,0,0,0,0};
HalCamClkAdjOps_t gCsi2Ops={0,0,0,0,0,0,0};
HalCamClkAdjOps_t gMiupllOps={0,0,0,0,0,0,0};
HalCamClkAdjOps_t gIpupllOps={0,0,0,0,0,0,0};
HalCamClkAdjOps_t gVenpllOps={0,0,HalCamClkSetVenpllRate,HalCamClkGetVenpllRate,HalCamClkGetVenpllRoundRate,HalCamClkSetVenpllOnOff,HalCamClkGetVenpllOnOff};
#undef  HAL_CAMCLKTBL_LPLL_C
