//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3 // -- Begin function triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3
                                        // @triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3
.visible .entry triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_3,
	.param .u32 triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_4
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<31>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<13>;
	.loc	1 19 0                          // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:19:0

// %bb.0:
	ld.param.u64 	%rd7, [triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_1];
$L__tmp0:
	.loc	1 21 28                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:21:33
	shl.b32 	%r18, %r1, 8;
	ld.param.u64 	%rd9, [triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused_convolution_maximum_mul_pow_reciprocal_sub_3_param_3];
	.loc	1 22 36                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:22:36
	mov.u32 	%r19, %tid.x;
	shl.b32 	%r20, %r19, 1;
	and.b32  	%r21, %r20, 254;
	.loc	1 22 23                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:22:23
	or.b32  	%r22, %r18, %r21;
	.loc	1 23 21                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:23:21
	setp.lt.s32 	%p1, %r22, 256;
	.loc	1 25 21                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:25:21
	bfe.s32 	%r23, %r1, 23, 1;
	shr.u32 	%r24, %r23, 28;
	add.s32 	%r25, %r22, %r24;
	shr.s32 	%r26, %r25, 4;
	.loc	1 25 27                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:25:27
	shr.u32 	%r27, %r26, 30;
	add.s32 	%r28, %r26, %r27;
	and.b32  	%r29, %r28, -4;
	sub.s32 	%r30, %r26, %r29;
	.loc	1 26 34                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:26:34
	mul.wide.s32 	%rd11, %r22, 4;
	add.s64 	%rd1, %rd7, %rd11;
	.loc	1 26 39                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:26:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 27 30                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:27:30
	mul.wide.s32 	%rd12, %r30, 4;
	add.s64 	%rd2, %rd8, %rd12;
	.loc	1 27 35                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	.loc	1 28 30                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:28:30
	add.s64 	%rd4, %rd9, %rd11;
	.loc	1 28 35                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.v2.b32 { %r6, %r7 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	.loc	1 29 18                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:29:18
	add.f32 	%f7, %f1, %f3;
	add.f32 	%f8, %f2, %f4;
	.loc	1 31 18                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:31:18
	mov.b32 	%r10, %f7;
	mov.b32 	%r9, 1065353216;
	// begin inline asm
	div.full.f32 %r8, %r9, %r10;
	// end inline asm
	mov.b32 	%f9, %r8;
	mov.b32 	%r13, %f8;
	// begin inline asm
	div.full.f32 %r11, %r9, %r13;
	// end inline asm
	mov.b32 	%f10, %r11;
	.loc	1 34 18                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:34:18
	mul.f32 	%f11, %f9, %f5;
	mul.f32 	%f12, %f10, %f6;
	.loc	1 35 39                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:35:39
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd1 + 0 ], { %r10, %r13 };
	// end inline asm
	.loc	1 36 25                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:36:25
	add.s64 	%rd6, %rd10, %rd11;
	.loc	1 36 36                         // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:36:36
	mov.b32 	%r16, %f11;
	mov.b32 	%r17, %f12;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd6 + 0 ], { %r16, %r17 };
	// end inline asm
	.loc	1 36 4                          // cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py:36:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/mz/cmzh4c5wbe27bfktsn7qcwohuprd7xry7xhc5qgoofr2vitovqus.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 109
.b8 122
.b8 104
.b8 52
.b8 99
.b8 53
.b8 119
.b8 98
.b8 101
.b8 50
.b8 55
.b8 98
.b8 102
.b8 107
.b8 116
.b8 115
.b8 110
.b8 55
.b8 113
.b8 99
.b8 119
.b8 111
.b8 104
.b8 117
.b8 112
.b8 114
.b8 100
.b8 55
.b8 120
.b8 114
.b8 121
.b8 55
.b8 120
.b8 104
.b8 99
.b8 53
.b8 113
.b8 103
.b8 111
.b8 111
.b8 102
.b8 114
.b8 50
.b8 118
.b8 105
.b8 116
.b8 111
.b8 118
.b8 113
.b8 117
.b8 115
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 122
.b8 0
	}
	.section	.debug_macinfo	{	}
