ARM GAS  /tmp/ccsOp6Dl.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim1_ch1;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccsOp6Dl.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  66:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  67:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  68:Core/Src/stm32f4xx_hal_msp.c ****   */
  69:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  70:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 75 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 75 3 view .LVU2
  40 0002 0021     		movs	r1, #0
ARM GAS  /tmp/ccsOp6Dl.s 			page 3


  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 75 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 75 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 75 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  76:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 76 3 view .LVU6
  55              	.LBB3:
  56              		.loc 1 76 3 view .LVU7
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 76 3 view .LVU8
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 76 3 view .LVU9
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 76 3 view .LVU10
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** }
  69              		.loc 1 83 1 is_stmt 0 view .LVU11
  70 002e 02B0     		add	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE235:
  82              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_ADC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv4-sp-d16
  90              	HAL_ADC_MspInit:
  91              	.LVL0:
ARM GAS  /tmp/ccsOp6Dl.s 			page 4


  92              	.LFB236:
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
  93              		.loc 1 92 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 40
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		.loc 1 92 1 is_stmt 0 view .LVU13
  98 0000 70B5     		push	{r4, r5, r6, lr}
  99              	.LCFI2:
 100              		.cfi_def_cfa_offset 16
 101              		.cfi_offset 4, -16
 102              		.cfi_offset 5, -12
 103              		.cfi_offset 6, -8
 104              		.cfi_offset 14, -4
 105 0002 8AB0     		sub	sp, sp, #40
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 56
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 93 3 is_stmt 1 view .LVU14
 109              		.loc 1 93 20 is_stmt 0 view .LVU15
 110 0004 0023     		movs	r3, #0
 111 0006 0593     		str	r3, [sp, #20]
 112 0008 0693     		str	r3, [sp, #24]
 113 000a 0793     		str	r3, [sp, #28]
 114 000c 0893     		str	r3, [sp, #32]
 115 000e 0993     		str	r3, [sp, #36]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 116              		.loc 1 94 3 is_stmt 1 view .LVU16
 117              		.loc 1 94 10 is_stmt 0 view .LVU17
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 94 5 view .LVU18
 120 0012 03F18043 		add	r3, r3, #1073741824
 121 0016 03F59033 		add	r3, r3, #73728
 122 001a 9A42     		cmp	r2, r3
 123 001c 01D0     		beq	.L9
 124              	.LVL1:
 125              	.L5:
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 106:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
ARM GAS  /tmp/ccsOp6Dl.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 108:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 109:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> ADC1_IN13
 110:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 111:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 112:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 113:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 114:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 115:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 116:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 117:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC1_IN14
 118:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC1_IN15
 119:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 120:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 121:Core/Src/stm32f4xx_hal_msp.c ****     */
 122:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 123:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 129:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 140:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 151:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 153:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 154:Core/Src/stm32f4xx_hal_msp.c ****     }
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c ****   }
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/ccsOp6Dl.s 			page 6


 126              		.loc 1 163 1 view .LVU19
 127 001e 0AB0     		add	sp, sp, #40
 128              	.LCFI4:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 16
 131              		@ sp needed
 132 0020 70BD     		pop	{r4, r5, r6, pc}
 133              	.LVL2:
 134              	.L9:
 135              	.LCFI5:
 136              		.cfi_restore_state
 137              		.loc 1 163 1 view .LVU20
 138 0022 0446     		mov	r4, r0
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 100 5 is_stmt 1 view .LVU21
 140              	.LBB4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 100 5 view .LVU22
 142 0024 0025     		movs	r5, #0
 143 0026 0195     		str	r5, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 100 5 view .LVU23
 145 0028 03F58C33 		add	r3, r3, #71680
 146 002c 5A6C     		ldr	r2, [r3, #68]
 147 002e 42F48072 		orr	r2, r2, #256
 148 0032 5A64     		str	r2, [r3, #68]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 100 5 view .LVU24
 150 0034 5A6C     		ldr	r2, [r3, #68]
 151 0036 02F48072 		and	r2, r2, #256
 152 003a 0192     		str	r2, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 100 5 view .LVU25
 154 003c 019A     		ldr	r2, [sp, #4]
 155              	.LBE4:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 156              		.loc 1 102 5 view .LVU26
 157              	.LBB5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 158              		.loc 1 102 5 view .LVU27
 159 003e 0295     		str	r5, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 102 5 view .LVU28
 161 0040 1A6B     		ldr	r2, [r3, #48]
 162 0042 42F00402 		orr	r2, r2, #4
 163 0046 1A63     		str	r2, [r3, #48]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 102 5 view .LVU29
 165 0048 1A6B     		ldr	r2, [r3, #48]
 166 004a 02F00402 		and	r2, r2, #4
 167 004e 0292     		str	r2, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 102 5 view .LVU30
 169 0050 029A     		ldr	r2, [sp, #8]
 170              	.LBE5:
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 171              		.loc 1 103 5 view .LVU31
ARM GAS  /tmp/ccsOp6Dl.s 			page 7


 172              	.LBB6:
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 103 5 view .LVU32
 174 0052 0395     		str	r5, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 175              		.loc 1 103 5 view .LVU33
 176 0054 1A6B     		ldr	r2, [r3, #48]
 177 0056 42F00102 		orr	r2, r2, #1
 178 005a 1A63     		str	r2, [r3, #48]
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 103 5 view .LVU34
 180 005c 1A6B     		ldr	r2, [r3, #48]
 181 005e 02F00102 		and	r2, r2, #1
 182 0062 0392     		str	r2, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 183              		.loc 1 103 5 view .LVU35
 184 0064 039A     		ldr	r2, [sp, #12]
 185              	.LBE6:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 186              		.loc 1 104 5 view .LVU36
 187              	.LBB7:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 104 5 view .LVU37
 189 0066 0495     		str	r5, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 190              		.loc 1 104 5 view .LVU38
 191 0068 1A6B     		ldr	r2, [r3, #48]
 192 006a 42F00202 		orr	r2, r2, #2
 193 006e 1A63     		str	r2, [r3, #48]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 194              		.loc 1 104 5 view .LVU39
 195 0070 1B6B     		ldr	r3, [r3, #48]
 196 0072 03F00203 		and	r3, r3, #2
 197 0076 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 198              		.loc 1 104 5 view .LVU40
 199 0078 049B     		ldr	r3, [sp, #16]
 200              	.LBE7:
 122:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 201              		.loc 1 122 5 view .LVU41
 122:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 202              		.loc 1 122 25 is_stmt 0 view .LVU42
 203 007a 3F23     		movs	r3, #63
 204 007c 0593     		str	r3, [sp, #20]
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 124 5 is_stmt 1 view .LVU43
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 124 26 is_stmt 0 view .LVU44
 207 007e 0326     		movs	r6, #3
 208 0080 0696     		str	r6, [sp, #24]
 125:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 209              		.loc 1 125 5 is_stmt 1 view .LVU45
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 210              		.loc 1 126 5 view .LVU46
 211 0082 05A9     		add	r1, sp, #20
 212 0084 1748     		ldr	r0, .L11
 213              	.LVL3:
ARM GAS  /tmp/ccsOp6Dl.s 			page 8


 126:Core/Src/stm32f4xx_hal_msp.c **** 
 214              		.loc 1 126 5 is_stmt 0 view .LVU47
 215 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL4:
 128:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 217              		.loc 1 128 5 is_stmt 1 view .LVU48
 128:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 218              		.loc 1 128 25 is_stmt 0 view .LVU49
 219 008a 7F23     		movs	r3, #127
 220 008c 0593     		str	r3, [sp, #20]
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 130 5 is_stmt 1 view .LVU50
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 130 26 is_stmt 0 view .LVU51
 223 008e 0696     		str	r6, [sp, #24]
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 224              		.loc 1 131 5 is_stmt 1 view .LVU52
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 225              		.loc 1 131 26 is_stmt 0 view .LVU53
 226 0090 0795     		str	r5, [sp, #28]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 227              		.loc 1 132 5 is_stmt 1 view .LVU54
 228 0092 05A9     		add	r1, sp, #20
 229 0094 1448     		ldr	r0, .L11+4
 230 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL5:
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 232              		.loc 1 134 5 view .LVU55
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 233              		.loc 1 134 25 is_stmt 0 view .LVU56
 234 009a 0596     		str	r6, [sp, #20]
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 135 5 is_stmt 1 view .LVU57
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 135 26 is_stmt 0 view .LVU58
 237 009c 0696     		str	r6, [sp, #24]
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 238              		.loc 1 136 5 is_stmt 1 view .LVU59
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 239              		.loc 1 136 26 is_stmt 0 view .LVU60
 240 009e 0795     		str	r5, [sp, #28]
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 137 5 is_stmt 1 view .LVU61
 242 00a0 05A9     		add	r1, sp, #20
 243 00a2 1248     		ldr	r0, .L11+8
 244 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL6:
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 246              		.loc 1 141 5 view .LVU62
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 247              		.loc 1 141 24 is_stmt 0 view .LVU63
 248 00a8 1148     		ldr	r0, .L11+12
 249 00aa 124B     		ldr	r3, .L11+16
 250 00ac 0360     		str	r3, [r0]
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 251              		.loc 1 142 5 is_stmt 1 view .LVU64
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  /tmp/ccsOp6Dl.s 			page 9


 252              		.loc 1 142 28 is_stmt 0 view .LVU65
 253 00ae 4560     		str	r5, [r0, #4]
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 254              		.loc 1 143 5 is_stmt 1 view .LVU66
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 255              		.loc 1 143 30 is_stmt 0 view .LVU67
 256 00b0 8560     		str	r5, [r0, #8]
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 257              		.loc 1 144 5 is_stmt 1 view .LVU68
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 258              		.loc 1 144 30 is_stmt 0 view .LVU69
 259 00b2 C560     		str	r5, [r0, #12]
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 260              		.loc 1 145 5 is_stmt 1 view .LVU70
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 261              		.loc 1 145 27 is_stmt 0 view .LVU71
 262 00b4 4FF48063 		mov	r3, #1024
 263 00b8 0361     		str	r3, [r0, #16]
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 264              		.loc 1 146 5 is_stmt 1 view .LVU72
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 265              		.loc 1 146 40 is_stmt 0 view .LVU73
 266 00ba 4FF40063 		mov	r3, #2048
 267 00be 4361     		str	r3, [r0, #20]
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 268              		.loc 1 147 5 is_stmt 1 view .LVU74
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 269              		.loc 1 147 37 is_stmt 0 view .LVU75
 270 00c0 4FF40053 		mov	r3, #8192
 271 00c4 8361     		str	r3, [r0, #24]
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 272              		.loc 1 148 5 is_stmt 1 view .LVU76
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 273              		.loc 1 148 25 is_stmt 0 view .LVU77
 274 00c6 4FF48073 		mov	r3, #256
 275 00ca C361     		str	r3, [r0, #28]
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 276              		.loc 1 149 5 is_stmt 1 view .LVU78
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 277              		.loc 1 149 29 is_stmt 0 view .LVU79
 278 00cc 0562     		str	r5, [r0, #32]
 150:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 279              		.loc 1 150 5 is_stmt 1 view .LVU80
 150:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 280              		.loc 1 150 29 is_stmt 0 view .LVU81
 281 00ce 4562     		str	r5, [r0, #36]
 151:Core/Src/stm32f4xx_hal_msp.c ****     {
 282              		.loc 1 151 5 is_stmt 1 view .LVU82
 151:Core/Src/stm32f4xx_hal_msp.c ****     {
 283              		.loc 1 151 9 is_stmt 0 view .LVU83
 284 00d0 FFF7FEFF 		bl	HAL_DMA_Init
 285              	.LVL7:
 151:Core/Src/stm32f4xx_hal_msp.c ****     {
 286              		.loc 1 151 8 view .LVU84
 287 00d4 18B9     		cbnz	r0, .L10
 288              	.L7:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccsOp6Dl.s 			page 10


 289              		.loc 1 156 5 is_stmt 1 view .LVU85
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 290              		.loc 1 156 5 view .LVU86
 291 00d6 064B     		ldr	r3, .L11+12
 292 00d8 A363     		str	r3, [r4, #56]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 293              		.loc 1 156 5 view .LVU87
 294 00da 9C63     		str	r4, [r3, #56]
 295              		.loc 1 163 1 is_stmt 0 view .LVU88
 296 00dc 9FE7     		b	.L5
 297              	.L10:
 153:Core/Src/stm32f4xx_hal_msp.c ****     }
 298              		.loc 1 153 7 is_stmt 1 view .LVU89
 299 00de FFF7FEFF 		bl	Error_Handler
 300              	.LVL8:
 301 00e2 F8E7     		b	.L7
 302              	.L12:
 303              		.align	2
 304              	.L11:
 305 00e4 00080240 		.word	1073874944
 306 00e8 00000240 		.word	1073872896
 307 00ec 00040240 		.word	1073873920
 308 00f0 00000000 		.word	hdma_adc1
 309 00f4 10640240 		.word	1073898512
 310              		.cfi_endproc
 311              	.LFE236:
 313              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 314              		.align	1
 315              		.global	HAL_ADC_MspDeInit
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 319              		.fpu fpv4-sp-d16
 321              	HAL_ADC_MspDeInit:
 322              	.LVL9:
 323              	.LFB237:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c **** /**
 166:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 167:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 168:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 169:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 170:Core/Src/stm32f4xx_hal_msp.c **** */
 171:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 172:Core/Src/stm32f4xx_hal_msp.c **** {
 324              		.loc 1 172 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 173:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 328              		.loc 1 173 3 view .LVU91
 329              		.loc 1 173 10 is_stmt 0 view .LVU92
 330 0000 0268     		ldr	r2, [r0]
 331              		.loc 1 173 5 view .LVU93
 332 0002 0D4B     		ldr	r3, .L20
 333 0004 9A42     		cmp	r2, r3
 334 0006 00D0     		beq	.L19
ARM GAS  /tmp/ccsOp6Dl.s 			page 11


 335 0008 7047     		bx	lr
 336              	.L19:
 172:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 337              		.loc 1 172 1 view .LVU94
 338 000a 10B5     		push	{r4, lr}
 339              	.LCFI6:
 340              		.cfi_def_cfa_offset 8
 341              		.cfi_offset 4, -8
 342              		.cfi_offset 14, -4
 343 000c 0446     		mov	r4, r0
 174:Core/Src/stm32f4xx_hal_msp.c ****   {
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 344              		.loc 1 179 5 is_stmt 1 view .LVU95
 345 000e 0B4A     		ldr	r2, .L20+4
 346 0010 536C     		ldr	r3, [r2, #68]
 347 0012 23F48073 		bic	r3, r3, #256
 348 0016 5364     		str	r3, [r2, #68]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 182:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 184:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 185:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> ADC1_IN13
 186:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 187:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 188:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 189:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 190:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 191:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 192:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 193:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC1_IN14
 194:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC1_IN15
 195:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 196:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 197:Core/Src/stm32f4xx_hal_msp.c ****     */
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 349              		.loc 1 198 5 view .LVU96
 350 0018 3F21     		movs	r1, #63
 351 001a 0948     		ldr	r0, .L20+8
 352              	.LVL10:
 353              		.loc 1 198 5 is_stmt 0 view .LVU97
 354 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 355              	.LVL11:
 199:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5);
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 356              		.loc 1 201 5 is_stmt 1 view .LVU98
 357 0020 7F21     		movs	r1, #127
 358 0022 0848     		ldr	r0, .L20+12
 359 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 360              	.LVL12:
 202:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 203:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccsOp6Dl.s 			page 12


 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 361              		.loc 1 204 5 view .LVU99
 362 0028 0321     		movs	r1, #3
 363 002a 0748     		ldr	r0, .L20+16
 364 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 365              	.LVL13:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 207:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 366              		.loc 1 207 5 view .LVU100
 367 0030 A06B     		ldr	r0, [r4, #56]
 368 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 369              	.LVL14:
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 211:Core/Src/stm32f4xx_hal_msp.c ****   }
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c **** }
 370              		.loc 1 213 1 is_stmt 0 view .LVU101
 371 0036 10BD     		pop	{r4, pc}
 372              	.LVL15:
 373              	.L21:
 374              		.loc 1 213 1 view .LVU102
 375              		.align	2
 376              	.L20:
 377 0038 00200140 		.word	1073815552
 378 003c 00380240 		.word	1073887232
 379 0040 00080240 		.word	1073874944
 380 0044 00000240 		.word	1073872896
 381 0048 00040240 		.word	1073873920
 382              		.cfi_endproc
 383              	.LFE237:
 385              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 386              		.align	1
 387              		.global	HAL_CAN_MspInit
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu fpv4-sp-d16
 393              	HAL_CAN_MspInit:
 394              	.LVL16:
 395              	.LFB238:
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c **** /**
 218:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
 219:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 220:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 221:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 222:Core/Src/stm32f4xx_hal_msp.c **** */
 223:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 224:Core/Src/stm32f4xx_hal_msp.c **** {
 396              		.loc 1 224 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 40
ARM GAS  /tmp/ccsOp6Dl.s 			page 13


 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		.loc 1 224 1 is_stmt 0 view .LVU104
 401 0000 00B5     		push	{lr}
 402              	.LCFI7:
 403              		.cfi_def_cfa_offset 4
 404              		.cfi_offset 14, -4
 405 0002 8BB0     		sub	sp, sp, #44
 406              	.LCFI8:
 407              		.cfi_def_cfa_offset 48
 225:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 408              		.loc 1 225 3 is_stmt 1 view .LVU105
 409              		.loc 1 225 20 is_stmt 0 view .LVU106
 410 0004 0023     		movs	r3, #0
 411 0006 0593     		str	r3, [sp, #20]
 412 0008 0693     		str	r3, [sp, #24]
 413 000a 0793     		str	r3, [sp, #28]
 414 000c 0893     		str	r3, [sp, #32]
 415 000e 0993     		str	r3, [sp, #36]
 226:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 416              		.loc 1 226 3 is_stmt 1 view .LVU107
 417              		.loc 1 226 10 is_stmt 0 view .LVU108
 418 0010 0368     		ldr	r3, [r0]
 419              		.loc 1 226 5 view .LVU109
 420 0012 374A     		ldr	r2, .L32
 421 0014 9342     		cmp	r3, r2
 422 0016 05D0     		beq	.L28
 227:Core/Src/stm32f4xx_hal_msp.c ****   {
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 233:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 234:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 235:Core/Src/stm32f4xx_hal_msp.c ****     }
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 239:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 240:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 241:Core/Src/stm32f4xx_hal_msp.c ****     */
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 252:Core/Src/stm32f4xx_hal_msp.c ****   }
 253:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 423              		.loc 1 253 8 is_stmt 1 view .LVU110
 424              		.loc 1 253 10 is_stmt 0 view .LVU111
 425 0018 364A     		ldr	r2, .L32+4
 426 001a 9342     		cmp	r3, r2
ARM GAS  /tmp/ccsOp6Dl.s 			page 14


 427 001c 2FD0     		beq	.L29
 428              	.LVL17:
 429              	.L22:
 254:Core/Src/stm32f4xx_hal_msp.c ****   {
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 258:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 259:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 260:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 261:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 262:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 263:Core/Src/stm32f4xx_hal_msp.c ****     }
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 266:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 267:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 268:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 269:Core/Src/stm32f4xx_hal_msp.c ****     */
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 274:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 275:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 280:Core/Src/stm32f4xx_hal_msp.c ****   }
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c **** }
 430              		.loc 1 282 1 view .LVU112
 431 001e 0BB0     		add	sp, sp, #44
 432              	.LCFI9:
 433              		.cfi_remember_state
 434              		.cfi_def_cfa_offset 4
 435              		@ sp needed
 436 0020 5DF804FB 		ldr	pc, [sp], #4
 437              	.LVL18:
 438              	.L28:
 439              	.LCFI10:
 440              		.cfi_restore_state
 232:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 441              		.loc 1 232 5 is_stmt 1 view .LVU113
 232:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 442              		.loc 1 232 29 is_stmt 0 view .LVU114
 443 0024 344A     		ldr	r2, .L32+8
 444 0026 1368     		ldr	r3, [r2]
 445 0028 0133     		adds	r3, r3, #1
 446 002a 1360     		str	r3, [r2]
 233:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 447              		.loc 1 233 5 is_stmt 1 view .LVU115
 233:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 448              		.loc 1 233 7 is_stmt 0 view .LVU116
 449 002c 012B     		cmp	r3, #1
 450 002e 19D0     		beq	.L30
ARM GAS  /tmp/ccsOp6Dl.s 			page 15


 451              	.L24:
 237:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 452              		.loc 1 237 5 is_stmt 1 view .LVU117
 453              	.LBB8:
 237:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 454              		.loc 1 237 5 view .LVU118
 455 0030 0023     		movs	r3, #0
 456 0032 0193     		str	r3, [sp, #4]
 237:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 457              		.loc 1 237 5 view .LVU119
 458 0034 314B     		ldr	r3, .L32+12
 459 0036 1A6B     		ldr	r2, [r3, #48]
 460 0038 42F00202 		orr	r2, r2, #2
 461 003c 1A63     		str	r2, [r3, #48]
 237:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 462              		.loc 1 237 5 view .LVU120
 463 003e 1B6B     		ldr	r3, [r3, #48]
 464 0040 03F00203 		and	r3, r3, #2
 465 0044 0193     		str	r3, [sp, #4]
 237:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 466              		.loc 1 237 5 view .LVU121
 467 0046 019B     		ldr	r3, [sp, #4]
 468              	.LBE8:
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 469              		.loc 1 242 5 view .LVU122
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470              		.loc 1 242 25 is_stmt 0 view .LVU123
 471 0048 4FF44073 		mov	r3, #768
 472 004c 0593     		str	r3, [sp, #20]
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 243 5 is_stmt 1 view .LVU124
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474              		.loc 1 243 26 is_stmt 0 view .LVU125
 475 004e 0223     		movs	r3, #2
 476 0050 0693     		str	r3, [sp, #24]
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 477              		.loc 1 244 5 is_stmt 1 view .LVU126
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 478              		.loc 1 245 5 view .LVU127
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 479              		.loc 1 245 27 is_stmt 0 view .LVU128
 480 0052 0323     		movs	r3, #3
 481 0054 0893     		str	r3, [sp, #32]
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 482              		.loc 1 246 5 is_stmt 1 view .LVU129
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 483              		.loc 1 246 31 is_stmt 0 view .LVU130
 484 0056 0923     		movs	r3, #9
 485 0058 0993     		str	r3, [sp, #36]
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 486              		.loc 1 247 5 is_stmt 1 view .LVU131
 487 005a 05A9     		add	r1, sp, #20
 488 005c 2848     		ldr	r0, .L32+16
 489              	.LVL19:
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 490              		.loc 1 247 5 is_stmt 0 view .LVU132
 491 005e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccsOp6Dl.s 			page 16


 492              	.LVL20:
 493 0062 DCE7     		b	.L22
 494              	.LVL21:
 495              	.L30:
 234:Core/Src/stm32f4xx_hal_msp.c ****     }
 496              		.loc 1 234 7 is_stmt 1 view .LVU133
 497              	.LBB9:
 234:Core/Src/stm32f4xx_hal_msp.c ****     }
 498              		.loc 1 234 7 view .LVU134
 499 0064 0023     		movs	r3, #0
 500 0066 0093     		str	r3, [sp]
 234:Core/Src/stm32f4xx_hal_msp.c ****     }
 501              		.loc 1 234 7 view .LVU135
 502 0068 244B     		ldr	r3, .L32+12
 503 006a 1A6C     		ldr	r2, [r3, #64]
 504 006c 42F00072 		orr	r2, r2, #33554432
 505 0070 1A64     		str	r2, [r3, #64]
 234:Core/Src/stm32f4xx_hal_msp.c ****     }
 506              		.loc 1 234 7 view .LVU136
 507 0072 1B6C     		ldr	r3, [r3, #64]
 508 0074 03F00073 		and	r3, r3, #33554432
 509 0078 0093     		str	r3, [sp]
 234:Core/Src/stm32f4xx_hal_msp.c ****     }
 510              		.loc 1 234 7 view .LVU137
 511 007a 009B     		ldr	r3, [sp]
 512 007c D8E7     		b	.L24
 513              	.L29:
 514              	.LBE9:
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 515              		.loc 1 259 5 view .LVU138
 516              	.LBB10:
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 517              		.loc 1 259 5 view .LVU139
 518 007e 0023     		movs	r3, #0
 519 0080 0293     		str	r3, [sp, #8]
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 520              		.loc 1 259 5 view .LVU140
 521 0082 1E4B     		ldr	r3, .L32+12
 522 0084 1A6C     		ldr	r2, [r3, #64]
 523 0086 42F08062 		orr	r2, r2, #67108864
 524 008a 1A64     		str	r2, [r3, #64]
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 525              		.loc 1 259 5 view .LVU141
 526 008c 1B6C     		ldr	r3, [r3, #64]
 527 008e 03F08063 		and	r3, r3, #67108864
 528 0092 0293     		str	r3, [sp, #8]
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 529              		.loc 1 259 5 view .LVU142
 530 0094 029B     		ldr	r3, [sp, #8]
 531              	.LBE10:
 260:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 532              		.loc 1 260 5 view .LVU143
 260:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 533              		.loc 1 260 29 is_stmt 0 view .LVU144
 534 0096 184A     		ldr	r2, .L32+8
 535 0098 1368     		ldr	r3, [r2]
 536 009a 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccsOp6Dl.s 			page 17


 537 009c 1360     		str	r3, [r2]
 261:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 538              		.loc 1 261 5 is_stmt 1 view .LVU145
 261:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 539              		.loc 1 261 7 is_stmt 0 view .LVU146
 540 009e 012B     		cmp	r3, #1
 541 00a0 19D0     		beq	.L31
 542              	.L26:
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 543              		.loc 1 265 5 is_stmt 1 view .LVU147
 544              	.LBB11:
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 545              		.loc 1 265 5 view .LVU148
 546 00a2 0023     		movs	r3, #0
 547 00a4 0493     		str	r3, [sp, #16]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 548              		.loc 1 265 5 view .LVU149
 549 00a6 154B     		ldr	r3, .L32+12
 550 00a8 1A6B     		ldr	r2, [r3, #48]
 551 00aa 42F00202 		orr	r2, r2, #2
 552 00ae 1A63     		str	r2, [r3, #48]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 553              		.loc 1 265 5 view .LVU150
 554 00b0 1B6B     		ldr	r3, [r3, #48]
 555 00b2 03F00203 		and	r3, r3, #2
 556 00b6 0493     		str	r3, [sp, #16]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 557              		.loc 1 265 5 view .LVU151
 558 00b8 049B     		ldr	r3, [sp, #16]
 559              	.LBE11:
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 560              		.loc 1 270 5 view .LVU152
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 561              		.loc 1 270 25 is_stmt 0 view .LVU153
 562 00ba 4FF44053 		mov	r3, #12288
 563 00be 0593     		str	r3, [sp, #20]
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 564              		.loc 1 271 5 is_stmt 1 view .LVU154
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 565              		.loc 1 271 26 is_stmt 0 view .LVU155
 566 00c0 0223     		movs	r3, #2
 567 00c2 0693     		str	r3, [sp, #24]
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 568              		.loc 1 272 5 is_stmt 1 view .LVU156
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 569              		.loc 1 273 5 view .LVU157
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 570              		.loc 1 273 27 is_stmt 0 view .LVU158
 571 00c4 0323     		movs	r3, #3
 572 00c6 0893     		str	r3, [sp, #32]
 274:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 573              		.loc 1 274 5 is_stmt 1 view .LVU159
 274:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 574              		.loc 1 274 31 is_stmt 0 view .LVU160
 575 00c8 0923     		movs	r3, #9
 576 00ca 0993     		str	r3, [sp, #36]
 275:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccsOp6Dl.s 			page 18


 577              		.loc 1 275 5 is_stmt 1 view .LVU161
 578 00cc 05A9     		add	r1, sp, #20
 579 00ce 0C48     		ldr	r0, .L32+16
 580              	.LVL22:
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 581              		.loc 1 275 5 is_stmt 0 view .LVU162
 582 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 583              	.LVL23:
 584              		.loc 1 282 1 view .LVU163
 585 00d4 A3E7     		b	.L22
 586              	.LVL24:
 587              	.L31:
 262:Core/Src/stm32f4xx_hal_msp.c ****     }
 588              		.loc 1 262 7 is_stmt 1 view .LVU164
 589              	.LBB12:
 262:Core/Src/stm32f4xx_hal_msp.c ****     }
 590              		.loc 1 262 7 view .LVU165
 591 00d6 0023     		movs	r3, #0
 592 00d8 0393     		str	r3, [sp, #12]
 262:Core/Src/stm32f4xx_hal_msp.c ****     }
 593              		.loc 1 262 7 view .LVU166
 594 00da 084B     		ldr	r3, .L32+12
 595 00dc 1A6C     		ldr	r2, [r3, #64]
 596 00de 42F00072 		orr	r2, r2, #33554432
 597 00e2 1A64     		str	r2, [r3, #64]
 262:Core/Src/stm32f4xx_hal_msp.c ****     }
 598              		.loc 1 262 7 view .LVU167
 599 00e4 1B6C     		ldr	r3, [r3, #64]
 600 00e6 03F00073 		and	r3, r3, #33554432
 601 00ea 0393     		str	r3, [sp, #12]
 262:Core/Src/stm32f4xx_hal_msp.c ****     }
 602              		.loc 1 262 7 view .LVU168
 603 00ec 039B     		ldr	r3, [sp, #12]
 604 00ee D8E7     		b	.L26
 605              	.L33:
 606              		.align	2
 607              	.L32:
 608 00f0 00640040 		.word	1073767424
 609 00f4 00680040 		.word	1073768448
 610 00f8 00000000 		.word	.LANCHOR0
 611 00fc 00380240 		.word	1073887232
 612 0100 00040240 		.word	1073873920
 613              	.LBE12:
 614              		.cfi_endproc
 615              	.LFE238:
 617              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 618              		.align	1
 619              		.global	HAL_CAN_MspDeInit
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 623              		.fpu fpv4-sp-d16
 625              	HAL_CAN_MspDeInit:
 626              	.LVL25:
 627              	.LFB239:
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccsOp6Dl.s 			page 19


 285:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 286:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 287:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 288:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 289:Core/Src/stm32f4xx_hal_msp.c **** */
 290:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 291:Core/Src/stm32f4xx_hal_msp.c **** {
 628              		.loc 1 291 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		.loc 1 291 1 is_stmt 0 view .LVU170
 633 0000 08B5     		push	{r3, lr}
 634              	.LCFI11:
 635              		.cfi_def_cfa_offset 8
 636              		.cfi_offset 3, -8
 637              		.cfi_offset 14, -4
 292:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 638              		.loc 1 292 3 is_stmt 1 view .LVU171
 639              		.loc 1 292 10 is_stmt 0 view .LVU172
 640 0002 0368     		ldr	r3, [r0]
 641              		.loc 1 292 5 view .LVU173
 642 0004 164A     		ldr	r2, .L42
 643 0006 9342     		cmp	r3, r2
 644 0008 03D0     		beq	.L40
 293:Core/Src/stm32f4xx_hal_msp.c ****   {
 294:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 297:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 299:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 300:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 301:Core/Src/stm32f4xx_hal_msp.c ****     }
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 304:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 305:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 306:Core/Src/stm32f4xx_hal_msp.c ****     */
 307:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 312:Core/Src/stm32f4xx_hal_msp.c ****   }
 313:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 645              		.loc 1 313 8 is_stmt 1 view .LVU174
 646              		.loc 1 313 10 is_stmt 0 view .LVU175
 647 000a 164A     		ldr	r2, .L42+4
 648 000c 9342     		cmp	r3, r2
 649 000e 10D0     		beq	.L41
 650              	.LVL26:
 651              	.L34:
 314:Core/Src/stm32f4xx_hal_msp.c ****   {
 315:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
ARM GAS  /tmp/ccsOp6Dl.s 			page 20


 318:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 319:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 321:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 322:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 323:Core/Src/stm32f4xx_hal_msp.c ****     }
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 326:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 327:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 328:Core/Src/stm32f4xx_hal_msp.c ****     */
 329:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 330:Core/Src/stm32f4xx_hal_msp.c **** 
 331:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 334:Core/Src/stm32f4xx_hal_msp.c ****   }
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c **** }
 652              		.loc 1 336 1 view .LVU176
 653 0010 08BD     		pop	{r3, pc}
 654              	.LVL27:
 655              	.L40:
 298:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 656              		.loc 1 298 5 is_stmt 1 view .LVU177
 298:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 657              		.loc 1 298 29 is_stmt 0 view .LVU178
 658 0012 154A     		ldr	r2, .L42+8
 659 0014 1368     		ldr	r3, [r2]
 660 0016 013B     		subs	r3, r3, #1
 661 0018 1360     		str	r3, [r2]
 299:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 662              		.loc 1 299 5 is_stmt 1 view .LVU179
 299:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 663              		.loc 1 299 7 is_stmt 0 view .LVU180
 664 001a 23B9     		cbnz	r3, .L36
 300:Core/Src/stm32f4xx_hal_msp.c ****     }
 665              		.loc 1 300 7 is_stmt 1 view .LVU181
 666 001c 134A     		ldr	r2, .L42+12
 667 001e 136C     		ldr	r3, [r2, #64]
 668 0020 23F00073 		bic	r3, r3, #33554432
 669 0024 1364     		str	r3, [r2, #64]
 670              	.L36:
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 671              		.loc 1 307 5 view .LVU182
 672 0026 4FF44071 		mov	r1, #768
 673 002a 1148     		ldr	r0, .L42+16
 674              	.LVL28:
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 675              		.loc 1 307 5 is_stmt 0 view .LVU183
 676 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 677              	.LVL29:
 678 0030 EEE7     		b	.L34
 679              	.LVL30:
 680              	.L41:
 319:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 681              		.loc 1 319 5 is_stmt 1 view .LVU184
ARM GAS  /tmp/ccsOp6Dl.s 			page 21


 682 0032 02F5E832 		add	r2, r2, #118784
 683 0036 136C     		ldr	r3, [r2, #64]
 684 0038 23F08063 		bic	r3, r3, #67108864
 685 003c 1364     		str	r3, [r2, #64]
 320:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 686              		.loc 1 320 5 view .LVU185
 320:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 687              		.loc 1 320 29 is_stmt 0 view .LVU186
 688 003e 0A4A     		ldr	r2, .L42+8
 689 0040 1368     		ldr	r3, [r2]
 690 0042 013B     		subs	r3, r3, #1
 691 0044 1360     		str	r3, [r2]
 321:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 692              		.loc 1 321 5 is_stmt 1 view .LVU187
 321:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 693              		.loc 1 321 7 is_stmt 0 view .LVU188
 694 0046 23B9     		cbnz	r3, .L38
 322:Core/Src/stm32f4xx_hal_msp.c ****     }
 695              		.loc 1 322 7 is_stmt 1 view .LVU189
 696 0048 084A     		ldr	r2, .L42+12
 697 004a 136C     		ldr	r3, [r2, #64]
 698 004c 23F00073 		bic	r3, r3, #33554432
 699 0050 1364     		str	r3, [r2, #64]
 700              	.L38:
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 701              		.loc 1 329 5 view .LVU190
 702 0052 4FF44051 		mov	r1, #12288
 703 0056 0648     		ldr	r0, .L42+16
 704              	.LVL31:
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 705              		.loc 1 329 5 is_stmt 0 view .LVU191
 706 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 707              	.LVL32:
 708              		.loc 1 336 1 view .LVU192
 709 005c D8E7     		b	.L34
 710              	.L43:
 711 005e 00BF     		.align	2
 712              	.L42:
 713 0060 00640040 		.word	1073767424
 714 0064 00680040 		.word	1073768448
 715 0068 00000000 		.word	.LANCHOR0
 716 006c 00380240 		.word	1073887232
 717 0070 00040240 		.word	1073873920
 718              		.cfi_endproc
 719              	.LFE239:
 721              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 722              		.align	1
 723              		.global	HAL_I2C_MspInit
 724              		.syntax unified
 725              		.thumb
 726              		.thumb_func
 727              		.fpu fpv4-sp-d16
 729              	HAL_I2C_MspInit:
 730              	.LVL33:
 731              	.LFB240:
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccsOp6Dl.s 			page 22


 339:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 340:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 341:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 342:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 343:Core/Src/stm32f4xx_hal_msp.c **** */
 344:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 345:Core/Src/stm32f4xx_hal_msp.c **** {
 732              		.loc 1 345 1 is_stmt 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 32
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		.loc 1 345 1 is_stmt 0 view .LVU194
 737 0000 30B5     		push	{r4, r5, lr}
 738              	.LCFI12:
 739              		.cfi_def_cfa_offset 12
 740              		.cfi_offset 4, -12
 741              		.cfi_offset 5, -8
 742              		.cfi_offset 14, -4
 743 0002 89B0     		sub	sp, sp, #36
 744              	.LCFI13:
 745              		.cfi_def_cfa_offset 48
 346:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 746              		.loc 1 346 3 is_stmt 1 view .LVU195
 747              		.loc 1 346 20 is_stmt 0 view .LVU196
 748 0004 0023     		movs	r3, #0
 749 0006 0393     		str	r3, [sp, #12]
 750 0008 0493     		str	r3, [sp, #16]
 751 000a 0593     		str	r3, [sp, #20]
 752 000c 0693     		str	r3, [sp, #24]
 753 000e 0793     		str	r3, [sp, #28]
 347:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 754              		.loc 1 347 3 is_stmt 1 view .LVU197
 755              		.loc 1 347 10 is_stmt 0 view .LVU198
 756 0010 0268     		ldr	r2, [r0]
 757              		.loc 1 347 5 view .LVU199
 758 0012 144B     		ldr	r3, .L48
 759 0014 9A42     		cmp	r2, r3
 760 0016 01D0     		beq	.L47
 761              	.LVL34:
 762              	.L44:
 348:Core/Src/stm32f4xx_hal_msp.c ****   {
 349:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 354:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 355:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 356:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 357:Core/Src/stm32f4xx_hal_msp.c ****     */
 358:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 363:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 364:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccsOp6Dl.s 			page 23


 365:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 366:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 367:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 368:Core/Src/stm32f4xx_hal_msp.c **** 
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 370:Core/Src/stm32f4xx_hal_msp.c ****   }
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 372:Core/Src/stm32f4xx_hal_msp.c **** }
 763              		.loc 1 372 1 view .LVU200
 764 0018 09B0     		add	sp, sp, #36
 765              	.LCFI14:
 766              		.cfi_remember_state
 767              		.cfi_def_cfa_offset 12
 768              		@ sp needed
 769 001a 30BD     		pop	{r4, r5, pc}
 770              	.LVL35:
 771              	.L47:
 772              	.LCFI15:
 773              		.cfi_restore_state
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 774              		.loc 1 353 5 is_stmt 1 view .LVU201
 775              	.LBB13:
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 776              		.loc 1 353 5 view .LVU202
 777 001c 0025     		movs	r5, #0
 778 001e 0195     		str	r5, [sp, #4]
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 779              		.loc 1 353 5 view .LVU203
 780 0020 114C     		ldr	r4, .L48+4
 781 0022 236B     		ldr	r3, [r4, #48]
 782 0024 43F00203 		orr	r3, r3, #2
 783 0028 2363     		str	r3, [r4, #48]
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 784              		.loc 1 353 5 view .LVU204
 785 002a 236B     		ldr	r3, [r4, #48]
 786 002c 03F00203 		and	r3, r3, #2
 787 0030 0193     		str	r3, [sp, #4]
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 788              		.loc 1 353 5 view .LVU205
 789 0032 019B     		ldr	r3, [sp, #4]
 790              	.LBE13:
 358:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 791              		.loc 1 358 5 view .LVU206
 358:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 792              		.loc 1 358 25 is_stmt 0 view .LVU207
 793 0034 C023     		movs	r3, #192
 794 0036 0393     		str	r3, [sp, #12]
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 795              		.loc 1 359 5 is_stmt 1 view .LVU208
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 796              		.loc 1 359 26 is_stmt 0 view .LVU209
 797 0038 1223     		movs	r3, #18
 798 003a 0493     		str	r3, [sp, #16]
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 799              		.loc 1 360 5 is_stmt 1 view .LVU210
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800              		.loc 1 361 5 view .LVU211
ARM GAS  /tmp/ccsOp6Dl.s 			page 24


 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 801              		.loc 1 361 27 is_stmt 0 view .LVU212
 802 003c 0323     		movs	r3, #3
 803 003e 0693     		str	r3, [sp, #24]
 362:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804              		.loc 1 362 5 is_stmt 1 view .LVU213
 362:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 805              		.loc 1 362 31 is_stmt 0 view .LVU214
 806 0040 0423     		movs	r3, #4
 807 0042 0793     		str	r3, [sp, #28]
 363:Core/Src/stm32f4xx_hal_msp.c **** 
 808              		.loc 1 363 5 is_stmt 1 view .LVU215
 809 0044 03A9     		add	r1, sp, #12
 810 0046 0948     		ldr	r0, .L48+8
 811              	.LVL36:
 363:Core/Src/stm32f4xx_hal_msp.c **** 
 812              		.loc 1 363 5 is_stmt 0 view .LVU216
 813 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 814              	.LVL37:
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 815              		.loc 1 366 5 is_stmt 1 view .LVU217
 816              	.LBB14:
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 817              		.loc 1 366 5 view .LVU218
 818 004c 0295     		str	r5, [sp, #8]
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 819              		.loc 1 366 5 view .LVU219
 820 004e 236C     		ldr	r3, [r4, #64]
 821 0050 43F40013 		orr	r3, r3, #2097152
 822 0054 2364     		str	r3, [r4, #64]
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 823              		.loc 1 366 5 view .LVU220
 824 0056 236C     		ldr	r3, [r4, #64]
 825 0058 03F40013 		and	r3, r3, #2097152
 826 005c 0293     		str	r3, [sp, #8]
 366:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 827              		.loc 1 366 5 view .LVU221
 828 005e 029B     		ldr	r3, [sp, #8]
 829              	.LBE14:
 830              		.loc 1 372 1 is_stmt 0 view .LVU222
 831 0060 DAE7     		b	.L44
 832              	.L49:
 833 0062 00BF     		.align	2
 834              	.L48:
 835 0064 00540040 		.word	1073763328
 836 0068 00380240 		.word	1073887232
 837 006c 00040240 		.word	1073873920
 838              		.cfi_endproc
 839              	.LFE240:
 841              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 842              		.align	1
 843              		.global	HAL_I2C_MspDeInit
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 847              		.fpu fpv4-sp-d16
 849              	HAL_I2C_MspDeInit:
ARM GAS  /tmp/ccsOp6Dl.s 			page 25


 850              	.LVL38:
 851              	.LFB241:
 373:Core/Src/stm32f4xx_hal_msp.c **** 
 374:Core/Src/stm32f4xx_hal_msp.c **** /**
 375:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 376:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 377:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 378:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 379:Core/Src/stm32f4xx_hal_msp.c **** */
 380:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 381:Core/Src/stm32f4xx_hal_msp.c **** {
 852              		.loc 1 381 1 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 382:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 856              		.loc 1 382 3 view .LVU224
 857              		.loc 1 382 10 is_stmt 0 view .LVU225
 858 0000 0268     		ldr	r2, [r0]
 859              		.loc 1 382 5 view .LVU226
 860 0002 0A4B     		ldr	r3, .L57
 861 0004 9A42     		cmp	r2, r3
 862 0006 00D0     		beq	.L56
 863 0008 7047     		bx	lr
 864              	.L56:
 381:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 865              		.loc 1 381 1 view .LVU227
 866 000a 10B5     		push	{r4, lr}
 867              	.LCFI16:
 868              		.cfi_def_cfa_offset 8
 869              		.cfi_offset 4, -8
 870              		.cfi_offset 14, -4
 383:Core/Src/stm32f4xx_hal_msp.c ****   {
 384:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 386:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 387:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 388:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 871              		.loc 1 388 5 is_stmt 1 view .LVU228
 872 000c 084A     		ldr	r2, .L57+4
 873 000e 136C     		ldr	r3, [r2, #64]
 874 0010 23F40013 		bic	r3, r3, #2097152
 875 0014 1364     		str	r3, [r2, #64]
 389:Core/Src/stm32f4xx_hal_msp.c **** 
 390:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 391:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 392:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 393:Core/Src/stm32f4xx_hal_msp.c ****     */
 394:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 876              		.loc 1 394 5 view .LVU229
 877 0016 074C     		ldr	r4, .L57+8
 878 0018 4021     		movs	r1, #64
 879 001a 2046     		mov	r0, r4
 880              	.LVL39:
 881              		.loc 1 394 5 is_stmt 0 view .LVU230
 882 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 883              	.LVL40:
ARM GAS  /tmp/ccsOp6Dl.s 			page 26


 395:Core/Src/stm32f4xx_hal_msp.c **** 
 396:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 884              		.loc 1 396 5 is_stmt 1 view .LVU231
 885 0020 8021     		movs	r1, #128
 886 0022 2046     		mov	r0, r4
 887 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 888              	.LVL41:
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 398:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 400:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 401:Core/Src/stm32f4xx_hal_msp.c ****   }
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 403:Core/Src/stm32f4xx_hal_msp.c **** }
 889              		.loc 1 403 1 is_stmt 0 view .LVU232
 890 0028 10BD     		pop	{r4, pc}
 891              	.L58:
 892 002a 00BF     		.align	2
 893              	.L57:
 894 002c 00540040 		.word	1073763328
 895 0030 00380240 		.word	1073887232
 896 0034 00040240 		.word	1073873920
 897              		.cfi_endproc
 898              	.LFE241:
 900              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 901              		.align	1
 902              		.global	HAL_RTC_MspInit
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 906              		.fpu fpv4-sp-d16
 908              	HAL_RTC_MspInit:
 909              	.LVL42:
 910              	.LFB242:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c **** /**
 406:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 407:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 408:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 409:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 410:Core/Src/stm32f4xx_hal_msp.c **** */
 411:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 412:Core/Src/stm32f4xx_hal_msp.c **** {
 911              		.loc 1 412 1 is_stmt 1 view -0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 16
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		.loc 1 412 1 is_stmt 0 view .LVU234
 916 0000 00B5     		push	{lr}
 917              	.LCFI17:
 918              		.cfi_def_cfa_offset 4
 919              		.cfi_offset 14, -4
 920 0002 85B0     		sub	sp, sp, #20
 921              	.LCFI18:
 922              		.cfi_def_cfa_offset 24
 413:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 923              		.loc 1 413 3 is_stmt 1 view .LVU235
ARM GAS  /tmp/ccsOp6Dl.s 			page 27


 924              		.loc 1 413 28 is_stmt 0 view .LVU236
 925 0004 0023     		movs	r3, #0
 926 0006 0193     		str	r3, [sp, #4]
 927 0008 0293     		str	r3, [sp, #8]
 414:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 928              		.loc 1 414 3 is_stmt 1 view .LVU237
 929              		.loc 1 414 10 is_stmt 0 view .LVU238
 930 000a 0268     		ldr	r2, [r0]
 931              		.loc 1 414 5 view .LVU239
 932 000c 0A4B     		ldr	r3, .L65
 933 000e 9A42     		cmp	r2, r3
 934 0010 02D0     		beq	.L63
 935              	.LVL43:
 936              	.L59:
 415:Core/Src/stm32f4xx_hal_msp.c ****   {
 416:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 417:Core/Src/stm32f4xx_hal_msp.c **** 
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 421:Core/Src/stm32f4xx_hal_msp.c ****   */
 422:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 423:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 424:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 425:Core/Src/stm32f4xx_hal_msp.c ****     {
 426:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 427:Core/Src/stm32f4xx_hal_msp.c ****     }
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 429:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 430:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 434:Core/Src/stm32f4xx_hal_msp.c ****   }
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 436:Core/Src/stm32f4xx_hal_msp.c **** }
 937              		.loc 1 436 1 view .LVU240
 938 0012 05B0     		add	sp, sp, #20
 939              	.LCFI19:
 940              		.cfi_remember_state
 941              		.cfi_def_cfa_offset 4
 942              		@ sp needed
 943 0014 5DF804FB 		ldr	pc, [sp], #4
 944              	.LVL44:
 945              	.L63:
 946              	.LCFI20:
 947              		.cfi_restore_state
 422:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 948              		.loc 1 422 5 is_stmt 1 view .LVU241
 422:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 949              		.loc 1 422 46 is_stmt 0 view .LVU242
 950 0018 0223     		movs	r3, #2
 951 001a 0093     		str	r3, [sp]
 423:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 952              		.loc 1 423 5 is_stmt 1 view .LVU243
 423:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 953              		.loc 1 423 43 is_stmt 0 view .LVU244
ARM GAS  /tmp/ccsOp6Dl.s 			page 28


 954 001c 4FF40073 		mov	r3, #512
 955 0020 0393     		str	r3, [sp, #12]
 424:Core/Src/stm32f4xx_hal_msp.c ****     {
 956              		.loc 1 424 5 is_stmt 1 view .LVU245
 424:Core/Src/stm32f4xx_hal_msp.c ****     {
 957              		.loc 1 424 9 is_stmt 0 view .LVU246
 958 0022 6846     		mov	r0, sp
 959              	.LVL45:
 424:Core/Src/stm32f4xx_hal_msp.c ****     {
 960              		.loc 1 424 9 view .LVU247
 961 0024 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 962              	.LVL46:
 424:Core/Src/stm32f4xx_hal_msp.c ****     {
 963              		.loc 1 424 8 view .LVU248
 964 0028 18B9     		cbnz	r0, .L64
 965              	.L61:
 430:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 966              		.loc 1 430 5 is_stmt 1 view .LVU249
 967 002a 044B     		ldr	r3, .L65+4
 968 002c 0122     		movs	r2, #1
 969 002e 1A60     		str	r2, [r3]
 970              		.loc 1 436 1 is_stmt 0 view .LVU250
 971 0030 EFE7     		b	.L59
 972              	.L64:
 426:Core/Src/stm32f4xx_hal_msp.c ****     }
 973              		.loc 1 426 7 is_stmt 1 view .LVU251
 974 0032 FFF7FEFF 		bl	Error_Handler
 975              	.LVL47:
 976 0036 F8E7     		b	.L61
 977              	.L66:
 978              		.align	2
 979              	.L65:
 980 0038 00280040 		.word	1073752064
 981 003c 3C0E4742 		.word	1111952956
 982              		.cfi_endproc
 983              	.LFE242:
 985              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 986              		.align	1
 987              		.global	HAL_RTC_MspDeInit
 988              		.syntax unified
 989              		.thumb
 990              		.thumb_func
 991              		.fpu fpv4-sp-d16
 993              	HAL_RTC_MspDeInit:
 994              	.LVL48:
 995              	.LFB243:
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 438:Core/Src/stm32f4xx_hal_msp.c **** /**
 439:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 440:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 441:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 442:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 443:Core/Src/stm32f4xx_hal_msp.c **** */
 444:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 445:Core/Src/stm32f4xx_hal_msp.c **** {
 996              		.loc 1 445 1 view -0
 997              		.cfi_startproc
ARM GAS  /tmp/ccsOp6Dl.s 			page 29


 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 446:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 1001              		.loc 1 446 3 view .LVU253
 1002              		.loc 1 446 10 is_stmt 0 view .LVU254
 1003 0000 0268     		ldr	r2, [r0]
 1004              		.loc 1 446 5 view .LVU255
 1005 0002 044B     		ldr	r3, .L70
 1006 0004 9A42     		cmp	r2, r3
 1007 0006 00D0     		beq	.L69
 1008              	.L67:
 447:Core/Src/stm32f4xx_hal_msp.c ****   {
 448:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 451:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 452:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 453:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 455:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 456:Core/Src/stm32f4xx_hal_msp.c ****   }
 457:Core/Src/stm32f4xx_hal_msp.c **** 
 458:Core/Src/stm32f4xx_hal_msp.c **** }
 1009              		.loc 1 458 1 view .LVU256
 1010 0008 7047     		bx	lr
 1011              	.L69:
 452:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 1012              		.loc 1 452 5 is_stmt 1 view .LVU257
 1013 000a 034B     		ldr	r3, .L70+4
 1014 000c 0022     		movs	r2, #0
 1015 000e 1A60     		str	r2, [r3]
 1016              		.loc 1 458 1 is_stmt 0 view .LVU258
 1017 0010 FAE7     		b	.L67
 1018              	.L71:
 1019 0012 00BF     		.align	2
 1020              	.L70:
 1021 0014 00280040 		.word	1073752064
 1022 0018 3C0E4742 		.word	1111952956
 1023              		.cfi_endproc
 1024              	.LFE243:
 1026              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 1027              		.align	1
 1028              		.global	HAL_SD_MspInit
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1032              		.fpu fpv4-sp-d16
 1034              	HAL_SD_MspInit:
 1035              	.LVL49:
 1036              	.LFB244:
 459:Core/Src/stm32f4xx_hal_msp.c **** 
 460:Core/Src/stm32f4xx_hal_msp.c **** /**
 461:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP Initialization
 462:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 463:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 464:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccsOp6Dl.s 			page 30


 465:Core/Src/stm32f4xx_hal_msp.c **** */
 466:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 467:Core/Src/stm32f4xx_hal_msp.c **** {
 1037              		.loc 1 467 1 is_stmt 1 view -0
 1038              		.cfi_startproc
 1039              		@ args = 0, pretend = 0, frame = 32
 1040              		@ frame_needed = 0, uses_anonymous_args = 0
 1041              		.loc 1 467 1 is_stmt 0 view .LVU260
 1042 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1043              	.LCFI21:
 1044              		.cfi_def_cfa_offset 20
 1045              		.cfi_offset 4, -20
 1046              		.cfi_offset 5, -16
 1047              		.cfi_offset 6, -12
 1048              		.cfi_offset 7, -8
 1049              		.cfi_offset 14, -4
 1050 0002 89B0     		sub	sp, sp, #36
 1051              	.LCFI22:
 1052              		.cfi_def_cfa_offset 56
 468:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1053              		.loc 1 468 3 is_stmt 1 view .LVU261
 1054              		.loc 1 468 20 is_stmt 0 view .LVU262
 1055 0004 0023     		movs	r3, #0
 1056 0006 0393     		str	r3, [sp, #12]
 1057 0008 0493     		str	r3, [sp, #16]
 1058 000a 0593     		str	r3, [sp, #20]
 1059 000c 0693     		str	r3, [sp, #24]
 1060 000e 0793     		str	r3, [sp, #28]
 469:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 1061              		.loc 1 469 3 is_stmt 1 view .LVU263
 1062              		.loc 1 469 9 is_stmt 0 view .LVU264
 1063 0010 0268     		ldr	r2, [r0]
 1064              		.loc 1 469 5 view .LVU265
 1065 0012 204B     		ldr	r3, .L76
 1066 0014 9A42     		cmp	r2, r3
 1067 0016 01D0     		beq	.L75
 1068              	.LVL50:
 1069              	.L72:
 470:Core/Src/stm32f4xx_hal_msp.c ****   {
 471:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 473:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
 474:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 475:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
 476:Core/Src/stm32f4xx_hal_msp.c **** 
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 480:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 481:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 482:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 483:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SDIO_D3
 484:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 485:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 486:Core/Src/stm32f4xx_hal_msp.c ****     */
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 488:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
ARM GAS  /tmp/ccsOp6Dl.s 			page 31


 489:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 490:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 491:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 492:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 493:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 494:Core/Src/stm32f4xx_hal_msp.c **** 
 495:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 496:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 498:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 499:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 500:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 501:Core/Src/stm32f4xx_hal_msp.c **** 
 502:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 504:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 505:Core/Src/stm32f4xx_hal_msp.c ****   }
 506:Core/Src/stm32f4xx_hal_msp.c **** 
 507:Core/Src/stm32f4xx_hal_msp.c **** }
 1070              		.loc 1 507 1 view .LVU266
 1071 0018 09B0     		add	sp, sp, #36
 1072              	.LCFI23:
 1073              		.cfi_remember_state
 1074              		.cfi_def_cfa_offset 20
 1075              		@ sp needed
 1076 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 1077              	.LVL51:
 1078              	.L75:
 1079              	.LCFI24:
 1080              		.cfi_restore_state
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1081              		.loc 1 475 5 is_stmt 1 view .LVU267
 1082              	.LBB15:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1083              		.loc 1 475 5 view .LVU268
 1084 001c 0024     		movs	r4, #0
 1085 001e 0094     		str	r4, [sp]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1086              		.loc 1 475 5 view .LVU269
 1087 0020 03F58633 		add	r3, r3, #68608
 1088 0024 5A6C     		ldr	r2, [r3, #68]
 1089 0026 42F40062 		orr	r2, r2, #2048
 1090 002a 5A64     		str	r2, [r3, #68]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1091              		.loc 1 475 5 view .LVU270
 1092 002c 5A6C     		ldr	r2, [r3, #68]
 1093 002e 02F40062 		and	r2, r2, #2048
 1094 0032 0092     		str	r2, [sp]
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1095              		.loc 1 475 5 view .LVU271
 1096 0034 009A     		ldr	r2, [sp]
 1097              	.LBE15:
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1098              		.loc 1 477 5 view .LVU272
 1099              	.LBB16:
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1100              		.loc 1 477 5 view .LVU273
ARM GAS  /tmp/ccsOp6Dl.s 			page 32


 1101 0036 0194     		str	r4, [sp, #4]
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1102              		.loc 1 477 5 view .LVU274
 1103 0038 1A6B     		ldr	r2, [r3, #48]
 1104 003a 42F00402 		orr	r2, r2, #4
 1105 003e 1A63     		str	r2, [r3, #48]
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1106              		.loc 1 477 5 view .LVU275
 1107 0040 1A6B     		ldr	r2, [r3, #48]
 1108 0042 02F00402 		and	r2, r2, #4
 1109 0046 0192     		str	r2, [sp, #4]
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1110              		.loc 1 477 5 view .LVU276
 1111 0048 019A     		ldr	r2, [sp, #4]
 1112              	.LBE16:
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1113              		.loc 1 478 5 view .LVU277
 1114              	.LBB17:
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1115              		.loc 1 478 5 view .LVU278
 1116 004a 0294     		str	r4, [sp, #8]
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1117              		.loc 1 478 5 view .LVU279
 1118 004c 1A6B     		ldr	r2, [r3, #48]
 1119 004e 42F00802 		orr	r2, r2, #8
 1120 0052 1A63     		str	r2, [r3, #48]
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1121              		.loc 1 478 5 view .LVU280
 1122 0054 1B6B     		ldr	r3, [r3, #48]
 1123 0056 03F00803 		and	r3, r3, #8
 1124 005a 0293     		str	r3, [sp, #8]
 478:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 1125              		.loc 1 478 5 view .LVU281
 1126 005c 029B     		ldr	r3, [sp, #8]
 1127              	.LBE17:
 487:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 1128              		.loc 1 487 5 view .LVU282
 487:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 1129              		.loc 1 487 25 is_stmt 0 view .LVU283
 1130 005e 4FF4F853 		mov	r3, #7936
 1131 0062 0393     		str	r3, [sp, #12]
 489:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1132              		.loc 1 489 5 is_stmt 1 view .LVU284
 489:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1133              		.loc 1 489 26 is_stmt 0 view .LVU285
 1134 0064 0227     		movs	r7, #2
 1135 0066 0497     		str	r7, [sp, #16]
 490:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1136              		.loc 1 490 5 is_stmt 1 view .LVU286
 491:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1137              		.loc 1 491 5 view .LVU287
 491:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1138              		.loc 1 491 27 is_stmt 0 view .LVU288
 1139 0068 0326     		movs	r6, #3
 1140 006a 0696     		str	r6, [sp, #24]
 492:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1141              		.loc 1 492 5 is_stmt 1 view .LVU289
ARM GAS  /tmp/ccsOp6Dl.s 			page 33


 492:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1142              		.loc 1 492 31 is_stmt 0 view .LVU290
 1143 006c 0C25     		movs	r5, #12
 1144 006e 0795     		str	r5, [sp, #28]
 493:Core/Src/stm32f4xx_hal_msp.c **** 
 1145              		.loc 1 493 5 is_stmt 1 view .LVU291
 1146 0070 0DEB0501 		add	r1, sp, r5
 1147 0074 0848     		ldr	r0, .L76+4
 1148              	.LVL52:
 493:Core/Src/stm32f4xx_hal_msp.c **** 
 1149              		.loc 1 493 5 is_stmt 0 view .LVU292
 1150 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 1151              	.LVL53:
 495:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1152              		.loc 1 495 5 is_stmt 1 view .LVU293
 495:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1153              		.loc 1 495 25 is_stmt 0 view .LVU294
 1154 007a 0423     		movs	r3, #4
 1155 007c 0393     		str	r3, [sp, #12]
 496:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1156              		.loc 1 496 5 is_stmt 1 view .LVU295
 496:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1157              		.loc 1 496 26 is_stmt 0 view .LVU296
 1158 007e 0497     		str	r7, [sp, #16]
 497:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1159              		.loc 1 497 5 is_stmt 1 view .LVU297
 497:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1160              		.loc 1 497 26 is_stmt 0 view .LVU298
 1161 0080 0594     		str	r4, [sp, #20]
 498:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1162              		.loc 1 498 5 is_stmt 1 view .LVU299
 498:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 1163              		.loc 1 498 27 is_stmt 0 view .LVU300
 1164 0082 0696     		str	r6, [sp, #24]
 499:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1165              		.loc 1 499 5 is_stmt 1 view .LVU301
 499:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1166              		.loc 1 499 31 is_stmt 0 view .LVU302
 1167 0084 0795     		str	r5, [sp, #28]
 500:Core/Src/stm32f4xx_hal_msp.c **** 
 1168              		.loc 1 500 5 is_stmt 1 view .LVU303
 1169 0086 0DEB0501 		add	r1, sp, r5
 1170 008a 0448     		ldr	r0, .L76+8
 1171 008c FFF7FEFF 		bl	HAL_GPIO_Init
 1172              	.LVL54:
 1173              		.loc 1 507 1 is_stmt 0 view .LVU304
 1174 0090 C2E7     		b	.L72
 1175              	.L77:
 1176 0092 00BF     		.align	2
 1177              	.L76:
 1178 0094 002C0140 		.word	1073818624
 1179 0098 00080240 		.word	1073874944
 1180 009c 000C0240 		.word	1073875968
 1181              		.cfi_endproc
 1182              	.LFE244:
 1184              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 1185              		.align	1
ARM GAS  /tmp/ccsOp6Dl.s 			page 34


 1186              		.global	HAL_SD_MspDeInit
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1190              		.fpu fpv4-sp-d16
 1192              	HAL_SD_MspDeInit:
 1193              	.LVL55:
 1194              	.LFB245:
 508:Core/Src/stm32f4xx_hal_msp.c **** 
 509:Core/Src/stm32f4xx_hal_msp.c **** /**
 510:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 511:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 512:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 513:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 514:Core/Src/stm32f4xx_hal_msp.c **** */
 515:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 516:Core/Src/stm32f4xx_hal_msp.c **** {
 1195              		.loc 1 516 1 is_stmt 1 view -0
 1196              		.cfi_startproc
 1197              		@ args = 0, pretend = 0, frame = 0
 1198              		@ frame_needed = 0, uses_anonymous_args = 0
 1199              		.loc 1 516 1 is_stmt 0 view .LVU306
 1200 0000 08B5     		push	{r3, lr}
 1201              	.LCFI25:
 1202              		.cfi_def_cfa_offset 8
 1203              		.cfi_offset 3, -8
 1204              		.cfi_offset 14, -4
 517:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 1205              		.loc 1 517 3 is_stmt 1 view .LVU307
 1206              		.loc 1 517 9 is_stmt 0 view .LVU308
 1207 0002 0268     		ldr	r2, [r0]
 1208              		.loc 1 517 5 view .LVU309
 1209 0004 094B     		ldr	r3, .L82
 1210 0006 9A42     		cmp	r2, r3
 1211 0008 00D0     		beq	.L81
 1212              	.LVL56:
 1213              	.L78:
 518:Core/Src/stm32f4xx_hal_msp.c ****   {
 519:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 520:Core/Src/stm32f4xx_hal_msp.c **** 
 521:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 522:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 523:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 525:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 526:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 527:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 528:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 529:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SDIO_D3
 530:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 531:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 532:Core/Src/stm32f4xx_hal_msp.c ****     */
 533:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 534:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 535:Core/Src/stm32f4xx_hal_msp.c **** 
 536:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 537:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccsOp6Dl.s 			page 35


 538:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 539:Core/Src/stm32f4xx_hal_msp.c **** 
 540:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 541:Core/Src/stm32f4xx_hal_msp.c ****   }
 542:Core/Src/stm32f4xx_hal_msp.c **** 
 543:Core/Src/stm32f4xx_hal_msp.c **** }
 1214              		.loc 1 543 1 view .LVU310
 1215 000a 08BD     		pop	{r3, pc}
 1216              	.LVL57:
 1217              	.L81:
 523:Core/Src/stm32f4xx_hal_msp.c **** 
 1218              		.loc 1 523 5 is_stmt 1 view .LVU311
 1219 000c 084A     		ldr	r2, .L82+4
 1220 000e 536C     		ldr	r3, [r2, #68]
 1221 0010 23F40063 		bic	r3, r3, #2048
 1222 0014 5364     		str	r3, [r2, #68]
 533:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 1223              		.loc 1 533 5 view .LVU312
 1224 0016 4FF4F851 		mov	r1, #7936
 1225 001a 0648     		ldr	r0, .L82+8
 1226              	.LVL58:
 533:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 1227              		.loc 1 533 5 is_stmt 0 view .LVU313
 1228 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1229              	.LVL59:
 536:Core/Src/stm32f4xx_hal_msp.c **** 
 1230              		.loc 1 536 5 is_stmt 1 view .LVU314
 1231 0020 0421     		movs	r1, #4
 1232 0022 0548     		ldr	r0, .L82+12
 1233 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1234              	.LVL60:
 1235              		.loc 1 543 1 is_stmt 0 view .LVU315
 1236 0028 EFE7     		b	.L78
 1237              	.L83:
 1238 002a 00BF     		.align	2
 1239              	.L82:
 1240 002c 002C0140 		.word	1073818624
 1241 0030 00380240 		.word	1073887232
 1242 0034 00080240 		.word	1073874944
 1243 0038 000C0240 		.word	1073875968
 1244              		.cfi_endproc
 1245              	.LFE245:
 1247              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1248              		.align	1
 1249              		.global	HAL_SPI_MspInit
 1250              		.syntax unified
 1251              		.thumb
 1252              		.thumb_func
 1253              		.fpu fpv4-sp-d16
 1255              	HAL_SPI_MspInit:
 1256              	.LVL61:
 1257              	.LFB246:
 544:Core/Src/stm32f4xx_hal_msp.c **** 
 545:Core/Src/stm32f4xx_hal_msp.c **** /**
 546:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 547:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 548:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
ARM GAS  /tmp/ccsOp6Dl.s 			page 36


 549:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 550:Core/Src/stm32f4xx_hal_msp.c **** */
 551:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 552:Core/Src/stm32f4xx_hal_msp.c **** {
 1258              		.loc 1 552 1 is_stmt 1 view -0
 1259              		.cfi_startproc
 1260              		@ args = 0, pretend = 0, frame = 40
 1261              		@ frame_needed = 0, uses_anonymous_args = 0
 1262              		.loc 1 552 1 is_stmt 0 view .LVU317
 1263 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1264              	.LCFI26:
 1265              		.cfi_def_cfa_offset 20
 1266              		.cfi_offset 4, -20
 1267              		.cfi_offset 5, -16
 1268              		.cfi_offset 6, -12
 1269              		.cfi_offset 7, -8
 1270              		.cfi_offset 14, -4
 1271 0002 8BB0     		sub	sp, sp, #44
 1272              	.LCFI27:
 1273              		.cfi_def_cfa_offset 64
 553:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1274              		.loc 1 553 3 is_stmt 1 view .LVU318
 1275              		.loc 1 553 20 is_stmt 0 view .LVU319
 1276 0004 0023     		movs	r3, #0
 1277 0006 0593     		str	r3, [sp, #20]
 1278 0008 0693     		str	r3, [sp, #24]
 1279 000a 0793     		str	r3, [sp, #28]
 1280 000c 0893     		str	r3, [sp, #32]
 1281 000e 0993     		str	r3, [sp, #36]
 554:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1282              		.loc 1 554 3 is_stmt 1 view .LVU320
 1283              		.loc 1 554 10 is_stmt 0 view .LVU321
 1284 0010 0368     		ldr	r3, [r0]
 1285              		.loc 1 554 5 view .LVU322
 1286 0012 324A     		ldr	r2, .L90
 1287 0014 9342     		cmp	r3, r2
 1288 0016 04D0     		beq	.L88
 555:Core/Src/stm32f4xx_hal_msp.c ****   {
 556:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 557:Core/Src/stm32f4xx_hal_msp.c **** 
 558:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 559:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 560:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 561:Core/Src/stm32f4xx_hal_msp.c **** 
 562:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 563:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 564:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 565:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI1_NSS
 566:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 567:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 568:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 569:Core/Src/stm32f4xx_hal_msp.c ****     */
 570:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 571:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 572:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 573:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 574:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /tmp/ccsOp6Dl.s 			page 37


 575:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 576:Core/Src/stm32f4xx_hal_msp.c **** 
 577:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 578:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 579:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 580:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 581:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 582:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 583:Core/Src/stm32f4xx_hal_msp.c **** 
 584:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 585:Core/Src/stm32f4xx_hal_msp.c **** 
 586:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 587:Core/Src/stm32f4xx_hal_msp.c ****   }
 588:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1289              		.loc 1 588 8 is_stmt 1 view .LVU323
 1290              		.loc 1 588 10 is_stmt 0 view .LVU324
 1291 0018 314A     		ldr	r2, .L90+4
 1292 001a 9342     		cmp	r3, r2
 1293 001c 39D0     		beq	.L89
 1294              	.LVL62:
 1295              	.L84:
 589:Core/Src/stm32f4xx_hal_msp.c ****   {
 590:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 591:Core/Src/stm32f4xx_hal_msp.c **** 
 592:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 593:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 594:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 595:Core/Src/stm32f4xx_hal_msp.c **** 
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 597:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 598:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 599:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 600:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 601:Core/Src/stm32f4xx_hal_msp.c ****     */
 602:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 603:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 604:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 605:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 606:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 607:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 608:Core/Src/stm32f4xx_hal_msp.c **** 
 609:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 610:Core/Src/stm32f4xx_hal_msp.c **** 
 611:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 612:Core/Src/stm32f4xx_hal_msp.c ****   }
 613:Core/Src/stm32f4xx_hal_msp.c **** 
 614:Core/Src/stm32f4xx_hal_msp.c **** }
 1296              		.loc 1 614 1 view .LVU325
 1297 001e 0BB0     		add	sp, sp, #44
 1298              	.LCFI28:
 1299              		.cfi_remember_state
 1300              		.cfi_def_cfa_offset 20
 1301              		@ sp needed
 1302 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 1303              	.LVL63:
 1304              	.L88:
 1305              	.LCFI29:
ARM GAS  /tmp/ccsOp6Dl.s 			page 38


 1306              		.cfi_restore_state
 560:Core/Src/stm32f4xx_hal_msp.c **** 
 1307              		.loc 1 560 5 is_stmt 1 view .LVU326
 1308              	.LBB18:
 560:Core/Src/stm32f4xx_hal_msp.c **** 
 1309              		.loc 1 560 5 view .LVU327
 1310 0022 0024     		movs	r4, #0
 1311 0024 0094     		str	r4, [sp]
 560:Core/Src/stm32f4xx_hal_msp.c **** 
 1312              		.loc 1 560 5 view .LVU328
 1313 0026 2F4B     		ldr	r3, .L90+8
 1314 0028 5A6C     		ldr	r2, [r3, #68]
 1315 002a 42F48052 		orr	r2, r2, #4096
 1316 002e 5A64     		str	r2, [r3, #68]
 560:Core/Src/stm32f4xx_hal_msp.c **** 
 1317              		.loc 1 560 5 view .LVU329
 1318 0030 5A6C     		ldr	r2, [r3, #68]
 1319 0032 02F48052 		and	r2, r2, #4096
 1320 0036 0092     		str	r2, [sp]
 560:Core/Src/stm32f4xx_hal_msp.c **** 
 1321              		.loc 1 560 5 view .LVU330
 1322 0038 009A     		ldr	r2, [sp]
 1323              	.LBE18:
 562:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1324              		.loc 1 562 5 view .LVU331
 1325              	.LBB19:
 562:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1326              		.loc 1 562 5 view .LVU332
 1327 003a 0194     		str	r4, [sp, #4]
 562:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1328              		.loc 1 562 5 view .LVU333
 1329 003c 1A6B     		ldr	r2, [r3, #48]
 1330 003e 42F00102 		orr	r2, r2, #1
 1331 0042 1A63     		str	r2, [r3, #48]
 562:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1332              		.loc 1 562 5 view .LVU334
 1333 0044 1A6B     		ldr	r2, [r3, #48]
 1334 0046 02F00102 		and	r2, r2, #1
 1335 004a 0192     		str	r2, [sp, #4]
 562:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1336              		.loc 1 562 5 view .LVU335
 1337 004c 019A     		ldr	r2, [sp, #4]
 1338              	.LBE19:
 563:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1339              		.loc 1 563 5 view .LVU336
 1340              	.LBB20:
 563:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1341              		.loc 1 563 5 view .LVU337
 1342 004e 0294     		str	r4, [sp, #8]
 563:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1343              		.loc 1 563 5 view .LVU338
 1344 0050 1A6B     		ldr	r2, [r3, #48]
 1345 0052 42F00202 		orr	r2, r2, #2
 1346 0056 1A63     		str	r2, [r3, #48]
 563:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1347              		.loc 1 563 5 view .LVU339
 1348 0058 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/ccsOp6Dl.s 			page 39


 1349 005a 03F00203 		and	r3, r3, #2
 1350 005e 0293     		str	r3, [sp, #8]
 563:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1351              		.loc 1 563 5 view .LVU340
 1352 0060 029B     		ldr	r3, [sp, #8]
 1353              	.LBE20:
 570:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1354              		.loc 1 570 5 view .LVU341
 570:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1355              		.loc 1 570 25 is_stmt 0 view .LVU342
 1356 0062 4FF40043 		mov	r3, #32768
 1357 0066 0593     		str	r3, [sp, #20]
 571:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1358              		.loc 1 571 5 is_stmt 1 view .LVU343
 571:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1359              		.loc 1 571 26 is_stmt 0 view .LVU344
 1360 0068 0227     		movs	r7, #2
 1361 006a 0697     		str	r7, [sp, #24]
 572:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1362              		.loc 1 572 5 is_stmt 1 view .LVU345
 573:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1363              		.loc 1 573 5 view .LVU346
 573:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1364              		.loc 1 573 27 is_stmt 0 view .LVU347
 1365 006c 0326     		movs	r6, #3
 1366 006e 0896     		str	r6, [sp, #32]
 574:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1367              		.loc 1 574 5 is_stmt 1 view .LVU348
 574:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1368              		.loc 1 574 31 is_stmt 0 view .LVU349
 1369 0070 0525     		movs	r5, #5
 1370 0072 0995     		str	r5, [sp, #36]
 575:Core/Src/stm32f4xx_hal_msp.c **** 
 1371              		.loc 1 575 5 is_stmt 1 view .LVU350
 1372 0074 05A9     		add	r1, sp, #20
 1373 0076 1C48     		ldr	r0, .L90+12
 1374              	.LVL64:
 575:Core/Src/stm32f4xx_hal_msp.c **** 
 1375              		.loc 1 575 5 is_stmt 0 view .LVU351
 1376 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 1377              	.LVL65:
 577:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1378              		.loc 1 577 5 is_stmt 1 view .LVU352
 577:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1379              		.loc 1 577 25 is_stmt 0 view .LVU353
 1380 007c 3823     		movs	r3, #56
 1381 007e 0593     		str	r3, [sp, #20]
 578:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1382              		.loc 1 578 5 is_stmt 1 view .LVU354
 578:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1383              		.loc 1 578 26 is_stmt 0 view .LVU355
 1384 0080 0697     		str	r7, [sp, #24]
 579:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1385              		.loc 1 579 5 is_stmt 1 view .LVU356
 579:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1386              		.loc 1 579 26 is_stmt 0 view .LVU357
 1387 0082 0794     		str	r4, [sp, #28]
ARM GAS  /tmp/ccsOp6Dl.s 			page 40


 580:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1388              		.loc 1 580 5 is_stmt 1 view .LVU358
 580:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1389              		.loc 1 580 27 is_stmt 0 view .LVU359
 1390 0084 0896     		str	r6, [sp, #32]
 581:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1391              		.loc 1 581 5 is_stmt 1 view .LVU360
 581:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1392              		.loc 1 581 31 is_stmt 0 view .LVU361
 1393 0086 0995     		str	r5, [sp, #36]
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 1394              		.loc 1 582 5 is_stmt 1 view .LVU362
 1395 0088 05A9     		add	r1, sp, #20
 1396 008a 1848     		ldr	r0, .L90+16
 1397 008c FFF7FEFF 		bl	HAL_GPIO_Init
 1398              	.LVL66:
 1399 0090 C5E7     		b	.L84
 1400              	.LVL67:
 1401              	.L89:
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1402              		.loc 1 594 5 view .LVU363
 1403              	.LBB21:
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1404              		.loc 1 594 5 view .LVU364
 1405 0092 0021     		movs	r1, #0
 1406 0094 0391     		str	r1, [sp, #12]
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1407              		.loc 1 594 5 view .LVU365
 1408 0096 134B     		ldr	r3, .L90+8
 1409 0098 1A6C     		ldr	r2, [r3, #64]
 1410 009a 42F48042 		orr	r2, r2, #16384
 1411 009e 1A64     		str	r2, [r3, #64]
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1412              		.loc 1 594 5 view .LVU366
 1413 00a0 1A6C     		ldr	r2, [r3, #64]
 1414 00a2 02F48042 		and	r2, r2, #16384
 1415 00a6 0392     		str	r2, [sp, #12]
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 1416              		.loc 1 594 5 view .LVU367
 1417 00a8 039A     		ldr	r2, [sp, #12]
 1418              	.LBE21:
 596:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1419              		.loc 1 596 5 view .LVU368
 1420              	.LBB22:
 596:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1421              		.loc 1 596 5 view .LVU369
 1422 00aa 0491     		str	r1, [sp, #16]
 596:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1423              		.loc 1 596 5 view .LVU370
 1424 00ac 1A6B     		ldr	r2, [r3, #48]
 1425 00ae 42F00202 		orr	r2, r2, #2
 1426 00b2 1A63     		str	r2, [r3, #48]
 596:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1427              		.loc 1 596 5 view .LVU371
 1428 00b4 1B6B     		ldr	r3, [r3, #48]
 1429 00b6 03F00203 		and	r3, r3, #2
 1430 00ba 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccsOp6Dl.s 			page 41


 596:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1431              		.loc 1 596 5 view .LVU372
 1432 00bc 049B     		ldr	r3, [sp, #16]
 1433              	.LBE22:
 602:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1434              		.loc 1 602 5 view .LVU373
 602:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1435              		.loc 1 602 25 is_stmt 0 view .LVU374
 1436 00be 4FF44443 		mov	r3, #50176
 1437 00c2 0593     		str	r3, [sp, #20]
 603:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1438              		.loc 1 603 5 is_stmt 1 view .LVU375
 603:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1439              		.loc 1 603 26 is_stmt 0 view .LVU376
 1440 00c4 0223     		movs	r3, #2
 1441 00c6 0693     		str	r3, [sp, #24]
 604:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1442              		.loc 1 604 5 is_stmt 1 view .LVU377
 605:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1443              		.loc 1 605 5 view .LVU378
 605:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1444              		.loc 1 605 27 is_stmt 0 view .LVU379
 1445 00c8 0323     		movs	r3, #3
 1446 00ca 0893     		str	r3, [sp, #32]
 606:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1447              		.loc 1 606 5 is_stmt 1 view .LVU380
 606:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1448              		.loc 1 606 31 is_stmt 0 view .LVU381
 1449 00cc 0523     		movs	r3, #5
 1450 00ce 0993     		str	r3, [sp, #36]
 607:Core/Src/stm32f4xx_hal_msp.c **** 
 1451              		.loc 1 607 5 is_stmt 1 view .LVU382
 1452 00d0 05A9     		add	r1, sp, #20
 1453 00d2 0648     		ldr	r0, .L90+16
 1454              	.LVL68:
 607:Core/Src/stm32f4xx_hal_msp.c **** 
 1455              		.loc 1 607 5 is_stmt 0 view .LVU383
 1456 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 1457              	.LVL69:
 1458              		.loc 1 614 1 view .LVU384
 1459 00d8 A1E7     		b	.L84
 1460              	.L91:
 1461 00da 00BF     		.align	2
 1462              	.L90:
 1463 00dc 00300140 		.word	1073819648
 1464 00e0 00380040 		.word	1073756160
 1465 00e4 00380240 		.word	1073887232
 1466 00e8 00000240 		.word	1073872896
 1467 00ec 00040240 		.word	1073873920
 1468              		.cfi_endproc
 1469              	.LFE246:
 1471              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1472              		.align	1
 1473              		.global	HAL_SPI_MspDeInit
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
ARM GAS  /tmp/ccsOp6Dl.s 			page 42


 1477              		.fpu fpv4-sp-d16
 1479              	HAL_SPI_MspDeInit:
 1480              	.LVL70:
 1481              	.LFB247:
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 616:Core/Src/stm32f4xx_hal_msp.c **** /**
 617:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 618:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 619:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 620:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 621:Core/Src/stm32f4xx_hal_msp.c **** */
 622:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 623:Core/Src/stm32f4xx_hal_msp.c **** {
 1482              		.loc 1 623 1 is_stmt 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		.loc 1 623 1 is_stmt 0 view .LVU386
 1487 0000 08B5     		push	{r3, lr}
 1488              	.LCFI30:
 1489              		.cfi_def_cfa_offset 8
 1490              		.cfi_offset 3, -8
 1491              		.cfi_offset 14, -4
 624:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1492              		.loc 1 624 3 is_stmt 1 view .LVU387
 1493              		.loc 1 624 10 is_stmt 0 view .LVU388
 1494 0002 0368     		ldr	r3, [r0]
 1495              		.loc 1 624 5 view .LVU389
 1496 0004 114A     		ldr	r2, .L98
 1497 0006 9342     		cmp	r3, r2
 1498 0008 03D0     		beq	.L96
 625:Core/Src/stm32f4xx_hal_msp.c ****   {
 626:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 628:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 629:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 630:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 631:Core/Src/stm32f4xx_hal_msp.c **** 
 632:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 633:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI1_NSS
 634:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 635:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 636:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 637:Core/Src/stm32f4xx_hal_msp.c ****     */
 638:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 639:Core/Src/stm32f4xx_hal_msp.c **** 
 640:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 641:Core/Src/stm32f4xx_hal_msp.c **** 
 642:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 643:Core/Src/stm32f4xx_hal_msp.c **** 
 644:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 645:Core/Src/stm32f4xx_hal_msp.c ****   }
 646:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1499              		.loc 1 646 8 is_stmt 1 view .LVU390
 1500              		.loc 1 646 10 is_stmt 0 view .LVU391
 1501 000a 114A     		ldr	r2, .L98+4
 1502 000c 9342     		cmp	r3, r2
ARM GAS  /tmp/ccsOp6Dl.s 			page 43


 1503 000e 10D0     		beq	.L97
 1504              	.LVL71:
 1505              	.L92:
 647:Core/Src/stm32f4xx_hal_msp.c ****   {
 648:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 649:Core/Src/stm32f4xx_hal_msp.c **** 
 650:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 651:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 652:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 653:Core/Src/stm32f4xx_hal_msp.c **** 
 654:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 655:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 656:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 657:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 658:Core/Src/stm32f4xx_hal_msp.c ****     */
 659:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15);
 660:Core/Src/stm32f4xx_hal_msp.c **** 
 661:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 662:Core/Src/stm32f4xx_hal_msp.c **** 
 663:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 664:Core/Src/stm32f4xx_hal_msp.c ****   }
 665:Core/Src/stm32f4xx_hal_msp.c **** 
 666:Core/Src/stm32f4xx_hal_msp.c **** }
 1506              		.loc 1 666 1 view .LVU392
 1507 0010 08BD     		pop	{r3, pc}
 1508              	.LVL72:
 1509              	.L96:
 630:Core/Src/stm32f4xx_hal_msp.c **** 
 1510              		.loc 1 630 5 is_stmt 1 view .LVU393
 1511 0012 02F58432 		add	r2, r2, #67584
 1512 0016 536C     		ldr	r3, [r2, #68]
 1513 0018 23F48053 		bic	r3, r3, #4096
 1514 001c 5364     		str	r3, [r2, #68]
 638:Core/Src/stm32f4xx_hal_msp.c **** 
 1515              		.loc 1 638 5 view .LVU394
 1516 001e 4FF40041 		mov	r1, #32768
 1517 0022 0C48     		ldr	r0, .L98+8
 1518              	.LVL73:
 638:Core/Src/stm32f4xx_hal_msp.c **** 
 1519              		.loc 1 638 5 is_stmt 0 view .LVU395
 1520 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1521              	.LVL74:
 640:Core/Src/stm32f4xx_hal_msp.c **** 
 1522              		.loc 1 640 5 is_stmt 1 view .LVU396
 1523 0028 3821     		movs	r1, #56
 1524 002a 0B48     		ldr	r0, .L98+12
 1525 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1526              	.LVL75:
 1527 0030 EEE7     		b	.L92
 1528              	.LVL76:
 1529              	.L97:
 652:Core/Src/stm32f4xx_hal_msp.c **** 
 1530              		.loc 1 652 5 view .LVU397
 1531 0032 02F50032 		add	r2, r2, #131072
 1532 0036 136C     		ldr	r3, [r2, #64]
 1533 0038 23F48043 		bic	r3, r3, #16384
 1534 003c 1364     		str	r3, [r2, #64]
ARM GAS  /tmp/ccsOp6Dl.s 			page 44


 659:Core/Src/stm32f4xx_hal_msp.c **** 
 1535              		.loc 1 659 5 view .LVU398
 1536 003e 4FF44441 		mov	r1, #50176
 1537 0042 0548     		ldr	r0, .L98+12
 1538              	.LVL77:
 659:Core/Src/stm32f4xx_hal_msp.c **** 
 1539              		.loc 1 659 5 is_stmt 0 view .LVU399
 1540 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1541              	.LVL78:
 1542              		.loc 1 666 1 view .LVU400
 1543 0048 E2E7     		b	.L92
 1544              	.L99:
 1545 004a 00BF     		.align	2
 1546              	.L98:
 1547 004c 00300140 		.word	1073819648
 1548 0050 00380040 		.word	1073756160
 1549 0054 00000240 		.word	1073872896
 1550 0058 00040240 		.word	1073873920
 1551              		.cfi_endproc
 1552              	.LFE247:
 1554              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1555              		.align	1
 1556              		.global	HAL_TIM_Base_MspInit
 1557              		.syntax unified
 1558              		.thumb
 1559              		.thumb_func
 1560              		.fpu fpv4-sp-d16
 1562              	HAL_TIM_Base_MspInit:
 1563              	.LVL79:
 1564              	.LFB248:
 667:Core/Src/stm32f4xx_hal_msp.c **** 
 668:Core/Src/stm32f4xx_hal_msp.c **** /**
 669:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 670:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 671:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 672:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 673:Core/Src/stm32f4xx_hal_msp.c **** */
 674:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 675:Core/Src/stm32f4xx_hal_msp.c **** {
 1565              		.loc 1 675 1 is_stmt 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 8
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 676:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1569              		.loc 1 676 3 view .LVU402
 1570              		.loc 1 676 15 is_stmt 0 view .LVU403
 1571 0000 0268     		ldr	r2, [r0]
 1572              		.loc 1 676 5 view .LVU404
 1573 0002 194B     		ldr	r3, .L109
 1574 0004 9A42     		cmp	r2, r3
 1575 0006 00D0     		beq	.L107
 1576 0008 7047     		bx	lr
 1577              	.L107:
 675:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1578              		.loc 1 675 1 view .LVU405
 1579 000a 10B5     		push	{r4, lr}
 1580              	.LCFI31:
ARM GAS  /tmp/ccsOp6Dl.s 			page 45


 1581              		.cfi_def_cfa_offset 8
 1582              		.cfi_offset 4, -8
 1583              		.cfi_offset 14, -4
 1584 000c 82B0     		sub	sp, sp, #8
 1585              	.LCFI32:
 1586              		.cfi_def_cfa_offset 16
 1587 000e 0446     		mov	r4, r0
 677:Core/Src/stm32f4xx_hal_msp.c ****   {
 678:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 679:Core/Src/stm32f4xx_hal_msp.c **** 
 680:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 681:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 682:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 1588              		.loc 1 682 5 is_stmt 1 view .LVU406
 1589              	.LBB23:
 1590              		.loc 1 682 5 view .LVU407
 1591 0010 0023     		movs	r3, #0
 1592 0012 0193     		str	r3, [sp, #4]
 1593              		.loc 1 682 5 view .LVU408
 1594 0014 154A     		ldr	r2, .L109+4
 1595 0016 516C     		ldr	r1, [r2, #68]
 1596 0018 41F00101 		orr	r1, r1, #1
 1597 001c 5164     		str	r1, [r2, #68]
 1598              		.loc 1 682 5 view .LVU409
 1599 001e 526C     		ldr	r2, [r2, #68]
 1600 0020 02F00102 		and	r2, r2, #1
 1601 0024 0192     		str	r2, [sp, #4]
 1602              		.loc 1 682 5 view .LVU410
 1603 0026 019A     		ldr	r2, [sp, #4]
 1604              	.LBE23:
 683:Core/Src/stm32f4xx_hal_msp.c **** 
 684:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 DMA Init */
 685:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1_CH1 Init */
 686:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Instance = DMA2_Stream1;
 1605              		.loc 1 686 5 view .LVU411
 1606              		.loc 1 686 28 is_stmt 0 view .LVU412
 1607 0028 1148     		ldr	r0, .L109+8
 1608              	.LVL80:
 1609              		.loc 1 686 28 view .LVU413
 1610 002a 124A     		ldr	r2, .L109+12
 1611 002c 0260     		str	r2, [r0]
 687:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 1612              		.loc 1 687 5 is_stmt 1 view .LVU414
 1613              		.loc 1 687 32 is_stmt 0 view .LVU415
 1614 002e 4FF04062 		mov	r2, #201326592
 1615 0032 4260     		str	r2, [r0, #4]
 688:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1616              		.loc 1 688 5 is_stmt 1 view .LVU416
 1617              		.loc 1 688 34 is_stmt 0 view .LVU417
 1618 0034 4022     		movs	r2, #64
 1619 0036 8260     		str	r2, [r0, #8]
 689:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 1620              		.loc 1 689 5 is_stmt 1 view .LVU418
 1621              		.loc 1 689 34 is_stmt 0 view .LVU419
 1622 0038 C360     		str	r3, [r0, #12]
 690:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 1623              		.loc 1 690 5 is_stmt 1 view .LVU420
ARM GAS  /tmp/ccsOp6Dl.s 			page 46


 1624              		.loc 1 690 31 is_stmt 0 view .LVU421
 1625 003a 4FF48062 		mov	r2, #1024
 1626 003e 0261     		str	r2, [r0, #16]
 691:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1627              		.loc 1 691 5 is_stmt 1 view .LVU422
 1628              		.loc 1 691 44 is_stmt 0 view .LVU423
 1629 0040 4FF48052 		mov	r2, #4096
 1630 0044 4261     		str	r2, [r0, #20]
 692:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1631              		.loc 1 692 5 is_stmt 1 view .LVU424
 1632              		.loc 1 692 41 is_stmt 0 view .LVU425
 1633 0046 4FF48042 		mov	r2, #16384
 1634 004a 8261     		str	r2, [r0, #24]
 693:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 1635              		.loc 1 693 5 is_stmt 1 view .LVU426
 1636              		.loc 1 693 29 is_stmt 0 view .LVU427
 1637 004c C361     		str	r3, [r0, #28]
 694:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 1638              		.loc 1 694 5 is_stmt 1 view .LVU428
 1639              		.loc 1 694 33 is_stmt 0 view .LVU429
 1640 004e 0362     		str	r3, [r0, #32]
 695:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1641              		.loc 1 695 5 is_stmt 1 view .LVU430
 1642              		.loc 1 695 33 is_stmt 0 view .LVU431
 1643 0050 4362     		str	r3, [r0, #36]
 696:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 1644              		.loc 1 696 5 is_stmt 1 view .LVU432
 1645              		.loc 1 696 9 is_stmt 0 view .LVU433
 1646 0052 FFF7FEFF 		bl	HAL_DMA_Init
 1647              	.LVL81:
 1648              		.loc 1 696 8 view .LVU434
 1649 0056 20B9     		cbnz	r0, .L108
 1650              	.L102:
 697:Core/Src/stm32f4xx_hal_msp.c ****     {
 698:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 699:Core/Src/stm32f4xx_hal_msp.c ****     }
 700:Core/Src/stm32f4xx_hal_msp.c **** 
 701:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 1651              		.loc 1 701 5 is_stmt 1 view .LVU435
 1652              		.loc 1 701 5 view .LVU436
 1653 0058 054B     		ldr	r3, .L109+8
 1654 005a 6362     		str	r3, [r4, #36]
 1655              		.loc 1 701 5 view .LVU437
 1656 005c 9C63     		str	r4, [r3, #56]
 702:Core/Src/stm32f4xx_hal_msp.c **** 
 703:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 704:Core/Src/stm32f4xx_hal_msp.c **** 
 705:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 706:Core/Src/stm32f4xx_hal_msp.c ****   }
 707:Core/Src/stm32f4xx_hal_msp.c **** 
 708:Core/Src/stm32f4xx_hal_msp.c **** }
 1657              		.loc 1 708 1 is_stmt 0 view .LVU438
 1658 005e 02B0     		add	sp, sp, #8
 1659              	.LCFI33:
 1660              		.cfi_remember_state
 1661              		.cfi_def_cfa_offset 8
 1662              		@ sp needed
ARM GAS  /tmp/ccsOp6Dl.s 			page 47


 1663 0060 10BD     		pop	{r4, pc}
 1664              	.LVL82:
 1665              	.L108:
 1666              	.LCFI34:
 1667              		.cfi_restore_state
 698:Core/Src/stm32f4xx_hal_msp.c ****     }
 1668              		.loc 1 698 7 is_stmt 1 view .LVU439
 1669 0062 FFF7FEFF 		bl	Error_Handler
 1670              	.LVL83:
 1671 0066 F7E7     		b	.L102
 1672              	.L110:
 1673              		.align	2
 1674              	.L109:
 1675 0068 00000140 		.word	1073807360
 1676 006c 00380240 		.word	1073887232
 1677 0070 00000000 		.word	hdma_tim1_ch1
 1678 0074 28640240 		.word	1073898536
 1679              		.cfi_endproc
 1680              	.LFE248:
 1682              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1683              		.align	1
 1684              		.global	HAL_TIM_MspPostInit
 1685              		.syntax unified
 1686              		.thumb
 1687              		.thumb_func
 1688              		.fpu fpv4-sp-d16
 1690              	HAL_TIM_MspPostInit:
 1691              	.LVL84:
 1692              	.LFB249:
 709:Core/Src/stm32f4xx_hal_msp.c **** 
 710:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 711:Core/Src/stm32f4xx_hal_msp.c **** {
 1693              		.loc 1 711 1 view -0
 1694              		.cfi_startproc
 1695              		@ args = 0, pretend = 0, frame = 24
 1696              		@ frame_needed = 0, uses_anonymous_args = 0
 1697              		.loc 1 711 1 is_stmt 0 view .LVU441
 1698 0000 00B5     		push	{lr}
 1699              	.LCFI35:
 1700              		.cfi_def_cfa_offset 4
 1701              		.cfi_offset 14, -4
 1702 0002 87B0     		sub	sp, sp, #28
 1703              	.LCFI36:
 1704              		.cfi_def_cfa_offset 32
 712:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1705              		.loc 1 712 3 is_stmt 1 view .LVU442
 1706              		.loc 1 712 20 is_stmt 0 view .LVU443
 1707 0004 0023     		movs	r3, #0
 1708 0006 0193     		str	r3, [sp, #4]
 1709 0008 0293     		str	r3, [sp, #8]
 1710 000a 0393     		str	r3, [sp, #12]
 1711 000c 0493     		str	r3, [sp, #16]
 1712 000e 0593     		str	r3, [sp, #20]
 713:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 1713              		.loc 1 713 3 is_stmt 1 view .LVU444
 1714              		.loc 1 713 10 is_stmt 0 view .LVU445
 1715 0010 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccsOp6Dl.s 			page 48


 1716              		.loc 1 713 5 view .LVU446
 1717 0012 0F4B     		ldr	r3, .L115
 1718 0014 9A42     		cmp	r2, r3
 1719 0016 02D0     		beq	.L114
 1720              	.LVL85:
 1721              	.L111:
 714:Core/Src/stm32f4xx_hal_msp.c ****   {
 715:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 716:Core/Src/stm32f4xx_hal_msp.c **** 
 717:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 718:Core/Src/stm32f4xx_hal_msp.c **** 
 719:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 720:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 721:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 722:Core/Src/stm32f4xx_hal_msp.c ****     */
 723:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 724:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 725:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 726:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 727:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 728:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 729:Core/Src/stm32f4xx_hal_msp.c **** 
 730:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 731:Core/Src/stm32f4xx_hal_msp.c **** 
 732:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 733:Core/Src/stm32f4xx_hal_msp.c ****   }
 734:Core/Src/stm32f4xx_hal_msp.c **** 
 735:Core/Src/stm32f4xx_hal_msp.c **** }
 1722              		.loc 1 735 1 view .LVU447
 1723 0018 07B0     		add	sp, sp, #28
 1724              	.LCFI37:
 1725              		.cfi_remember_state
 1726              		.cfi_def_cfa_offset 4
 1727              		@ sp needed
 1728 001a 5DF804FB 		ldr	pc, [sp], #4
 1729              	.LVL86:
 1730              	.L114:
 1731              	.LCFI38:
 1732              		.cfi_restore_state
 719:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1733              		.loc 1 719 5 is_stmt 1 view .LVU448
 1734              	.LBB24:
 719:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1735              		.loc 1 719 5 view .LVU449
 1736 001e 0023     		movs	r3, #0
 1737 0020 0093     		str	r3, [sp]
 719:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1738              		.loc 1 719 5 view .LVU450
 1739 0022 0C4B     		ldr	r3, .L115+4
 1740 0024 1A6B     		ldr	r2, [r3, #48]
 1741 0026 42F00102 		orr	r2, r2, #1
 1742 002a 1A63     		str	r2, [r3, #48]
 719:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1743              		.loc 1 719 5 view .LVU451
 1744 002c 1B6B     		ldr	r3, [r3, #48]
 1745 002e 03F00103 		and	r3, r3, #1
 1746 0032 0093     		str	r3, [sp]
ARM GAS  /tmp/ccsOp6Dl.s 			page 49


 719:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1747              		.loc 1 719 5 view .LVU452
 1748 0034 009B     		ldr	r3, [sp]
 1749              	.LBE24:
 723:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1750              		.loc 1 723 5 view .LVU453
 723:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1751              		.loc 1 723 25 is_stmt 0 view .LVU454
 1752 0036 4FF48073 		mov	r3, #256
 1753 003a 0193     		str	r3, [sp, #4]
 724:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1754              		.loc 1 724 5 is_stmt 1 view .LVU455
 724:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1755              		.loc 1 724 26 is_stmt 0 view .LVU456
 1756 003c 0223     		movs	r3, #2
 1757 003e 0293     		str	r3, [sp, #8]
 725:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1758              		.loc 1 725 5 is_stmt 1 view .LVU457
 726:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 1759              		.loc 1 726 5 view .LVU458
 727:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1760              		.loc 1 727 5 view .LVU459
 727:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1761              		.loc 1 727 31 is_stmt 0 view .LVU460
 1762 0040 0123     		movs	r3, #1
 1763 0042 0593     		str	r3, [sp, #20]
 728:Core/Src/stm32f4xx_hal_msp.c **** 
 1764              		.loc 1 728 5 is_stmt 1 view .LVU461
 1765 0044 01A9     		add	r1, sp, #4
 1766 0046 0448     		ldr	r0, .L115+8
 1767              	.LVL87:
 728:Core/Src/stm32f4xx_hal_msp.c **** 
 1768              		.loc 1 728 5 is_stmt 0 view .LVU462
 1769 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 1770              	.LVL88:
 1771              		.loc 1 735 1 view .LVU463
 1772 004c E4E7     		b	.L111
 1773              	.L116:
 1774 004e 00BF     		.align	2
 1775              	.L115:
 1776 0050 00000140 		.word	1073807360
 1777 0054 00380240 		.word	1073887232
 1778 0058 00000240 		.word	1073872896
 1779              		.cfi_endproc
 1780              	.LFE249:
 1782              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1783              		.align	1
 1784              		.global	HAL_TIM_Base_MspDeInit
 1785              		.syntax unified
 1786              		.thumb
 1787              		.thumb_func
 1788              		.fpu fpv4-sp-d16
 1790              	HAL_TIM_Base_MspDeInit:
 1791              	.LVL89:
 1792              	.LFB250:
 736:Core/Src/stm32f4xx_hal_msp.c **** /**
 737:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
ARM GAS  /tmp/ccsOp6Dl.s 			page 50


 738:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 739:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 740:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 741:Core/Src/stm32f4xx_hal_msp.c **** */
 742:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 743:Core/Src/stm32f4xx_hal_msp.c **** {
 1793              		.loc 1 743 1 is_stmt 1 view -0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 0
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 1797              		.loc 1 743 1 is_stmt 0 view .LVU465
 1798 0000 08B5     		push	{r3, lr}
 1799              	.LCFI39:
 1800              		.cfi_def_cfa_offset 8
 1801              		.cfi_offset 3, -8
 1802              		.cfi_offset 14, -4
 744:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1803              		.loc 1 744 3 is_stmt 1 view .LVU466
 1804              		.loc 1 744 15 is_stmt 0 view .LVU467
 1805 0002 0268     		ldr	r2, [r0]
 1806              		.loc 1 744 5 view .LVU468
 1807 0004 064B     		ldr	r3, .L121
 1808 0006 9A42     		cmp	r2, r3
 1809 0008 00D0     		beq	.L120
 1810              	.LVL90:
 1811              	.L117:
 745:Core/Src/stm32f4xx_hal_msp.c ****   {
 746:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 747:Core/Src/stm32f4xx_hal_msp.c **** 
 748:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 749:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 750:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 751:Core/Src/stm32f4xx_hal_msp.c **** 
 752:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 DMA DeInit */
 753:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 754:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 755:Core/Src/stm32f4xx_hal_msp.c **** 
 756:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 757:Core/Src/stm32f4xx_hal_msp.c ****   }
 758:Core/Src/stm32f4xx_hal_msp.c **** 
 759:Core/Src/stm32f4xx_hal_msp.c **** }
 1812              		.loc 1 759 1 view .LVU469
 1813 000a 08BD     		pop	{r3, pc}
 1814              	.LVL91:
 1815              	.L120:
 750:Core/Src/stm32f4xx_hal_msp.c **** 
 1816              		.loc 1 750 5 is_stmt 1 view .LVU470
 1817 000c 054A     		ldr	r2, .L121+4
 1818 000e 536C     		ldr	r3, [r2, #68]
 1819 0010 23F00103 		bic	r3, r3, #1
 1820 0014 5364     		str	r3, [r2, #68]
 753:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1821              		.loc 1 753 5 view .LVU471
 1822 0016 406A     		ldr	r0, [r0, #36]
 1823              	.LVL92:
 753:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1824              		.loc 1 753 5 is_stmt 0 view .LVU472
ARM GAS  /tmp/ccsOp6Dl.s 			page 51


 1825 0018 FFF7FEFF 		bl	HAL_DMA_DeInit
 1826              	.LVL93:
 1827              		.loc 1 759 1 view .LVU473
 1828 001c F5E7     		b	.L117
 1829              	.L122:
 1830 001e 00BF     		.align	2
 1831              	.L121:
 1832 0020 00000140 		.word	1073807360
 1833 0024 00380240 		.word	1073887232
 1834              		.cfi_endproc
 1835              	.LFE250:
 1837              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1838              		.align	1
 1839              		.global	HAL_UART_MspInit
 1840              		.syntax unified
 1841              		.thumb
 1842              		.thumb_func
 1843              		.fpu fpv4-sp-d16
 1845              	HAL_UART_MspInit:
 1846              	.LVL94:
 1847              	.LFB251:
 760:Core/Src/stm32f4xx_hal_msp.c **** 
 761:Core/Src/stm32f4xx_hal_msp.c **** /**
 762:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 763:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 764:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 765:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 766:Core/Src/stm32f4xx_hal_msp.c **** */
 767:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 768:Core/Src/stm32f4xx_hal_msp.c **** {
 1848              		.loc 1 768 1 is_stmt 1 view -0
 1849              		.cfi_startproc
 1850              		@ args = 0, pretend = 0, frame = 32
 1851              		@ frame_needed = 0, uses_anonymous_args = 0
 1852              		.loc 1 768 1 is_stmt 0 view .LVU475
 1853 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1854              	.LCFI40:
 1855              		.cfi_def_cfa_offset 20
 1856              		.cfi_offset 4, -20
 1857              		.cfi_offset 5, -16
 1858              		.cfi_offset 6, -12
 1859              		.cfi_offset 7, -8
 1860              		.cfi_offset 14, -4
 1861 0002 89B0     		sub	sp, sp, #36
 1862              	.LCFI41:
 1863              		.cfi_def_cfa_offset 56
 769:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1864              		.loc 1 769 3 is_stmt 1 view .LVU476
 1865              		.loc 1 769 20 is_stmt 0 view .LVU477
 1866 0004 0023     		movs	r3, #0
 1867 0006 0393     		str	r3, [sp, #12]
 1868 0008 0493     		str	r3, [sp, #16]
 1869 000a 0593     		str	r3, [sp, #20]
 1870 000c 0693     		str	r3, [sp, #24]
 1871 000e 0793     		str	r3, [sp, #28]
 770:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 1872              		.loc 1 770 3 is_stmt 1 view .LVU478
ARM GAS  /tmp/ccsOp6Dl.s 			page 52


 1873              		.loc 1 770 11 is_stmt 0 view .LVU479
 1874 0010 0268     		ldr	r2, [r0]
 1875              		.loc 1 770 5 view .LVU480
 1876 0012 1F4B     		ldr	r3, .L127
 1877 0014 9A42     		cmp	r2, r3
 1878 0016 01D0     		beq	.L126
 1879              	.LVL95:
 1880              	.L123:
 771:Core/Src/stm32f4xx_hal_msp.c ****   {
 772:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 773:Core/Src/stm32f4xx_hal_msp.c **** 
 774:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 775:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 776:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 777:Core/Src/stm32f4xx_hal_msp.c **** 
 778:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 779:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 780:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 781:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 782:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 783:Core/Src/stm32f4xx_hal_msp.c ****     */
 784:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 785:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 786:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 787:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 788:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 789:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 790:Core/Src/stm32f4xx_hal_msp.c **** 
 791:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 792:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 793:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 794:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 795:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 796:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 797:Core/Src/stm32f4xx_hal_msp.c **** 
 798:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 799:Core/Src/stm32f4xx_hal_msp.c **** 
 800:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 801:Core/Src/stm32f4xx_hal_msp.c ****   }
 802:Core/Src/stm32f4xx_hal_msp.c **** 
 803:Core/Src/stm32f4xx_hal_msp.c **** }
 1881              		.loc 1 803 1 view .LVU481
 1882 0018 09B0     		add	sp, sp, #36
 1883              	.LCFI42:
 1884              		.cfi_remember_state
 1885              		.cfi_def_cfa_offset 20
 1886              		@ sp needed
 1887 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 1888              	.LVL96:
 1889              	.L126:
 1890              	.LCFI43:
 1891              		.cfi_restore_state
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 1892              		.loc 1 776 5 is_stmt 1 view .LVU482
 1893              	.LBB25:
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 1894              		.loc 1 776 5 view .LVU483
ARM GAS  /tmp/ccsOp6Dl.s 			page 53


 1895 001c 0024     		movs	r4, #0
 1896 001e 0094     		str	r4, [sp]
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 1897              		.loc 1 776 5 view .LVU484
 1898 0020 03F5F833 		add	r3, r3, #126976
 1899 0024 1A6C     		ldr	r2, [r3, #64]
 1900 0026 42F48022 		orr	r2, r2, #262144
 1901 002a 1A64     		str	r2, [r3, #64]
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 1902              		.loc 1 776 5 view .LVU485
 1903 002c 1A6C     		ldr	r2, [r3, #64]
 1904 002e 02F48022 		and	r2, r2, #262144
 1905 0032 0092     		str	r2, [sp]
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 1906              		.loc 1 776 5 view .LVU486
 1907 0034 009A     		ldr	r2, [sp]
 1908              	.LBE25:
 778:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1909              		.loc 1 778 5 view .LVU487
 1910              	.LBB26:
 778:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1911              		.loc 1 778 5 view .LVU488
 1912 0036 0194     		str	r4, [sp, #4]
 778:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1913              		.loc 1 778 5 view .LVU489
 1914 0038 1A6B     		ldr	r2, [r3, #48]
 1915 003a 42F00202 		orr	r2, r2, #2
 1916 003e 1A63     		str	r2, [r3, #48]
 778:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1917              		.loc 1 778 5 view .LVU490
 1918 0040 1A6B     		ldr	r2, [r3, #48]
 1919 0042 02F00202 		and	r2, r2, #2
 1920 0046 0192     		str	r2, [sp, #4]
 778:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1921              		.loc 1 778 5 view .LVU491
 1922 0048 019A     		ldr	r2, [sp, #4]
 1923              	.LBE26:
 779:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1924              		.loc 1 779 5 view .LVU492
 1925              	.LBB27:
 779:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1926              		.loc 1 779 5 view .LVU493
 1927 004a 0294     		str	r4, [sp, #8]
 779:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1928              		.loc 1 779 5 view .LVU494
 1929 004c 1A6B     		ldr	r2, [r3, #48]
 1930 004e 42F00802 		orr	r2, r2, #8
 1931 0052 1A63     		str	r2, [r3, #48]
 779:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1932              		.loc 1 779 5 view .LVU495
 1933 0054 1B6B     		ldr	r3, [r3, #48]
 1934 0056 03F00803 		and	r3, r3, #8
 1935 005a 0293     		str	r3, [sp, #8]
 779:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1936              		.loc 1 779 5 view .LVU496
 1937 005c 029B     		ldr	r3, [sp, #8]
 1938              	.LBE27:
ARM GAS  /tmp/ccsOp6Dl.s 			page 54


 784:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1939              		.loc 1 784 5 view .LVU497
 784:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1940              		.loc 1 784 25 is_stmt 0 view .LVU498
 1941 005e 4FF40063 		mov	r3, #2048
 1942 0062 0393     		str	r3, [sp, #12]
 785:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1943              		.loc 1 785 5 is_stmt 1 view .LVU499
 785:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1944              		.loc 1 785 26 is_stmt 0 view .LVU500
 1945 0064 0227     		movs	r7, #2
 1946 0066 0497     		str	r7, [sp, #16]
 786:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1947              		.loc 1 786 5 is_stmt 1 view .LVU501
 787:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1948              		.loc 1 787 5 view .LVU502
 787:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1949              		.loc 1 787 27 is_stmt 0 view .LVU503
 1950 0068 0326     		movs	r6, #3
 1951 006a 0696     		str	r6, [sp, #24]
 788:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1952              		.loc 1 788 5 is_stmt 1 view .LVU504
 788:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1953              		.loc 1 788 31 is_stmt 0 view .LVU505
 1954 006c 0725     		movs	r5, #7
 1955 006e 0795     		str	r5, [sp, #28]
 789:Core/Src/stm32f4xx_hal_msp.c **** 
 1956              		.loc 1 789 5 is_stmt 1 view .LVU506
 1957 0070 03A9     		add	r1, sp, #12
 1958 0072 0848     		ldr	r0, .L127+4
 1959              	.LVL97:
 789:Core/Src/stm32f4xx_hal_msp.c **** 
 1960              		.loc 1 789 5 is_stmt 0 view .LVU507
 1961 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 1962              	.LVL98:
 791:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1963              		.loc 1 791 5 is_stmt 1 view .LVU508
 791:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1964              		.loc 1 791 25 is_stmt 0 view .LVU509
 1965 0078 4FF48073 		mov	r3, #256
 1966 007c 0393     		str	r3, [sp, #12]
 792:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1967              		.loc 1 792 5 is_stmt 1 view .LVU510
 792:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1968              		.loc 1 792 26 is_stmt 0 view .LVU511
 1969 007e 0497     		str	r7, [sp, #16]
 793:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1970              		.loc 1 793 5 is_stmt 1 view .LVU512
 793:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1971              		.loc 1 793 26 is_stmt 0 view .LVU513
 1972 0080 0594     		str	r4, [sp, #20]
 794:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1973              		.loc 1 794 5 is_stmt 1 view .LVU514
 794:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1974              		.loc 1 794 27 is_stmt 0 view .LVU515
 1975 0082 0696     		str	r6, [sp, #24]
 795:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  /tmp/ccsOp6Dl.s 			page 55


 1976              		.loc 1 795 5 is_stmt 1 view .LVU516
 795:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1977              		.loc 1 795 31 is_stmt 0 view .LVU517
 1978 0084 0795     		str	r5, [sp, #28]
 796:Core/Src/stm32f4xx_hal_msp.c **** 
 1979              		.loc 1 796 5 is_stmt 1 view .LVU518
 1980 0086 03A9     		add	r1, sp, #12
 1981 0088 0348     		ldr	r0, .L127+8
 1982 008a FFF7FEFF 		bl	HAL_GPIO_Init
 1983              	.LVL99:
 1984              		.loc 1 803 1 is_stmt 0 view .LVU519
 1985 008e C3E7     		b	.L123
 1986              	.L128:
 1987              		.align	2
 1988              	.L127:
 1989 0090 00480040 		.word	1073760256
 1990 0094 00040240 		.word	1073873920
 1991 0098 000C0240 		.word	1073875968
 1992              		.cfi_endproc
 1993              	.LFE251:
 1995              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1996              		.align	1
 1997              		.global	HAL_UART_MspDeInit
 1998              		.syntax unified
 1999              		.thumb
 2000              		.thumb_func
 2001              		.fpu fpv4-sp-d16
 2003              	HAL_UART_MspDeInit:
 2004              	.LVL100:
 2005              	.LFB252:
 804:Core/Src/stm32f4xx_hal_msp.c **** 
 805:Core/Src/stm32f4xx_hal_msp.c **** /**
 806:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 807:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 808:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 809:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 810:Core/Src/stm32f4xx_hal_msp.c **** */
 811:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 812:Core/Src/stm32f4xx_hal_msp.c **** {
 2006              		.loc 1 812 1 is_stmt 1 view -0
 2007              		.cfi_startproc
 2008              		@ args = 0, pretend = 0, frame = 0
 2009              		@ frame_needed = 0, uses_anonymous_args = 0
 2010              		.loc 1 812 1 is_stmt 0 view .LVU521
 2011 0000 08B5     		push	{r3, lr}
 2012              	.LCFI44:
 2013              		.cfi_def_cfa_offset 8
 2014              		.cfi_offset 3, -8
 2015              		.cfi_offset 14, -4
 813:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART3)
 2016              		.loc 1 813 3 is_stmt 1 view .LVU522
 2017              		.loc 1 813 11 is_stmt 0 view .LVU523
 2018 0002 0268     		ldr	r2, [r0]
 2019              		.loc 1 813 5 view .LVU524
 2020 0004 094B     		ldr	r3, .L133
 2021 0006 9A42     		cmp	r2, r3
 2022 0008 00D0     		beq	.L132
ARM GAS  /tmp/ccsOp6Dl.s 			page 56


 2023              	.LVL101:
 2024              	.L129:
 814:Core/Src/stm32f4xx_hal_msp.c ****   {
 815:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 816:Core/Src/stm32f4xx_hal_msp.c **** 
 817:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 818:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 819:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 820:Core/Src/stm32f4xx_hal_msp.c **** 
 821:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 822:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 823:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 824:Core/Src/stm32f4xx_hal_msp.c ****     */
 825:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 826:Core/Src/stm32f4xx_hal_msp.c **** 
 827:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8);
 828:Core/Src/stm32f4xx_hal_msp.c **** 
 829:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 830:Core/Src/stm32f4xx_hal_msp.c **** 
 831:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 832:Core/Src/stm32f4xx_hal_msp.c ****   }
 833:Core/Src/stm32f4xx_hal_msp.c **** 
 834:Core/Src/stm32f4xx_hal_msp.c **** }
 2025              		.loc 1 834 1 view .LVU525
 2026 000a 08BD     		pop	{r3, pc}
 2027              	.LVL102:
 2028              	.L132:
 819:Core/Src/stm32f4xx_hal_msp.c **** 
 2029              		.loc 1 819 5 is_stmt 1 view .LVU526
 2030 000c 084A     		ldr	r2, .L133+4
 2031 000e 136C     		ldr	r3, [r2, #64]
 2032 0010 23F48023 		bic	r3, r3, #262144
 2033 0014 1364     		str	r3, [r2, #64]
 825:Core/Src/stm32f4xx_hal_msp.c **** 
 2034              		.loc 1 825 5 view .LVU527
 2035 0016 4FF40061 		mov	r1, #2048
 2036 001a 0648     		ldr	r0, .L133+8
 2037              	.LVL103:
 825:Core/Src/stm32f4xx_hal_msp.c **** 
 2038              		.loc 1 825 5 is_stmt 0 view .LVU528
 2039 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2040              	.LVL104:
 827:Core/Src/stm32f4xx_hal_msp.c **** 
 2041              		.loc 1 827 5 is_stmt 1 view .LVU529
 2042 0020 4FF48071 		mov	r1, #256
 2043 0024 0448     		ldr	r0, .L133+12
 2044 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2045              	.LVL105:
 2046              		.loc 1 834 1 is_stmt 0 view .LVU530
 2047 002a EEE7     		b	.L129
 2048              	.L134:
 2049              		.align	2
 2050              	.L133:
 2051 002c 00480040 		.word	1073760256
 2052 0030 00380240 		.word	1073887232
 2053 0034 00040240 		.word	1073873920
 2054 0038 000C0240 		.word	1073875968
ARM GAS  /tmp/ccsOp6Dl.s 			page 57


 2055              		.cfi_endproc
 2056              	.LFE252:
 2058              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 2059              		.align	2
 2060              		.set	.LANCHOR0,. + 0
 2063              	HAL_RCC_CAN1_CLK_ENABLED:
 2064 0000 00000000 		.space	4
 2065              		.text
 2066              	.Letext0:
 2067              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2068              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2069              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2070              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 2071              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2072              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2073              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2074              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2075              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2076              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2077              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 2078              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2079              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 2080              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2081              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2082              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2083              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2084              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2085              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2086              		.file 21 "Core/Inc/main.h"
ARM GAS  /tmp/ccsOp6Dl.s 			page 58


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccsOp6Dl.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccsOp6Dl.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccsOp6Dl.s:83     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:90     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccsOp6Dl.s:305    .text.HAL_ADC_MspInit:00000000000000e4 $d
     /tmp/ccsOp6Dl.s:314    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:321    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccsOp6Dl.s:377    .text.HAL_ADC_MspDeInit:0000000000000038 $d
     /tmp/ccsOp6Dl.s:386    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:393    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccsOp6Dl.s:608    .text.HAL_CAN_MspInit:00000000000000f0 $d
     /tmp/ccsOp6Dl.s:618    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:625    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccsOp6Dl.s:713    .text.HAL_CAN_MspDeInit:0000000000000060 $d
     /tmp/ccsOp6Dl.s:722    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:729    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccsOp6Dl.s:835    .text.HAL_I2C_MspInit:0000000000000064 $d
     /tmp/ccsOp6Dl.s:842    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:849    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccsOp6Dl.s:894    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccsOp6Dl.s:901    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:908    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccsOp6Dl.s:980    .text.HAL_RTC_MspInit:0000000000000038 $d
     /tmp/ccsOp6Dl.s:986    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:993    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccsOp6Dl.s:1021   .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/ccsOp6Dl.s:1027   .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1034   .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/ccsOp6Dl.s:1178   .text.HAL_SD_MspInit:0000000000000094 $d
     /tmp/ccsOp6Dl.s:1185   .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1192   .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/ccsOp6Dl.s:1240   .text.HAL_SD_MspDeInit:000000000000002c $d
     /tmp/ccsOp6Dl.s:1248   .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1255   .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccsOp6Dl.s:1463   .text.HAL_SPI_MspInit:00000000000000dc $d
     /tmp/ccsOp6Dl.s:1472   .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1479   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccsOp6Dl.s:1547   .text.HAL_SPI_MspDeInit:000000000000004c $d
     /tmp/ccsOp6Dl.s:1555   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1562   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccsOp6Dl.s:1675   .text.HAL_TIM_Base_MspInit:0000000000000068 $d
     /tmp/ccsOp6Dl.s:1683   .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1690   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccsOp6Dl.s:1776   .text.HAL_TIM_MspPostInit:0000000000000050 $d
     /tmp/ccsOp6Dl.s:1783   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1790   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccsOp6Dl.s:1832   .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccsOp6Dl.s:1838   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:1845   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccsOp6Dl.s:1989   .text.HAL_UART_MspInit:0000000000000090 $d
     /tmp/ccsOp6Dl.s:1996   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccsOp6Dl.s:2003   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccsOp6Dl.s:2051   .text.HAL_UART_MspDeInit:000000000000002c $d
     /tmp/ccsOp6Dl.s:2059   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
ARM GAS  /tmp/ccsOp6Dl.s 			page 59


     /tmp/ccsOp6Dl.s:2063   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_RCCEx_PeriphCLKConfig
hdma_tim1_ch1
