<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 176</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page176-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce176.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">5-24&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROTECTION</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft03">LTR — Load task&#160;register.</p>
<p style="position:absolute;top:122px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:123px;left:93px;white-space:nowrap" class="ft03">LIDT&#160;— Load IDT&#160;register.</p>
<p style="position:absolute;top:145px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:145px;left:93px;white-space:nowrap" class="ft03">MOV (control registers)&#160;— Load and&#160;store&#160;control&#160;registers.</p>
<p style="position:absolute;top:167px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:168px;left:93px;white-space:nowrap" class="ft03">LMSW&#160;— Load&#160;machine&#160;status word.</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:190px;left:93px;white-space:nowrap" class="ft03">CLTS&#160;—&#160;Clear task-switched flag&#160;in register CR0.</p>
<p style="position:absolute;top:212px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:213px;left:93px;white-space:nowrap" class="ft03">MOV&#160;(debug&#160;registers) — Load&#160;and&#160;store&#160;debug registers.</p>
<p style="position:absolute;top:235px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:235px;left:93px;white-space:nowrap" class="ft03">INVD&#160;— Invalidate cache,&#160;without writeback.</p>
<p style="position:absolute;top:257px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:258px;left:93px;white-space:nowrap" class="ft03">WBINVD&#160;—&#160;Invalidate&#160;cache, with writeback.</p>
<p style="position:absolute;top:280px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:280px;left:93px;white-space:nowrap" class="ft03">INVLPG&#160;—Invalidate TLB entry.</p>
<p style="position:absolute;top:302px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:303px;left:93px;white-space:nowrap" class="ft03">HLT—&#160;Halt processor.</p>
<p style="position:absolute;top:325px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:325px;left:93px;white-space:nowrap" class="ft03">RDMSR — Read&#160;Model-Specific&#160;Registers.</p>
<p style="position:absolute;top:347px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:348px;left:93px;white-space:nowrap" class="ft03">WRMSR —Write Model-Specific&#160;Registers.</p>
<p style="position:absolute;top:370px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:370px;left:93px;white-space:nowrap" class="ft03">RDPMC —&#160;Read Performance-Monitoring Counter.</p>
<p style="position:absolute;top:392px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:393px;left:93px;white-space:nowrap" class="ft03">RDTSC — Read&#160;Time-Stamp&#160;Counter.</p>
<p style="position:absolute;top:417px;left:68px;white-space:nowrap" class="ft06">Some of the privileged instructions are available&#160;only in&#160;the&#160;more&#160;recent families of Intel 64&#160;and IA-32 processors&#160;<br/><a href="o_fe12b1e2a880e0ce-1008.html">(see Section&#160;22.13, “New&#160;Instructions In&#160;the Pentium and&#160;Later&#160;IA-32&#160;Processors”).<br/></a>The&#160;PCE&#160;and TSD&#160;flags&#160;in register CR4&#160;(bits&#160;4 and&#160;2,&#160;respectively) enable the&#160;RDPMC and&#160;RDTSC&#160;instructions,&#160;<br/>respectively,&#160;to be executed&#160;at any&#160;CPL.</p>
<p style="position:absolute;top:529px;left:68px;white-space:nowrap" class="ft04">5.10 POINTER&#160;</p>
<p style="position:absolute;top:529px;left:236px;white-space:nowrap" class="ft04">VALIDATION</p>
<p style="position:absolute;top:565px;left:68px;white-space:nowrap" class="ft06">When&#160;operating in&#160;protected mode,&#160;the processor validates&#160;all&#160;pointers&#160;to&#160;enforce protection&#160;between segments&#160;<br/>and maintain isolation&#160;between&#160;privilege levels. Pointer&#160;validation&#160;consists of the&#160;following&#160;checks:<br/>1.&#160;Checking&#160;access rights to&#160;determine if&#160;the segment&#160;type is&#160;compatible with&#160;its use.<br/>2.&#160;Checking&#160;read/write rights.<br/>3.&#160;Checking&#160;if the&#160;pointer&#160;offset&#160;exceeds&#160;the segment limit.<br/>4.&#160;Checking if the&#160;supplier of the&#160;pointer&#160;is allowed to access the&#160;segment.<br/>5.&#160;Checking&#160;the&#160;offset&#160;alignment.<br/>The processor automatically performs&#160;first, second,&#160;and third&#160;checks during instruction execution. Software must&#160;<br/>explicitly&#160;request&#160;the fourth check by issuing an ARPL instruction. The fifth&#160;check (offset alignment)&#160;is&#160;performed&#160;<br/>automatically at&#160;privilege level&#160;3 if&#160;alignment&#160;checking&#160;is&#160;turned&#160;on.&#160;Offset&#160;alignment does not&#160;affect&#160;isolation of&#160;<br/>privilege levels.</p>
<p style="position:absolute;top:826px;left:68px;white-space:nowrap" class="ft05">5.10.1&#160;</p>
<p style="position:absolute;top:826px;left:148px;white-space:nowrap" class="ft05">Checking Access Rights (LAR Instruction)</p>
<p style="position:absolute;top:856px;left:68px;white-space:nowrap" class="ft08">When&#160;the processor accesses&#160;a segment using&#160;a far pointer,&#160;it performs&#160;an access rights&#160;check on the&#160;segment&#160;<br/>descriptor pointed&#160;to by the&#160;far pointer.&#160;This&#160;check&#160;is performed to&#160;determine&#160;if type and privilege&#160;level (DPL)&#160;of the&#160;<br/>segment descriptor&#160;are compatible&#160;with&#160;the operation to&#160;be&#160;performed. For example, when&#160;making a&#160;far call&#160;in&#160;<br/>protected mode,&#160;the segment-descriptor type&#160;must be&#160;for a&#160;conforming&#160;or nonconforming code segment, a call&#160;<br/>gate, a&#160;task gate,&#160;or a TSS.&#160;Then,&#160;if&#160;the call&#160;is to&#160;a nonconforming code segment,&#160;the&#160;DPL&#160;of&#160;the code segment must&#160;<br/>be&#160;equal to&#160;the CPL, and the RPL of the code segment’s segment selector must be&#160;less than or equal to the&#160;DPL. If&#160;<br/>type or&#160;privilege level&#160;are found to&#160;be&#160;incompatible, the appropriate&#160;exception is&#160;generated.<br/>To&#160;prevent&#160;type&#160;incompatibility&#160;exceptions from being generated,&#160;software can&#160;check the&#160;access&#160;rights of a&#160;<br/>segment descriptor&#160;using the&#160;LAR (load access&#160;rights)&#160;instruction.&#160;The&#160;LAR&#160;instruction specifies the&#160;segment&#160;<br/>selector&#160;for&#160;the segment descriptor whose&#160;access rights are&#160;to be checked&#160;and a&#160;destination&#160;register. The instruc-<br/>tion&#160;then performs&#160;the following&#160;operations:<br/>1.&#160;Check&#160;that the segment selector&#160;is not null.</p>
</div>
</body>
</html>
