$date
  Mon Sep 11 17:39:16 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module d_testbench $end
$var reg 1 ! clk_test $end
$var reg 1 " d_test $end
$var reg 1 # reset_test $end
$var reg 1 $ q_test $end
$var integer 32 % i $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' d $end
$var reg 1 ( reset $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
b0 %
1&
0'
1(
0)
#500000
0!
0&
#1000000
1!
1"
b1 %
1&
1'
#1500000
0!
0&
#2000000
1!
0#
1$
b10 %
1&
0(
1)
#2500000
0!
0&
#3000000
1!
0"
0$
b11 %
1&
0'
0)
#3500000
0!
0&
#4000000
1!
b100 %
1&
#4500000
0!
0&
#5000000
1!
b101 %
1&
#5500000
0!
0&
#6000000
1!
b110 %
1&
#6500000
0!
0&
#7000000
1!
b111 %
1&
#7500000
0!
0&
#8000000
1!
b1000 %
1&
#8500000
0!
0&
#9000000
1!
b1001 %
1&
#9500000
0!
0&
#10000000
1!
b1010 %
1&
#10500000
0!
0&
#11000000
