xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Tools/work/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Tools/work/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
data_ram_sim_netlist.v,verilog,xil_defaultlib,d:/Projects/course/local/8_pipeline_cpu/data/data_ram_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
