============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  10:18:48 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4 ps) Setup Check with Pin DATA_PATH_Last_s_reg[30]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[27]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2130            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2230          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    2029                  
      Launch Clock:-     100                  
         Data Path:-    1926                  
             Slack:=       4                  

#-------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[27]/CK                    -       -      R     (arrival)     393    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[27]/Q                     -       CK->Q  R     DFFRX4          4  8.0    74   301     401    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1066__2346/Y -       AN->Y  R     NOR2BX2         2  7.6   200   222     623    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g939__6131/Y  -       A1->Y  F     OAI21X4         1  4.3   113   175     798    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g919__2346/Y  -       B0->Y  R     AOI21X4         1  3.3    76    98     896    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g910__6131/Y  -       A1N->Y R     AOI2BB1X4       1  4.5    80   142    1038    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g908__8246/Y  -       B0->Y  F     OAI21X4         1  5.1   125   124    1162    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__2802/Y  -       A->Y   R     NOR2X6          1  6.1    73   110    1272    (-,-) 
  g10568__4733/Y                                 -       B->Y   F     NAND2X8         1  4.5    79    81    1353    (-,-) 
  g9874__5477/Y                                  -       B->Y   F     CLKAND2X12     33 65.3   171   190    1544    (-,-) 
  g9864__6161/Y                                  -       S0->Y  F     CLKMX2X3        2  6.2    83   229    1772    (-,-) 
  g9829/Y                                        -       A->Y   R     CLKINVX4        1  3.1    36    56    1828    (-,-) 
  g9731__5122/Y                                  -       B->Y   R     MX2X1           1  3.2    85   198    2026    (-,-) 
  DATA_PATH_Last_s_reg[30]/D                     <<<     -      R     DFFRHQX1        1    -     -     0    2026    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

