<def f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h' l='358' ll='369' type='unsigned int llvm::RISCVVType::encodeVTYPE(llvm::RISCVVLMUL VLMUL, llvm::RISCVVSEW VSEW, bool TailAgnostic, bool MaskAgnostic)'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='1569' u='c' c='_ZN12_GLOBAL__N_114RISCVAsmParser11parseVTypeIERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<doc f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h' l='349'>// Encode VTYPE into the binary format used by the the VSETVLI instruction which
// is used by our MC layer representation.
//
// Bits | Name       | Description
// -----+------------+------------------------------------------------
// 7    | vma        | Vector mask agnostic
// 6    | vta        | Vector tail agnostic
// 5:3  | vsew[2:0]  | Standard element width (SEW) setting
// 2:0  | vlmul[2:0] | Vector register group multiplier (LMUL) setting</doc>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='566' u='c' c='_ZN4llvm17RISCVDAGToDAGISel6SelectEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='600' u='c' c='_ZN4llvm17RISCVDAGToDAGISel6SelectEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2761' u='c' c='_ZL9addVSetVLRN4llvm12MachineInstrEPNS_17MachineBasicBlockEijNS_10RISCVVLMULEb'/>
