INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
