// Seed: 4077721471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  assign id_4 = id_8;
  assign id_5 = 1 - id_9;
  assign id_6 = 1;
  always $display(id_2 ? 0 && (1'b0) && 1 : id_1, 1, 1);
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_20(
      1, 1, 1 == id_1, id_15, id_5, id_3[1]
  );
  wire id_21, id_22, id_23;
  wire id_24 = id_6;
  module_0(
      id_23, id_19, id_14, id_14, id_17, id_17, id_19, id_24, id_23
  );
endmodule
