\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\label{stm32g0xx__hal__rcc__ex_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc\_ex.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc\_ex.h}}


Header file of RCC HAL Extended module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RCC extended clocks structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+LSCOSOURCE\+\_\+\+LSE}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+USART1}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+C1}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+I2\+S1}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+ADC}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+RTC}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}~(\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0} $\vert$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+I2\+S1\+CLKSOURCE\+\_\+\+EXT}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}
\item 
\#define \textbf{ RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLLADC}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+C1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+C1 clock (I2\+C1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+C1\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+C1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+I2\+S1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2\+S1 clock (I2\+S1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+I2\+S1\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the I2\+S1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the USART1 clock (USART1\+CLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+USART1\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the USART1 clock source. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG}(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}, (uint32\+\_\+t)(\+\_\+\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the ADC interface clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}()~((uint32\+\_\+t)(\textbf{ READ\+\_\+\+BIT}(\textbf{ RCC}-\/$>$CCIPR, \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL})))
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock source. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+LSCOSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+USART1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+I2\+C1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+I2\+S1\+CLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+ADCCLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+USBCLKSOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+RCCEx\+\_\+\+Periph\+CLKConfig} (\textbf{ RCC\+\_\+\+Periph\+CLKInit\+Type\+Def} $\ast$Periph\+Clk\+Init)
\item 
void \textbf{ HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKConfig} (\textbf{ RCC\+\_\+\+Periph\+CLKInit\+Type\+Def} $\ast$Periph\+Clk\+Init)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKFreq} (uint32\+\_\+t Periph\+Clk)
\item 
void \textbf{ HAL\+\_\+\+RCCEx\+\_\+\+Enable\+LSCO} (uint32\+\_\+t LSCOSource)
\item 
void \textbf{ HAL\+\_\+\+RCCEx\+\_\+\+Disable\+LSCO} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL Extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 