Warning (10268): Verilog HDL information at Uart8Receiver.v(38): always construct contains both blocking and non-blocking assignments File: C:/Users/user/Desktop/UBC/Year3/T2/CPEN391/l2a-02-sdms/DE1_SOC_D8M_RTL/uart_communication/verilog-uart/uart/Uart8Receiver.v Line: 38
Info (10281): Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object "VS" differs only in case from object "vs" in the same scope File: C:/Users/user/Desktop/UBC/Year3/T2/CPEN391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 4
Info (10281): Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object "HS" differs only in case from object "hs" in the same scope File: C:/Users/user/Desktop/UBC/Year3/T2/CPEN391/l2a-02-sdms/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 5
