Anderson, E., Bai, Z., Bischof, C., Blackford, S., Demmel, J., Dongarra, J., Du Croz, J., Greenbaum, A., Hammarling, S., McKenney, A., and Sorensen, D. 1999. LAPACK Users’ Guide, 3rd ed. Society for Industrial and Applied Mathematics, Philadelphia, PA.
Todd M. Austin , Gurindar S. Sohi, Dynamic dependency analysis of ordinary programs, Proceedings of the 19th annual international symposium on Computer architecture, p.342-351, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.140395]
Grey Ballard , James Demmel , Olga Holtz , Oded Schwartz, Graph expansion and communication costs of fast matrix multiplication: regular submission, Proceedings of the 23rd ACM symposium on Parallelism in algorithms and architectures, June 04-06, 2011, San Jose, California, USA[doi>10.1145/1989493.1989495]
Ballard, G., Demmel, J., Holtz, O., and Schwartz, O. 2011b. Minimizing communication in numerical linear algebra. SIAM Journal on Matrix Analysis and Applications 32, 3, 866--901.
Bergman, K., Borkar, S., et al. 2008. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems. Technical Report TR-2008-13. University of Notre Dame, CSE Department.
Gianfranco Bilardi , Enoch Peserico, A Characterization of Temporal Locality and Its Portability across Memory Hierarchies, Proceedings of the 28th International Colloquium on Automata, Languages and Programming,, p.128-139, July 08-12, 2001
Uday Bondhugula , Albert Hartono , J. Ramanujam , P. Sadayappan, A practical automatic polyhedral parallelizer and locality optimizer, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375595]
Matthew Bridges , Neil Vachharajani , Yun Zhang , Thomas Jablin , David August, Revisiting the Sequential Programming Model for Multi-Core, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.69-84, December 01-05, 2007[doi>10.1109/MICRO.2007.35]
Calin Cascaval , Evelyn Duesterwald , Peter F. Sweeney , Robert W. Wisniewski, Multiple Page Size Modeling and Optimization, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.339-349, September 17-21, 2005[doi>10.1109/PACT.2005.32]
James Demmel , Laura Grigori , Mark Hoemmen , Julien Langou, Communication-optimal Parallel and Sequential QR and LU Factorizations, SIAM Journal on Scientific Computing, v.34 n.1, p.206-239, January 2012[doi>10.1137/080731992]
Chen Ding , Yutao Zhong, Predicting whole-program locality through reuse distance analysis, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781159]
Fauzia, N., Elango, V., Ravishankar, M., Pouchet, L.-N., Ramanujam, J., Rastello, F., Rountev, A., and Sadayappan, P. 2013. Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential. Technical Report OSU-CISRC-9/13-TR19, Ohio State University.
Samuel H. Fuller , Lynette I. Millett, The Future of Computing Performance: Game Over or Next Level?, National Academy Press, Washington, DC, 2011
Saturnino Garcia , Donghwan Jeon , Christopher M. Louie , Michael Bedford Taylor, Kremlin: rethinking and rebooting gprof for the multicore age, Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993553]
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
Justin Holewinski , Ragavendar Ramamurthi , Mahesh Ravishankar , Naznin Fauzia , Louis-Noël Pouchet , Atanas Rountev , P. Sadayappan, Dynamic trace-based analysis of vectorization potential of applications, Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254108]
F. Irigoin , R. Triolet, Supernode partitioning, Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.319-329, January 10-13, 1988, San Diego, California, USA[doi>10.1145/73560.73588]
Song Jiang , Xiaodong Zhang, Making LRU Friendly to Weak Locality Workloads: A Novel Replacement Algorithm to Improve Buffer Cache Performance, IEEE Transactions on Computers, v.54 n.8, p.939-952, August 2005[doi>10.1109/TC.2005.130]
Yunlian Jiang , Eddy Z. Zhang , Kai Tian , Xipeng Shen, Is reuse distance applicable to data locality analysis on chip multiprocessors?, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus[doi>10.1007/978-3-642-11970-5_15]
Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
Ken Kennedy , Kathryn S. McKinley, Maximizing Loop Parallelism and Improving Data Locality via Loop Fusion and Distribution, Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing, p.301-320, August 12-14, 1993
Alain Ketterlin , Philippe Clauss, Prediction and trace compression of data access addresses through nested loop recognition, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356071]
M. Kumar, Measuring Parallelism in Computation-Intensive Scientific/Engineering Applications, IEEE Transactions on Computers, v.37 n.9, p.1088-1098, September 1988[doi>10.1109/12.2259]
Monica S. Lam , Robert P. Wilson, Limits of control flow on parallelism, Proceedings of the 19th annual international symposium on Computer architecture, p.46-57, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139702]
LAPACK. http://www.netlib.org/lapack.
J. R. Larus, Loop-Level Parallelism in Numeric and Symbolic Programs, IEEE Transactions on Parallel and Distributed Systems, v.4 n.7, p.812-826, July 1993[doi>10.1109/71.238302]
Jonathan Mak , Alan Mycroft, Limits of parallelism using dynamic dependency graphs, Proceedings of the Seventh International Workshop on Dynamic Analysis, July 20-20, 2009, Chicago, Illinois[doi>10.1145/2134243.2134253]
Gabriel Marin , John Mellor-Crummey, Cross-architecture performance predictions for scientific applications using parameterized models, Proceedings of the joint international conference on Measurement and modeling of computer systems, June 10-14, 2004, New York, NY, USA[doi>10.1145/1005686.1005691]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
A. Nicolau , J. A. Fisher, Measuring the Parallelism Available for Very Long Instruction Word Architectures, IEEE Transactions on Computers, v.33 n.11, p.968-976, November 1984[doi>10.1109/TC.1984.1676371]
Qingpeng Niu , James Dinan , Qingda Lu , P. Sadayappan, PARDA: A Fast Parallel Reuse Distance Analysis Algorithm, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, p.1284-1294, May 21-25, 2012[doi>10.1109/IPDPS.2012.117]
Cosmin E. Oancea , Alan Mycroft, Set-Congruence Dynamic Analysis for Thread-Level Speculation (TLS), Languages and Compilers for Parallel Computing: 21th International Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2008[doi>10.1007/978-3-540-89740-8_11]
Joon-Sang Park , Michael Penner , Viktor K. Prasanna, Optimizing Graph Algorithms for Improved Cache Performance, IEEE Transactions on Parallel and Distributed Systems, v.15 n.9, p.769-782, September 2004[doi>10.1109/TPDS.2004.44]
PLUTO. 2013. PLUTO: A polyhedral automatic parallelizer and locality optimizer for multicores. Retrieved December 4, 2013 from http://pluto-compiler.sourceforge.net.
Pohl, T. 2008. 470.lbm. Retrieved December 4, 2013 from http://www.spec.org/cpu2006/Docs/470.lbm.html.
Matthew A. Postiff , David A. Greene , Gary S. Tyson , Trevor N. Mudge, The limits of instruction level parallelism in SPEC95 applications, ACM SIGARCH Computer Architecture News, v.27 n.1, p.31-34, March 1999[doi>10.1145/309758.309771]
Lawrence Rauchwerger , Pradeep K. Dubey , Ravi Nair, Measuring limits of parallelism and characterizing its vulnerability to resource constraints, Proceedings of the 26th annual international symposium on Microarchitecture, p.105-117, December 01-03, 1993, Austin, Texas, USA
Lawrence Rauchwerger , David Padua, The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.218-232, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207148]
Vivek Sarkar , John Hennessy, Compile-time partitioning and scheduling of parallel programs, Proceedings of the 1986 SIGPLAN symposium on Compiler construction, p.17-26, June 25-27, 1986, Palo Alto, California, USA[doi>10.1145/12276.13313]
John Shalf , Sudip Dosanjh , John Morrison, Exascale computing technology challenges, Proceedings of the 9th international conference on High performance computing for computational science, June 22-25, 2010, Berkeley, CA
Xipeng Shen , Yutao Zhong , Chen Ding, Locality phase prediction, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024414]
Darko Stefanovic , Margaret Martonosi, Limits and Graph Structure of Available Instruction-Level Parallelism (Research Note), Proceedings from the 6th International Euro-Par Conference on Parallel Processing, p.1018-1022, August 29-September 01, 2000
Kevin B. Theobald , Guang R. Gao , Laurie J. Hendren, On the limits of program parallelism and its smoothability, Proceedings of the 25th annual international symposium on Microarchitecture, p.10-19, December 01-04, 1992, Portland, Oregon, USA
Chen Tian , Min Feng , Vijay Nagarajan , Rajiv Gupta, Copy or Discard execution model for speculative parallelization on multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.330-341, November 08-12, 2008[doi>10.1109/MICRO.2008.4771802]
Georgios Tournavitis , Zheng Wang , Björn Franke , Michael F.P. O'Boyle, Towards a holistic approach to auto-parallelization: integrating profile-driven parallelism detection and machine-learning based mapping, Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation, June 15-21, 2009, Dublin, Ireland[doi>10.1145/1542476.1542496]
Gayathri Venkataraman , Sartaj Sahni , Srabani Mukhopadhyaya, A blocked all-pairs shortest-paths algorithm, Journal of Experimental Algorithmics (JEA), 8, 2003[doi>10.1145/996546.996553]
David W. Wall, Limits of instruction-level parallelism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.176-188, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106991]
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
Peng Wu , Arun Kejariwal , Călin Caşcaval, Compiler-Driven Dependence Profiling to Guide Program Parallelization, Languages and Compilers for Parallel Computing: 21th International Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2008[doi>10.1007/978-3-540-89740-8_16]
Zhong, H., Mehrara, M., Lieberman, S., and Mahlke, S. 2008. Uncovering hidden loop level parallelism in sequential applications. In Proceedings of the 14th International Symposium on High-Performance Computer Architecture (HPCA’08). 290--301.
Yutao Zhong , Steven G. Dropsho , Chen Ding, Miss Rate Prediction across All Program Inputs, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.79, September 27-October 01, 2003
Yutao Zhong , Maksim Orlovich , Xipeng Shen , Chen Ding, Array regrouping and structure splitting using whole-program reference affinity, Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, June 09-11, 2004, Washington DC, USA[doi>10.1145/996841.996872]
