
*** Running vivado
    with args -log cpu_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu_top.tcl -notrace
Command: synth_design -top cpu_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 365.633 ; gain = 99.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [D:/DALL/risc_cpu_vivado/cpu_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (1#1) [D:/DALL/risc_cpu_vivado/cpu_top.v:1]
WARNING: [Synth 8-3331] design cpu_top has unconnected port reset_btn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.016 ; gain = 153.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.016 ; gain = 153.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.016 ; gain = 153.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DALL/risc_cpu_vivado/constraints_arty_z7.xdc]
Finished Parsing XDC File [D:/DALL/risc_cpu_vivado/constraints_arty_z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DALL/risc_cpu_vivado/constraints_arty_z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 779.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 779.258 ; gain = 512.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 779.258 ; gain = 512.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 779.258 ; gain = 512.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "regs_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "instr_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 779.258 ; gain = 512.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design cpu_top has unconnected port reset_btn
WARNING: [Synth 8-3332] Sequential element (pc_reg[15]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[14]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[13]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[12]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[11]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[10]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[9]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[8]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[7]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[6]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (pc_reg[5]) is unused and will be removed from module cpu_top.
INFO: [Synth 8-3886] merging instance 'regs_reg[7][0]' (FDE) to 'regs_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][0]' (FDE) to 'regs_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][0]' (FDE) to 'regs_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][0] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][1]' (FDE) to 'regs_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][1]' (FDE) to 'regs_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][1]' (FDE) to 'regs_reg[4][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][1] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][2]' (FDE) to 'regs_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][2]' (FDE) to 'regs_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][2]' (FDE) to 'regs_reg[4][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][2] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][5]' (FDE) to 'regs_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][5]' (FDE) to 'regs_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][5]' (FDE) to 'regs_reg[4][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][5] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][4]' (FDE) to 'regs_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][4]' (FDE) to 'regs_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][4]' (FDE) to 'regs_reg[4][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][4] )
INFO: [Synth 8-3886] merging instance 'regs_reg[5][3]' (FDE) to 'regs_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'regs_reg[4][3]' (FDE) to 'regs_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'regs_reg[7][3]' (FDE) to 'regs_reg[6][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[6][3] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][6]' (FDE) to 'regs_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][6]' (FDE) to 'regs_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][6]' (FDE) to 'regs_reg[4][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][6] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][7]' (FDE) to 'regs_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][7]' (FDE) to 'regs_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][7]' (FDE) to 'regs_reg[4][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][8]' (FDE) to 'regs_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][8]' (FDE) to 'regs_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][8]' (FDE) to 'regs_reg[4][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][8] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][11]' (FDE) to 'regs_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][11]' (FDE) to 'regs_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][11]' (FDE) to 'regs_reg[4][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][11] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][10]' (FDE) to 'regs_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][10]' (FDE) to 'regs_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][10]' (FDE) to 'regs_reg[4][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][10] )
INFO: [Synth 8-3886] merging instance 'regs_reg[5][9]' (FDE) to 'regs_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'regs_reg[4][9]' (FDE) to 'regs_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'regs_reg[7][9]' (FDE) to 'regs_reg[6][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[6][9] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][12]' (FDE) to 'regs_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][12]' (FDE) to 'regs_reg[5][12]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][12]' (FDE) to 'regs_reg[4][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][12] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][13]' (FDE) to 'regs_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][13]' (FDE) to 'regs_reg[5][13]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][13]' (FDE) to 'regs_reg[4][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][13] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][14]' (FDE) to 'regs_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][14]' (FDE) to 'regs_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][14]' (FDE) to 'regs_reg[4][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][14] )
INFO: [Synth 8-3886] merging instance 'regs_reg[7][15]' (FDE) to 'regs_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'regs_reg[6][15]' (FDE) to 'regs_reg[5][15]'
INFO: [Synth 8-3886] merging instance 'regs_reg[5][15]' (FDE) to 'regs_reg[4][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[4][15] )
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][0]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][1]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][2]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][5]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][4]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[6][3]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][6]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][7]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][8]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][11]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][10]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[6][9]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][12]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][13]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][14]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[4][15]) is unused and will be removed from module cpu_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 779.258 ; gain = 512.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 779.258 ; gain = 512.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 799.008 ; gain = 532.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regs_reg[3][15] )
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][15]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][14]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][13]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][12]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][11]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][10]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][9]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][8]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][7]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][6]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][5]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][4]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][3]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][2]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[3][1]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][15]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][14]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][13]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][12]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][11]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][10]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][9]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][8]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][7]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][6]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][5]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][4]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][3]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][2]) is unused and will be removed from module cpu_top.
WARNING: [Synth 8-3332] Sequential element (regs_reg[0][1]) is unused and will be removed from module cpu_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    19|
|3     |LUT1   |     1|
|4     |LUT2   |    10|
|5     |LUT3   |    19|
|6     |LUT4   |    26|
|7     |LUT5   |    64|
|8     |LUT6   |    21|
|9     |FDRE   |    72|
|10    |IBUF   |     1|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   239|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 801.664 ; gain = 176.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 801.664 ; gain = 535.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 801.664 ; gain = 548.188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/DALL/risc_cpu_vivado/project_1/project_1.runs/synth_1/cpu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_utilization_synth.rpt -pb cpu_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 801.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 11 23:41:38 2026...
