// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 Lothar Wa√ümann <LW@KARO-electronics.de>
 *
 */

#include "imx8mp.dtsi"

/ {
	aliases {
		ethernet0 = &eqos;
		/delete-property/ ethernet1;
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
		mmc0 = &usdhc3;
		mmc1 = &usdhc2;
		/delete-property/ mmc2;
		usb-host = &usb_dwc3_1;
		usbotg = &usb_dwc3_0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x40000000>,
		      <0x1 0x00000000 0 0x40000000>;
	};

	reg_1v8: regulator-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reg_3v3: regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_vdd_core: regulator-vdd-core {
		compatible = "regulator-fixed";
		regulator-name = "vdd-core";
		regulator-min-microvolt = <900000>;
		regulator-max-microvolt = <900000>;
		regulator-always-on;
	};
};

&i2c1 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio5 14 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 15 GPIO_ACTIVE_HIGH>;
	clock-frequency = <400000>;
	status = "okay";
};

&i2c2 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
	clock-frequency = <400000>;
	status = "okay";
};

&i2c3 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	scl-gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
	clock-frequency = <400000>;
	status = "okay";
};

&i2c4 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;
	pinctrl-1 = <&pinctrl_i2c4_gpio>;
	scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
	clock-frequency = <400000>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2 &pinctrl_usdhc2_cd>;
	bus-width = <4>;
	vqmmc-supply = <&reg_3v3>;
	vmmc-supply = <&reg_3v3>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	fsl,wp-controller;
	status = "okay";
};

&usdhc3 { /* eMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	vqmmc-supply = <&reg_1v8>;
	vmmc-supply = <&reg_3v3>;
	non-removable;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&iomuxc {
	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL			0x400001c2
			MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA			0x400001c2
		>;
	};

	pinctrl_i2c1_gpio: i2c1-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C1_SCL__GPIO5_IO14		0x400001c2
			MX8MP_IOMUXC_I2C1_SDA__GPIO5_IO15		0x400001c2
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL			0x400001c2
			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA			0x400001c2
		>;
	};

	pinctrl_i2c2_gpio: i2c2-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C2_SCL__GPIO5_IO16		0x400001c2
			MX8MP_IOMUXC_I2C2_SDA__GPIO5_IO17		0x400001c2
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL			0x400001c2
			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA			0x400001c2
		>;
	};

	pinctrl_i2c3_gpio: i2c3-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SCL__GPIO5_IO18		0x400001c2
			MX8MP_IOMUXC_I2C3_SDA__GPIO5_IO19		0x400001c2
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL			0x400001c2
			MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA			0x400001c2
		>;
	};

	pinctrl_i2c4_gpio: i2c4-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C4_SCL__GPIO5_IO20		0x400001c2
			MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21		0x400001c2
		>;
	};

	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03		0x1c0
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK		0x110
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD		0x150
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0		0x150
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1		0x150
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2		0x150
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3		0x150
		>;
	};

	pinctrl_usdhc2_cd: usdhc2-cdgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12		0x1c0
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK		0x110
			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD		0x150
			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x150
			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x150
			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x150
			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x150
			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x150
			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x150
			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x150
			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7		0x150
			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE		0x110
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK		0x114
			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD		0x154
			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x154
			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x154
			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x154
			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x154
			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x154
			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x154
			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x154
			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7		0x154
			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE		0x114
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK		0x116
			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD		0x156
			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0		0x156
			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1		0x156
			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2		0x156
			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3		0x156
			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4		0x156
			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5		0x156
			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6		0x156
			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7		0x156
			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE		0x116
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B		0x140
		>;
	};
};
