 
{
   
    "BENCHMARKS": {
        "aes-128-ecb-encoder": {
            "design":"RTL_Benchmark/SVerilog/Cores/crypto_core/aes-128-ecb-encoder/trunk/src/config.tcl",
            "status": "active",
            "top": "aes128_enc",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/crypto_core/aes-128-ecb-encoder/trunk/src/aes128_enc.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "aes_decrypt_fpga_128": {
            "design":"RTL_Benchmark/SVerilog/Cores/crypto_core/aes_decrypt_fpga/rtl/verilog/aes_decrypt128/config.tcl",
            "status": "active",
            "top": "aes_decrypt128",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/crypto_core/aes_decrypt_fpga/rtl/Sverilog/aes_decrypt128/aes_decrypt128.sv",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_decrypt_fpga_192": {
            "design":"RTL_Benchmark/SVerilog/Cores/crypto_core/aes_decrypt_fpga/rtl/verilog/aes_decrypt192/config.tcl",
            "status": "active",
            "top": "aes_decrypt192",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/crypto_core/aes_decrypt_fpga/rtl/Sverilog/aes_decrypt192/aes_decrypt192.sv",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_decrypt_fpga_256": {
            "design":"RTL_Benchmark/SVerilog/Cores/crypto_core/aes_decrypt_fpga/rtl/verilog/aes_decrypt256/config.tcl",
            "status": "active",
            "top": "aes_decrypt256",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/crypto_core/aes_decrypt_fpga/rtl/Sverilog/aes_decrypt256/aes_decrypt256.sv",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}