# Reading C:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# OpenFile D:/Desktop/COD_Lab/lab30_Risc5CPU/sim/top/top.mpf
# Loading project top
vsim -L simprims_ver -L unisims_ver -voptargs=+acc work.Risc5CPU_tb_v
# vsim -gui D:\Desktop\COD_Lab\lab30_Risc5CPU\sim\top\top.mpf 
# Start time: 22:49:59 on Dec 31,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# 
# Loading work.Risc5CPU_tb_v(fast)
# Loading work.Risc5CPU(fast)
# Loading work.IF(fast)
# Loading work.adder_32bits(fast)
# Loading work.adder_4bits(fast)
# Loading work.adder_4bits_select(fast)
# Loading work.InstructionROM(fast)
# Loading work.IF_ID(fast)
# Loading work.ID(fast)
# Loading work.Registers(fast)
# Loading work.RBWRegisters(fast)
# Loading work.Decode(fast)
# Loading work.BranchTest(fast)
# Loading work.ID_EX(fast)
# Loading work.EX(fast)
# Loading work.mux3(fast)
# Loading work.ALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.DataRAM(fast)
# Loading work.DataRAM_dist_mem_gen_v8_0_12(fast)
# Loading simprims_ver.GND(fast)
# Loading work.DataRAM_dist_mem_gen_v8_0_12_synth(fast)
# Loading work.DataRAM_spram(fast)
# Loading simprims_ver.FDRE(fast)
# Loading simprims_ver.RAM64X1S(fast)
# Loading work.MEM_WB(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v(57): [PCDPC] - Port size (32) does not match connection size (4) for port 'ALUCode'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/Decode0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v(91): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
add wave -position insertpoint  \
sim:/Risc5CPU_tb_v/reset \
sim:/Risc5CPU_tb_v/clk \
sim:/Risc5CPU_tb_v/Stall \
sim:/Risc5CPU_tb_v/PC \
sim:/Risc5CPU_tb_v/MemDout_mem \
sim:/Risc5CPU_tb_v/JumpFlag \
sim:/Risc5CPU_tb_v/Instruction_id \
sim:/Risc5CPU_tb_v/ALU_B \
sim:/Risc5CPU_tb_v/ALU_A \
sim:/Risc5CPU_tb_v/ALUResult_ex
run -all
# ** Note: $stop    : D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU_tb.v(39)
#    Time: 2251 ns  Iteration: 0  Instance: /Risc5CPU_tb_v
# Break in Module Risc5CPU_tb_v at D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU_tb.v line 39
vsim -L simprims_ver -L unisims_ver -voptargs=+acc work.Risc5CPU_tb_v
# vsim 
# Start time: 22:52:03 on Dec 31,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# 
# Loading work.Risc5CPU_tb_v(fast)
# Loading work.Risc5CPU(fast)
# Loading work.IF(fast)
# Loading work.adder_32bits(fast)
# Loading work.adder_4bits(fast)
# Loading work.adder_4bits_select(fast)
# Loading work.InstructionROM(fast)
# Loading work.IF_ID(fast)
# Loading work.ID(fast)
# Loading work.Registers(fast)
# Loading work.RBWRegisters(fast)
# Loading work.Decode(fast)
# Loading work.BranchTest(fast)
# Loading work.ID_EX(fast)
# Loading work.EX(fast)
# Loading work.mux3(fast)
# Loading work.ALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.DataRAM(fast)
# Loading work.DataRAM_dist_mem_gen_v8_0_12(fast)
# Loading simprims_ver.GND(fast)
# Loading work.DataRAM_dist_mem_gen_v8_0_12_synth(fast)
# Loading work.DataRAM_spram(fast)
# Loading simprims_ver.FDRE(fast)
# Loading simprims_ver.RAM64X1S(fast)
# Loading work.MEM_WB(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v(57): [PCDPC] - Port size (32) does not match connection size (4) for port 'ALUCode'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/Decode0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v(91): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
vsim -L simprims_ver -L unisims_ver -voptargs=+acc work.Risc5CPU_tb_v
# vsim 
# Start time: 22:52:33 on Dec 31,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# 
# Loading work.Risc5CPU_tb_v(fast)
# Loading work.Risc5CPU(fast)
# Loading work.IF(fast)
# Loading work.adder_32bits(fast)
# Loading work.adder_4bits(fast)
# Loading work.adder_4bits_select(fast)
# Loading work.InstructionROM(fast)
# Loading work.IF_ID(fast)
# Loading work.ID(fast)
# Loading work.Registers(fast)
# Loading work.RBWRegisters(fast)
# Loading work.Decode(fast)
# Loading work.BranchTest(fast)
# Loading work.ID_EX(fast)
# Loading work.EX(fast)
# Loading work.mux3(fast)
# Loading work.ALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.DataRAM(fast)
# Loading work.DataRAM_dist_mem_gen_v8_0_12(fast)
# Loading simprims_ver.GND(fast)
# Loading work.DataRAM_dist_mem_gen_v8_0_12_synth(fast)
# Loading work.DataRAM_spram(fast)
# Loading simprims_ver.FDRE(fast)
# Loading simprims_ver.RAM64X1S(fast)
# Loading work.MEM_WB(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/IF_1/adder0/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v(57): [PCDPC] - Port size (32) does not match connection size (4) for port 'ALUCode'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/Decode0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/BranchTest0/adder/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v(91): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/ID_1/adder0/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder1/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder1/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder2/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder2/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder3/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder3/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder4/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder4/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder5/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder5/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder6/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder6/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder7/adder0 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# ** Warning: (vsim-3015) D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'ci'. The port definition is at: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Risc5CPU_tb_v/uut/EX_1/ALU_1/adder/adder7/adder1 File: D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v
# Compile of dist_mem_gen_v8_0_12.v was successful.
# Compile of DataRAM.v was successful.
# Compile of DataRAM_sim_netlist.v was successful.
# 3 compiles, 0 failed with no errors.
# End time: 22:53:57 on Dec 31,2022, Elapsed time: 0:01:24
# Errors: 0, Warnings: 60
