mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593013.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3017.948 CPU sec, 60.677 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3780.746 CPU sec, 59.914 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3781.472 CPU sec, 59.963 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1561.979 CPU sec, 24.713 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 236.486 sec; CPU: 12185.532 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593013.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.532 CPU sec, 24.658 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.689 CPU sec, 22.306 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.738 CPU sec, 22.343 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.154 CPU sec, 22.364 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.108 CPU sec, 22.608 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.844 CPU sec, 22.774 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.042 CPU sec, 22.838 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.278 CPU sec, 22.078 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.557 CPU sec, 22.279 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.907 CPU sec, 22.272 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.022 CPU sec, 22.606 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.566 CPU sec, 22.748 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.733 CPU sec, 23.169 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.444 CPU sec, 22.263 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.779 CPU sec, 22.067 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.144 CPU sec, 22.134 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.903 CPU sec, 22.192 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.124 CPU sec, 22.447 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.978 CPU sec, 22.346 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.671 CPU sec, 22.769 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.799 CPU sec, 22.453 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.849 CPU sec, 22.294 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.110 CPU sec, 22.481 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.842 CPU sec, 22.794 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.246 CPU sec, 23.041 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.636 CPU sec, 22.799 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.312 CPU sec, 23.019 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.118 CPU sec, 4.951 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 619.878 sec; CPU: 4885.879 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,810,323,887 cache-misses                                                  (21.24%)
S0       16 11,903,677,221,350 cycles                    #    0.000 GHz                      (22.07%)
S0       16 11,954,214,082,368 instructions              #   63.10  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.71%)
S0       16          3,998,490 cs                                                            (100.00%)
S0       16             12,691 migrations                                                    (100.00%)
S0       16            601,678 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    917,634,044,886 idle-cycles-frontend      #  484.41% frontend cycles idle     (17.49%)
S0       16  1,454,958,476,191 idle-cycles-backend       #  768.06% backend  cycles idle     (16.80%)
S0       16  3,729,789,012,326 L1-dcache-loads                                               (22.48%)
S0       16     48,250,114,664 L1-dcache-load-misses     #   82.02% of all L1-dcache hits    (27.95%)
S0       16     50,883,376,828 L1-dcache-stores                                              (27.85%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.91%)
S0       16      7,793,541,064 L1-icache-load-misses                                         (27.98%)
S0       16     59,006,615,010 LLC-loads                                                     (11.16%)
S0       16     36,311,980,844 LLC-stores                                                    (11.24%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,764,653,047,520 dTLB-loads                                                    (16.81%)
S0       16      6,486,675,308 dTLB-load-misses          #   10.92% of all dTLB cache hits   (16.81%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,636,104,110,404 iTLB-loads                                                    (16.51%)
S0       16         27,491,512 iTLB-load-misses          #    0.07% of all iTLB cache hits   (10.80%)
S0       16  1,005,955,181,426 branch-loads                                                  (16.08%)
S0       16     69,352,235,382 branch-load-misses                                            (21.67%)
S1       16        118,797,769 cache-misses                                                  (21.55%)
S1       16     42,975,285,337 cycles                    #    0.000 GHz                      (21.95%)
S1       16     11,076,779,258 instructions              #    0.00  insns per cycle          (27.32%)
S1       16             57,109 cs                                                            (100.00%)
S1       16              3,418 migrations                                                    (100.00%)
S1       16             31,959 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    296,933,738,065 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.72%)
S1       16     15,856,348,494 idle-cycles-backend       #    0.00% backend  cycles idle     (16.77%)
S1       16      4,721,515,459 L1-dcache-loads                                               (22.62%)
S1       16        248,068,338 L1-dcache-load-misses                                         (28.49%)
S1       16        262,026,295 L1-dcache-stores                                              (28.86%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.67%)
S1       16        131,489,504 L1-icache-load-misses                                         (28.56%)
S1       16        450,410,598 LLC-loads                                                     (11.39%)
S1       16        296,578,750 LLC-stores                                                    (11.22%)
S1       16    <not supported> LLC-prefetches          
S1       16      5,379,058,223 dTLB-loads                                                    (16.88%)
S1       16            195,329 dTLB-load-misses                                              (16.49%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      3,120,746,720 iTLB-loads                                                    (16.22%)
S1       16            128,270 iTLB-load-misses                                              (10.47%)
S1       16      2,100,429,378 branch-loads                                                  (15.86%)
S1       16         20,191,042 branch-load-misses                                            (21.23%)
S2       16        269,750,508 cache-misses                                                  (21.56%)
S2       16     81,524,323,766 cycles                    #    0.000 GHz                      (19.98%)
S2       16     21,060,357,912 instructions              #    0.00  insns per cycle          (27.23%)
S2       16            110,285 cs                                                            (100.00%)
S2       16              7,752 migrations                                                    (100.00%)
S2       16             27,909 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    640,972,950,019 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.95%)
S2       16     30,731,212,675 idle-cycles-backend       #    0.00% backend  cycles idle     (16.39%)
S2       16     12,532,057,778 L1-dcache-loads                                               (23.11%)
S2       16        545,311,715 L1-dcache-load-misses                                         (26.95%)
S2       16        572,338,426 L1-dcache-stores                                              (27.98%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.75%)
S2       16        213,784,200 L1-icache-load-misses                                         (26.28%)
S2       16        743,425,254 LLC-loads                                                     (13.59%)
S2       16        622,117,020 LLC-stores                                                    (13.48%)
S2       16    <not supported> LLC-prefetches          
S2       16     12,694,375,144 dTLB-loads                                                    (18.86%)
S2       16            134,558 dTLB-load-misses                                              (18.02%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      5,483,500,886 iTLB-loads                                                    (16.69%)
S2       16             95,111 iTLB-load-misses                                              (10.74%)
S2       16      3,931,676,198 branch-loads                                                  (16.36%)
S2       16         33,464,219 branch-load-misses                                            (21.58%)
S3       16        551,081,829 cache-misses                                                  (21.83%)
S3       16     95,597,553,309 cycles                    #    0.000 GHz                      (21.94%)
S3       16     35,301,364,084 instructions              #    0.00  insns per cycle          (27.78%)
S3       16             85,968 cs                                                            (100.00%)
S3       16              1,702 migrations                                                    (100.00%)
S3       16             49,527 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    527,457,635,852 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.96%)
S3       16     27,857,319,815 idle-cycles-backend       #    0.00% backend  cycles idle     (16.96%)
S3       16     17,850,828,494 L1-dcache-loads                                               (22.60%)
S3       16        812,754,431 L1-dcache-load-misses                                         (28.13%)
S3       16        866,449,709 L1-dcache-stores                                              (28.16%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.08%)
S3       16        528,932,174 L1-icache-load-misses                                         (28.28%)
S3       16      1,412,218,932 LLC-loads                                                     (11.36%)
S3       16        309,446,975 LLC-stores                                                    (11.06%)
S3       16    <not supported> LLC-prefetches          
S3       16     19,351,329,570 dTLB-loads                                                    (16.77%)
S3       16            935,103 dTLB-load-misses                                              (16.47%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     11,272,295,663 iTLB-loads                                                    (16.43%)
S3       16            799,239 iTLB-load-misses                                              (10.62%)
S3       16      5,390,021,031 branch-loads                                                  (16.09%)
S3       16        182,097,683 branch-load-misses                                            (21.65%)

     619.909117738 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593013.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 375.957 CPU sec, 31.264 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.275 CPU sec, 23.918 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.391 CPU sec, 25.289 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.507 CPU sec, 24.034 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.387 CPU sec, 23.927 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.687 CPU sec, 24.334 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.466 CPU sec, 24.301 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 375.954 CPU sec, 23.655 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.132 CPU sec, 23.914 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.045 CPU sec, 24.219 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.860 CPU sec, 23.808 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.724 CPU sec, 24.055 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.978 CPU sec, 24.220 real sec
[M::mem_process_seqs] Processed 940982 reads in 233.822 CPU sec, 15.301 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 344.257 sec; CPU: 5202.161 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,425,306,572 cache-misses                                                  (22.12%)
S0       16 12,610,031,404,933 cycles                    #    0.000 GHz                      (22.51%)
S0       16 11,777,620,153,575 instructions              #   59.18  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.32%)
S0       16          5,166,145 cs                                                            (100.00%)
S0       16             39,932 migrations                                                    (100.00%)
S0       16            669,124 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,056,266,428,634 idle-cycles-frontend      #  530.71% frontend cycles idle     (17.20%)
S0       16  1,892,128,639,303 idle-cycles-backend       #  950.68% backend  cycles idle     (16.93%)
S0       16  3,708,820,127,430 L1-dcache-loads                                               (22.49%)
S0       16     48,277,681,705 L1-dcache-load-misses     #   82.78% of all L1-dcache hits    (28.00%)
S0       16     51,277,917,472 L1-dcache-stores                                              (27.71%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.74%)
S0       16      8,417,026,309 L1-icache-load-misses                                         (27.73%)
S0       16     59,985,528,165 LLC-loads                                                     (11.09%)
S0       16     36,903,025,078 LLC-stores                                                    (11.02%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,806,503,228,580 dTLB-loads                                                    (16.48%)
S0       16      6,710,923,947 dTLB-load-misses          #   11.23% of all dTLB cache hits   (16.39%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,692,114,577,707 iTLB-loads                                                    (16.37%)
S0       16         74,059,436 iTLB-load-misses          #    0.18% of all iTLB cache hits   (10.91%)
S0       16  1,018,643,880,145 branch-loads                                                  (16.37%)
S0       16     70,268,745,823 branch-load-misses                                            (21.89%)
S1       16         95,812,947 cache-misses                                                  (22.19%)
S1       16     34,323,109,125 cycles                    #    0.000 GHz                      (22.36%)
S1       16      8,123,101,786 instructions              #    0.00  insns per cycle          (28.19%)
S1       16             38,637 cs                                                            (100.00%)
S1       16                759 migrations                                                    (100.00%)
S1       16             24,924 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    306,468,549,348 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.39%)
S1       16     13,207,720,209 idle-cycles-backend       #    0.00% backend  cycles idle     (17.01%)
S1       16      4,781,736,661 L1-dcache-loads                                               (22.75%)
S1       16        249,298,430 L1-dcache-load-misses                                         (28.23%)
S1       16        267,029,985 L1-dcache-stores                                              (27.97%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.69%)
S1       16        128,757,143 L1-icache-load-misses                                         (27.52%)
S1       16        394,415,061 LLC-loads                                                     (10.91%)
S1       16        219,600,749 LLC-stores                                                    (11.16%)
S1       16    <not supported> LLC-prefetches          
S1       16      4,126,607,746 dTLB-loads                                                    (16.59%)
S1       16            138,265 dTLB-load-misses                                              (16.43%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      2,200,610,692 iTLB-loads                                                    (16.30%)
S1       16             92,772 iTLB-load-misses                                              (11.03%)
S1       16      1,463,254,697 branch-loads                                                  (16.47%)
S1       16         17,170,070 branch-load-misses                                            (21.95%)
S2       16        185,484,734 cache-misses                                                  (22.00%)
S2       16     51,182,171,708 cycles                    #    0.000 GHz                      (21.94%)
S2       16     13,721,788,112 instructions              #    0.00  insns per cycle          (26.38%)
S2       16             89,787 cs                                                            (100.00%)
S2       16             11,582 migrations                                                    (100.00%)
S2       16             18,839 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    397,532,135,271 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.96%)
S2       16     20,504,777,160 idle-cycles-backend       #    0.00% backend  cycles idle     (15.82%)
S2       16      6,782,948,249 L1-dcache-loads                                               (22.87%)
S2       16        324,213,896 L1-dcache-load-misses                                         (25.60%)
S2       16        322,229,743 L1-dcache-stores                                              (27.71%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.66%)
S2       16        202,169,050 L1-icache-load-misses                                         (27.55%)
S2       16        766,129,378 LLC-loads                                                     (14.00%)
S2       16        393,481,040 LLC-stores                                                    (11.03%)
S2       16    <not supported> LLC-prefetches          
S2       16      7,835,180,922 dTLB-loads                                                    (17.68%)
S2       16            124,648 dTLB-load-misses                                              (17.89%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,820,912,341 iTLB-loads                                                    (16.55%)
S2       16             90,079 iTLB-load-misses                                              (10.96%)
S2       16      2,140,792,834 branch-loads                                                  (16.35%)
S2       16         23,086,478 branch-load-misses                                            (22.61%)
S3       16        237,482,778 cache-misses                                                  (21.65%)
S3       16     42,285,264,670 cycles                    #    0.000 GHz                      (21.85%)
S3       16     15,968,092,690 instructions              #    0.00  insns per cycle          (27.41%)
S3       16             57,678 cs                                                            (100.00%)
S3       16              3,425 migrations                                                    (100.00%)
S3       16             28,670 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    371,470,765,373 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.61%)
S3       16     23,407,536,930 idle-cycles-backend       #    0.00% backend  cycles idle     (16.57%)
S3       16     12,346,531,969 L1-dcache-loads                                               (21.85%)
S3       16        550,440,200 L1-dcache-load-misses                                         (27.55%)
S3       16        545,967,779 L1-dcache-stores                                              (27.83%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.14%)
S3       16        268,347,443 L1-icache-load-misses                                         (27.21%)
S3       16        605,265,442 LLC-loads                                                     (11.16%)
S3       16        144,977,613 LLC-stores                                                    (11.33%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,683,574,818 dTLB-loads                                                    (16.87%)
S3       16            462,569 dTLB-load-misses                                              (17.14%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,152,613,226 iTLB-loads                                                    (17.17%)
S3       16            334,153 iTLB-load-misses                                              (11.18%)
S3       16      2,563,837,064 branch-loads                                                  (16.38%)
S3       16         79,384,443 branch-load-misses                                            (21.83%)

     344.385727669 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593013.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 831.086 CPU sec, 36.126 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 862.381 CPU sec, 27.438 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.673 CPU sec, 27.966 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.073 CPU sec, 27.381 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 870.323 CPU sec, 27.866 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 861.456 CPU sec, 27.555 real sec
[M::mem_process_seqs] Processed 2525154 reads in 707.811 CPU sec, 22.440 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 214.781 sec; CPU: 5887.491 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,107,996,644 cache-misses                                                  (22.26%)
S0       16  7,173,358,378,039 cycles                    #    0.000 GHz                      (22.80%)
S0       16  5,950,160,072,977 instructions              #   25.90  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.77%)
S0       16          4,563,647 cs                                                            (100.00%)
S0       16             35,647 migrations                                                    (100.00%)
S0       16            349,151 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    810,948,519,363 idle-cycles-frontend      #  353.05% frontend cycles idle     (17.87%)
S0       16  1,307,249,490,644 idle-cycles-backend       #  569.11% backend  cycles idle     (17.71%)
S0       16  1,855,259,836,558 L1-dcache-loads                                               (23.26%)
S0       16     24,846,783,318 L1-dcache-load-misses     #   43.56% of all L1-dcache hits    (28.64%)
S0       16     26,673,106,305 L1-dcache-stores                                              (28.14%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.64%)
S0       16      5,266,832,931 L1-icache-load-misses                                         (27.03%)
S0       16     34,154,897,714 LLC-loads                                                     (10.49%)
S0       16     20,330,777,188 LLC-stores                                                    (10.52%)
S0       16    <not supported> LLC-prefetches          
S0       16  2,034,367,822,007 dTLB-loads                                                    (15.93%)
S0       16      3,938,805,216 dTLB-load-misses          #    6.47% of all dTLB cache hits   (16.12%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,386,707,008,838 iTLB-loads                                                    (16.46%)
S0       16         99,864,750 iTLB-load-misses          #    0.24% of all iTLB cache hits   (11.11%)
S0       16    515,253,614,365 branch-loads                                                  (16.66%)
S0       16     35,996,491,491 branch-load-misses                                            (22.03%)
S1       16      4,921,105,998 cache-misses                                                  (21.82%)
S1       16  7,442,610,056,871 cycles                    #    0.000 GHz                      (21.89%)
S1       16  5,888,551,601,663 instructions              #    0.00  insns per cycle          (27.68%)
S1       16          4,153,653 cs                                                            (100.00%)
S1       16             37,919 migrations                                                    (100.00%)
S1       16            751,180 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    833,759,141,519 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.13%)
S1       16  1,432,965,345,116 idle-cycles-backend       #    0.00% backend  cycles idle     (17.36%)
S1       16  1,784,287,472,031 L1-dcache-loads                                               (23.06%)
S1       16     23,709,551,071 L1-dcache-load-misses                                         (28.51%)
S1       16     25,025,990,319 L1-dcache-stores                                              (28.24%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.89%)
S1       16      4,875,068,917 L1-icache-load-misses                                         (27.63%)
S1       16     30,640,292,927 LLC-loads                                                     (11.06%)
S1       16     18,220,794,979 LLC-stores                                                    (11.00%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,852,274,862,261 dTLB-loads                                                    (16.70%)
S1       16      3,649,006,321 dTLB-load-misses                                              (16.62%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,310,654,927,338 iTLB-loads                                                    (16.62%)
S1       16        105,122,837 iTLB-load-misses                                              (10.97%)
S1       16    500,523,678,793 branch-loads                                                  (16.35%)
S1       16     34,747,513,680 branch-load-misses                                            (21.74%)
S2       16        180,996,372 cache-misses                                                  (21.79%)
S2       16     48,791,012,272 cycles                    #    0.000 GHz                      (21.53%)
S2       16     11,831,298,403 instructions              #    0.00  insns per cycle          (28.17%)
S2       16             84,959 cs                                                            (100.00%)
S2       16             11,586 migrations                                                    (100.00%)
S2       16             16,580 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    294,481,391,953 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.70%)
S2       16     16,452,199,129 idle-cycles-backend       #    0.00% backend  cycles idle     (17.12%)
S2       16      4,816,789,871 L1-dcache-loads                                               (23.14%)
S2       16        254,432,958 L1-dcache-load-misses                                         (27.45%)
S2       16        276,890,059 L1-dcache-stores                                              (26.99%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.00%)
S2       16        158,542,755 L1-icache-load-misses                                         (27.16%)
S2       16        450,575,473 LLC-loads                                                     (12.77%)
S2       16        272,661,526 LLC-stores                                                    (11.93%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,782,710,001 dTLB-loads                                                    (17.11%)
S2       16            115,420 dTLB-load-misses                                              (16.33%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,493,914,767 iTLB-loads                                                    (16.38%)
S2       16             84,019 iTLB-load-misses                                              (10.90%)
S2       16      2,058,075,755 branch-loads                                                  (16.61%)
S2       16         22,470,934 branch-load-misses                                            (22.02%)
S3       16        172,070,373 cache-misses                                                  (23.13%)
S3       16     36,019,293,804 cycles                    #    0.000 GHz                      (23.40%)
S3       16     11,236,523,509 instructions              #    0.00  insns per cycle          (28.63%)
S3       16             44,386 cs                                                            (100.00%)
S3       16              1,716 migrations                                                    (100.00%)
S3       16             19,849 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    181,223,510,862 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.97%)
S3       16     13,851,013,082 idle-cycles-backend       #    0.00% backend  cycles idle     (16.76%)
S3       16      6,472,184,121 L1-dcache-loads                                               (22.08%)
S3       16        318,248,308 L1-dcache-load-misses                                         (27.38%)
S3       16        327,043,928 L1-dcache-stores                                              (27.53%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.93%)
S3       16        195,817,717 L1-icache-load-misses                                         (26.66%)
S3       16        442,448,647 LLC-loads                                                     (10.90%)
S3       16        135,529,310 LLC-stores                                                    (10.84%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,689,952,669 dTLB-loads                                                    (16.29%)
S3       16            375,492 dTLB-load-misses                                              (16.36%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,783,383,181 iTLB-loads                                                    (16.76%)
S3       16            236,467 iTLB-load-misses                                              (11.31%)
S3       16      2,217,687,704 branch-loads                                                  (17.22%)
S3       16         61,488,802 branch-load-misses                                            (22.95%)

     215.074342181 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593013.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1269.844 CPU sec, 37.146 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1256.547 CPU sec, 27.722 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1273.583 CPU sec, 27.324 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1266.212 CPU sec, 27.296 real sec
[M::mem_process_seqs] Processed 2525158 reads in 688.340 CPU sec, 14.658 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 163.050 sec; CPU: 5791.916 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,511,148,884 cache-misses                                                  (21.26%)
S0       16  4,823,728,527,517 cycles                    #    0.000 GHz                      (22.09%)
S0       16  3,917,501,071,035 instructions              #   17.30  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.23%)
S0       16          2,940,071 cs                                                            (100.00%)
S0       16             35,365 migrations                                                    (100.00%)
S0       16            328,806 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    825,173,444,704 idle-cycles-frontend      #  364.45% frontend cycles idle     (18.43%)
S0       16    949,644,202,030 idle-cycles-backend       #  419.42% backend  cycles idle     (18.26%)
S0       16  1,195,581,573,534 L1-dcache-loads                                               (23.78%)
S0       16     15,736,919,934 L1-dcache-load-misses     #   27.36% of all L1-dcache hits    (29.29%)
S0       16     16,726,274,333 L1-dcache-stores                                              (29.41%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.10%)
S0       16      3,331,648,906 L1-icache-load-misses                                         (28.66%)
S0       16     22,024,130,883 LLC-loads                                                     (10.80%)
S0       16     13,266,879,181 LLC-stores                                                    (10.58%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,334,565,234,660 dTLB-loads                                                    (15.75%)
S0       16      2,899,432,033 dTLB-load-misses          #    4.71% of all dTLB cache hits   (15.11%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    950,052,232,710 iTLB-loads                                                    (15.21%)
S0       16        132,603,096 iTLB-load-misses          #    0.30% of all iTLB cache hits   (10.53%)
S0       16    355,293,151,318 branch-loads                                                  (15.86%)
S0       16     24,079,379,798 branch-load-misses                                            (21.22%)
S1       16      3,537,907,292 cache-misses                                                  (20.87%)
S1       16  4,881,056,852,278 cycles                    #    0.000 GHz                      (22.34%)
S1       16  4,049,265,139,234 instructions              #    0.00  insns per cycle          (28.30%)
S1       16          2,726,220 cs                                                            (100.00%)
S1       16             34,861 migrations                                                    (100.00%)
S1       16            712,318 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    736,006,828,755 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.41%)
S1       16    901,709,645,665 idle-cycles-backend       #    0.00% backend  cycles idle     (17.48%)
S1       16  1,255,992,446,906 L1-dcache-loads                                               (23.00%)
S1       16     16,445,629,773 L1-dcache-load-misses                                         (28.79%)
S1       16     17,284,334,620 L1-dcache-stores                                              (28.55%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.46%)
S1       16      3,333,215,759 L1-icache-load-misses                                         (28.42%)
S1       16     21,304,718,212 LLC-loads                                                     (11.15%)
S1       16     12,840,433,811 LLC-stores                                                    (10.89%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,345,434,669,041 dTLB-loads                                                    (16.16%)
S1       16      2,965,881,726 dTLB-load-misses                                              (15.86%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    972,122,261,298 iTLB-loads                                                    (15.80%)
S1       16        144,179,036 iTLB-load-misses                                              (10.34%)
S1       16    364,867,153,425 branch-loads                                                  (15.72%)
S1       16     25,220,189,263 branch-load-misses                                            (21.13%)
S2       16      3,521,598,035 cache-misses                                                  (20.98%)
S2       16  4,737,177,505,733 cycles                    #    0.000 GHz                      (21.68%)
S2       16  3,913,883,425,264 instructions              #    0.00  insns per cycle          (28.11%)
S2       16          2,862,175 cs                                                            (100.00%)
S2       16             40,663 migrations                                                    (100.00%)
S2       16            509,879 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    895,878,710,671 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.28%)
S2       16    965,275,288,421 idle-cycles-backend       #    0.00% backend  cycles idle     (17.06%)
S2       16  1,223,333,458,143 L1-dcache-loads                                               (23.00%)
S2       16     16,183,215,393 L1-dcache-load-misses                                         (27.71%)
S2       16     17,050,629,977 L1-dcache-stores                                              (28.11%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.74%)
S2       16      3,523,255,036 L1-icache-load-misses                                         (26.99%)
S2       16     20,950,797,208 LLC-loads                                                     (12.11%)
S2       16     12,171,065,344 LLC-stores                                                    (11.17%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,257,039,318,956 dTLB-loads                                                    (16.98%)
S2       16      2,699,963,570 dTLB-load-misses                                              (16.96%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    898,112,876,468 iTLB-loads                                                    (15.96%)
S2       16        132,635,535 iTLB-load-misses                                              (10.71%)
S2       16    339,092,111,929 branch-loads                                                  (16.14%)
S2       16     23,635,248,521 branch-load-misses                                            (21.56%)
S3       16        217,225,691 cache-misses                                                  (20.87%)
S3       16     48,707,079,078 cycles                    #    0.000 GHz                      (20.50%)
S3       16     14,327,734,387 instructions              #    0.00  insns per cycle          (25.89%)
S3       16             50,602 cs                                                            (100.00%)
S3       16              3,298 migrations                                                    (100.00%)
S3       16             30,035 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    287,957,610,704 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.30%)
S3       16     16,932,635,057 idle-cycles-backend       #    0.00% backend  cycles idle     (16.10%)
S3       16      6,481,897,649 L1-dcache-loads                                               (23.69%)
S3       16        309,649,394 L1-dcache-load-misses                                         (26.48%)
S3       16        347,905,705 L1-dcache-stores                                              (29.34%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.10%)
S3       16        196,881,085 L1-icache-load-misses                                         (28.10%)
S3       16        636,987,211 LLC-loads                                                     (14.19%)
S3       16        212,870,745 LLC-stores                                                    (11.19%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,724,084,826 dTLB-loads                                                    (17.92%)
S3       16            395,186 dTLB-load-misses                                              (17.95%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,851,391,993 iTLB-loads                                                    (16.14%)
S3       16            560,869 iTLB-load-misses                                              (10.57%)
S3       16      2,596,842,039 branch-loads                                                  (15.73%)
S3       16         67,503,839 branch-load-misses                                            (21.53%)

     163.464306591 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1750.758 CPU sec, 37.608 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1704.663 CPU sec, 27.755 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1722.711 CPU sec, 27.793 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 693.529 CPU sec, 11.151 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 142.173 sec; CPU: 5925.063 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,869,721,096 cache-misses                                                  (21.68%)
S0       16  3,820,547,318,730 cycles                    #    0.000 GHz                      (21.75%)
S0       16  3,021,849,014,867 instructions              #   12.82  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.50%)
S0       16          2,420,893 cs                                                            (100.00%)
S0       16             19,704 migrations                                                    (100.00%)
S0       16            497,037 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    700,669,404,424 idle-cycles-frontend      #  297.14% frontend cycles idle     (16.95%)
S0       16    758,190,793,562 idle-cycles-backend       #  321.54% backend  cycles idle     (17.09%)
S0       16    922,266,154,282 L1-dcache-loads                                               (22.89%)
S0       16     12,251,827,247 L1-dcache-load-misses     #   21.13% of all L1-dcache hits    (28.90%)
S0       16     12,815,280,655 L1-dcache-stores                                              (29.07%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.11%)
S0       16      2,695,431,145 L1-icache-load-misses                                         (29.13%)
S0       16     15,937,187,979 LLC-loads                                                     (11.32%)
S0       16      9,711,944,867 LLC-stores                                                    (10.64%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,003,995,755,379 dTLB-loads                                                    (15.88%)
S0       16      2,514,384,696 dTLB-load-misses          #    4.00% of all dTLB cache hits   (15.66%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    707,528,327,735 iTLB-loads                                                    (15.89%)
S0       16        162,057,974 iTLB-load-misses          #    0.37% of all iTLB cache hits   (10.79%)
S0       16    257,646,873,013 branch-loads                                                  (16.30%)
S0       16     18,026,035,840 branch-load-misses                                            (21.55%)
S1       16      2,636,192,028 cache-misses                                                  (21.41%)
S1       16  3,736,583,103,094 cycles                    #    0.000 GHz                      (22.14%)
S1       16  3,041,053,243,074 instructions              #    0.00  insns per cycle          (27.93%)
S1       16          2,349,680 cs                                                            (100.00%)
S1       16             20,198 migrations                                                    (100.00%)
S1       16            250,319 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    678,831,678,325 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.58%)
S1       16    718,996,670,251 idle-cycles-backend       #    0.00% backend  cycles idle     (17.22%)
S1       16    925,286,660,600 L1-dcache-loads                                               (22.97%)
S1       16     12,004,532,792 L1-dcache-load-misses                                         (28.69%)
S1       16     12,441,729,473 L1-dcache-stores                                              (28.90%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (29.03%)
S1       16      2,396,646,426 L1-icache-load-misses                                         (29.27%)
S1       16     15,289,256,128 LLC-loads                                                     (11.24%)
S1       16      9,592,388,598 LLC-stores                                                    (10.49%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,037,837,361,969 dTLB-loads                                                    (15.48%)
S1       16      2,548,553,119 dTLB-load-misses                                              (15.53%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    722,154,902,767 iTLB-loads                                                    (15.64%)
S1       16        163,343,745 iTLB-load-misses                                              (10.47%)
S1       16    265,406,296,688 branch-loads                                                  (15.87%)
S1       16     18,960,805,460 branch-load-misses                                            (21.06%)
S2       16      3,028,738,271 cache-misses                                                  (21.11%)
S2       16  3,769,109,891,702 cycles                    #    0.000 GHz                      (20.93%)
S2       16  3,041,033,137,937 instructions              #    0.00  insns per cycle          (26.88%)
S2       16          2,512,577 cs                                                            (100.00%)
S2       16             24,324 migrations                                                    (100.00%)
S2       16            688,047 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    798,247,267,290 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.19%)
S2       16    747,817,048,775 idle-cycles-backend       #    0.00% backend  cycles idle     (17.33%)
S2       16    924,083,616,875 L1-dcache-loads                                               (22.73%)
S2       16     12,884,815,827 L1-dcache-load-misses                                         (27.93%)
S2       16     13,673,070,614 L1-dcache-stores                                              (26.99%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.44%)
S2       16      2,845,753,718 L1-icache-load-misses                                         (25.57%)
S2       16     16,711,050,768 LLC-loads                                                     (12.29%)
S2       16      9,498,235,922 LLC-stores                                                    (13.27%)
S2       16    <not supported> LLC-prefetches          
S2       16    979,965,730,336 dTLB-loads                                                    (18.24%)
S2       16      2,405,339,295 dTLB-load-misses                                              (17.18%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    680,601,547,342 iTLB-loads                                                    (16.19%)
S2       16        156,995,710 iTLB-load-misses                                              (11.50%)
S2       16    254,962,446,024 branch-loads                                                  (16.98%)
S2       16     17,748,865,087 branch-load-misses                                            (22.33%)
S3       16      2,947,423,729 cache-misses                                                  (22.08%)
S3       16  3,765,154,073,732 cycles                    #    0.000 GHz                      (21.88%)
S3       16  2,989,503,588,694 instructions              #    0.00  insns per cycle          (28.08%)
S3       16          2,440,900 cs                                                            (100.00%)
S3       16             21,946 migrations                                                    (100.00%)
S3       16            774,386 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    735,947,153,618 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.08%)
S3       16    792,213,886,645 idle-cycles-backend       #    0.00% backend  cycles idle     (16.91%)
S3       16    938,596,023,640 L1-dcache-loads                                               (23.07%)
S3       16     12,748,562,387 L1-dcache-load-misses                                         (28.14%)
S3       16     13,715,716,143 L1-dcache-stores                                              (28.72%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.92%)
S3       16      2,820,276,653 L1-icache-load-misses                                         (28.27%)
S3       16     17,880,614,370 LLC-loads                                                     (11.39%)
S3       16     10,090,643,168 LLC-stores                                                    (11.76%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,001,722,029,273 dTLB-loads                                                    (16.70%)
S3       16      2,440,988,285 dTLB-load-misses                                              (16.40%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    720,624,588,908 iTLB-loads                                                    (15.67%)
S3       16        167,800,345 iTLB-load-misses                                              (10.64%)
S3       16    268,626,135,203 branch-loads                                                  (16.13%)
S3       16     17,824,709,933 branch-load-misses                                            (21.75%)

     142.622878316 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
