# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do I2C_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {I2C.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:13 on Jun 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." I2C.vo 
# -- Compiling module TOP
# -- Compiling module hard_block
# 
# Top level modules:
# 	TOP
# End time: 21:16:13 on Jun 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/I2C {D:/FPGA/I2C/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:13 on Jun 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/I2C" D:/FPGA/I2C/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:16:13 on Jun 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:16:13 on Jun 04,2018
# Loading work.testbench
# Loading work.TOP
# Loading work.hard_block
# Loading altera_ver.dffeas
# ** Warning: (vsim-3017) D:/FPGA/I2C/testbench.v(15): [TFMPC] - Too few port connections. Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: I2C.vo
# ** Warning: (vsim-3722) D:/FPGA/I2C/testbench.v(15): [TFMPC] - Missing connection for port 'ck1'.
# ** Warning: (vsim-3722) D:/FPGA/I2C/testbench.v(15): [TFMPC] - Missing connection for port 'ck2'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) I2C.vo(1610): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) I2C.vo(1610): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/FPGA/I2C/testbench.v(30)
#    Time: 5000100 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/FPGA/I2C/testbench.v line 30
# End time: 21:16:37 on Jun 04,2018, Elapsed time: 0:00:24
# Errors: 0, Warnings: 5
