\doxysubsubsubsection{AHB2 Peripheral Clock Enable Disable}
\hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable}{}\label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}


Enable or disable the AHB2 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gab9359545aecbdd372d75527e563004ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gad0339acc249a0075cc51535cb54dc5f5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga22e0f327f58bd29a03fbe59949ca6043}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaea3e1b42c6d846c3916a2bc5d37e243f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gae8e69d69d23e698a427c5182b6aa319b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga54a2c1c62ba26e229087b3e1128f4020}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}}()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}
Enable or disable the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaea3e1b42c6d846c3916a2bc5d37e243f}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC12\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC12\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}{\_\_HAL\_RCC\_ADC12\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaea3e1b42c6d846c3916a2bc5d37e243f} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7765c86ebb1c64336780c833613cb2}{RCC\_AHB2ENR\_ADC12EN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gab9359545aecbdd372d75527e563004ad}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gab9359545aecbdd372d75527e563004ad} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7765c86ebb1c64336780c833613cb2}{RCC\_AHB2ENR\_ADC12EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7765c86ebb1c64336780c833613cb2}{RCC\_AHB2ENR\_ADC12EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gae8e69d69d23e698a427c5182b6aa319b}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DAC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DAC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC1\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC1\_CLK\_DISABLE}{\_\_HAL\_RCC\_DAC1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gae8e69d69d23e698a427c5182b6aa319b} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3a9026472a43fd57208e2d4b509eb6}{RCC\_AHB2ENR\_DAC1EN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gad0339acc249a0075cc51535cb54dc5f5}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DAC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC1\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DAC1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gad0339acc249a0075cc51535cb54dc5f5} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3a9026472a43fd57208e2d4b509eb6}{RCC\_AHB2ENR\_DAC1EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3a9026472a43fd57208e2d4b509eb6}{RCC\_AHB2ENR\_DAC1EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga54a2c1c62ba26e229087b3e1128f4020}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DAC3\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DAC3\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC3\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC3\_CLK\_DISABLE}{\_\_HAL\_RCC\_DAC3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga54a2c1c62ba26e229087b3e1128f4020} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b972ca71ee037c9754819507b90c280}{RCC\_AHB2ENR\_DAC3EN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga22e0f327f58bd29a03fbe59949ca6043}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DAC3\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC3\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC3\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC3\_CLK\_ENABLE}{\_\_HAL\_RCC\_DAC3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga22e0f327f58bd29a03fbe59949ca6043} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b972ca71ee037c9754819507b90c280}{RCC\_AHB2ENR\_DAC3EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b972ca71ee037c9754819507b90c280}{RCC\_AHB2ENR\_DAC3EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bfbb4cc8a71e4f5363da9cdbbe44c8e}{RCC\_AHB2ENR\_GPIOAEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bfbb4cc8a71e4f5363da9cdbbe44c8e}{RCC\_AHB2ENR\_GPIOAEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bfbb4cc8a71e4f5363da9cdbbe44c8e}{RCC\_AHB2ENR\_GPIOAEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc3892056d1c4fb4135d34f8991ee61}{RCC\_AHB2ENR\_GPIOBEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc3892056d1c4fb4135d34f8991ee61}{RCC\_AHB2ENR\_GPIOBEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc3892056d1c4fb4135d34f8991ee61}{RCC\_AHB2ENR\_GPIOBEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9a60540411bf01264cf33d2e21c1d7f}{RCC\_AHB2ENR\_GPIOCEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9a60540411bf01264cf33d2e21c1d7f}{RCC\_AHB2ENR\_GPIOCEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9a60540411bf01264cf33d2e21c1d7f}{RCC\_AHB2ENR\_GPIOCEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43844f29cc81f85a67e2f7d2ec0c616a}{RCC\_AHB2ENR\_GPIODEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43844f29cc81f85a67e2f7d2ec0c616a}{RCC\_AHB2ENR\_GPIODEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43844f29cc81f85a67e2f7d2ec0c616a}{RCC\_AHB2ENR\_GPIODEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f4d0d0445bf59f57a0b43719854dcd8}{RCC\_AHB2ENR\_GPIOEEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f4d0d0445bf59f57a0b43719854dcd8}{RCC\_AHB2ENR\_GPIOEEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f4d0d0445bf59f57a0b43719854dcd8}{RCC\_AHB2ENR\_GPIOEEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a3a998ed7e4c8146b01094a17fbb5d}{RCC\_AHB2ENR\_GPIOFEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a3a998ed7e4c8146b01094a17fbb5d}{RCC\_AHB2ENR\_GPIOFEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a3a998ed7e4c8146b01094a17fbb5d}{RCC\_AHB2ENR\_GPIOFEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232eea2e57eda95532d982623d6871a}{RCC\_AHB2ENR\_GPIOGEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232eea2e57eda95532d982623d6871a}{RCC\_AHB2ENR\_GPIOGEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232eea2e57eda95532d982623d6871a}{RCC\_AHB2ENR\_GPIOGEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_RNG\_CLK\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE@{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}{\_\_HAL\_RCC\_RNG\_CLK\_DISABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\_AHB2ENR\_RNGEN}})}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}\index{AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}!AHB2 Peripheral Clock Enable Disable@{AHB2 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b2___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Valeur \+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\_AHB2ENR\_RNGEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\_AHB2ENR\_RNGEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
