Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: register_bank_easy.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "register_bank_easy.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "register_bank_easy"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : register_bank_easy
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\reg_to_bus_1bit_sel.v" into library work
Parsing module <reg_to_bus_1bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel1b.v" into library work
Parsing module <demux_bus16b_sel1b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b_w_en.v" into library work
Parsing module <demux1b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b.v" into library work
Parsing module <demux1b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\reg_to_bus_2bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel2b.vf" into library work
Parsing module <demux_bus16b_sel2b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux2b_w_en.vf" into library work
Parsing module <demux2b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\reg_to_bus_3bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_3bit_sel>.
Parsing module <reg_to_bus_3bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel3b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel3b>.
Parsing module <demux_bus16b_sel3b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux3b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux3b_w_en>.
Parsing module <demux3b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\reg_to_bus_4bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_4bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_4bit_sel>.
Parsing module <reg_to_bus_4bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel4b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel4b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel4b>.
Parsing module <demux_bus16b_sel4b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux4b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux4b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux4b_w_en>.
Parsing module <demux4b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\reg_to_bus_5bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_4bit_sel_MUSER_reg_to_bus_5bit_sel>.
Parsing module <reg_to_bus_5bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel5b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel4b_MUSER_demux_bus16b_sel5b>.
Parsing module <demux_bus16b_sel5b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux5b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux4b_w_en_MUSER_demux5b_w_en>.
Parsing module <demux5b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\reg_to_bus_6bit_sel.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_3bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_4bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_5bit_sel_MUSER_reg_to_bus_6bit_sel>.
Parsing module <reg_to_bus_6bit_sel>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\ffd16_w_en.vf" into library work
Parsing module <IFD16_HXILINX_ffd16_w_en>.
Parsing module <ffd16_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel6b.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel3b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel4b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel5b_MUSER_demux_bus16b_sel6b>.
Parsing module <demux_bus16b_sel6b>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux6b_w_en.vf" into library work
Parsing module <demux2b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux3b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux4b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux5b_w_en_MUSER_demux6b_w_en>.
Parsing module <demux6b_w_en>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\bidir_port.v" into library work
Parsing module <bidir_port>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\jsr_backup_reg.vf" into library work
Parsing module <IFD16_HXILINX_jsr_backup_reg>.
Parsing module <reg_to_bus_2bit_sel_MUSER_jsr_backup_reg>.
Parsing module <reg_to_bus_3bit_sel_MUSER_jsr_backup_reg>.
Parsing module <demux2b_w_en_MUSER_jsr_backup_reg>.
Parsing module <demux3b_w_en_MUSER_jsr_backup_reg>.
Parsing module <ffd16_w_en_MUSER_jsr_backup_reg>.
Parsing module <demux_bus16b_sel2b_MUSER_jsr_backup_reg>.
Parsing module <demux_bus16b_sel3b_MUSER_jsr_backup_reg>.
Parsing module <jsr_backup_reg>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\bloque_3.vf" into library work
Parsing module <reg_to_bus_2bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_3bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_4bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_5bit_sel_MUSER_bloque_3>.
Parsing module <reg_to_bus_6bit_sel_MUSER_bloque_3>.
Parsing module <bloque_3>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\bloque2.vf" into library work
Parsing module <demux_bus16b_sel2b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel3b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel4b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel5b_MUSER_bloque2>.
Parsing module <demux_bus16b_sel6b_MUSER_bloque2>.
Parsing module <demux2b_w_en_MUSER_bloque2>.
Parsing module <demux3b_w_en_MUSER_bloque2>.
Parsing module <demux4b_w_en_MUSER_bloque2>.
Parsing module <demux5b_w_en_MUSER_bloque2>.
Parsing module <demux6b_w_en_MUSER_bloque2>.
Parsing module <bloque2>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank.vf" into library work
Parsing module <IFD16_HXILINX_register_bank>.
Parsing module <reg_to_bus_2bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_3bit_sel_MUSER_register_bank>.
Parsing module <demux2b_w_en_MUSER_register_bank>.
Parsing module <demux3b_w_en_MUSER_register_bank>.
Parsing module <ffd16_w_en_MUSER_register_bank>.
Parsing module <demux_bus16b_sel2b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel3b_MUSER_register_bank>.
Parsing module <jsr_backup_reg_MUSER_register_bank>.
Parsing module <demux_bus16b_sel4b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel5b_MUSER_register_bank>.
Parsing module <demux_bus16b_sel6b_MUSER_register_bank>.
Parsing module <demux4b_w_en_MUSER_register_bank>.
Parsing module <demux5b_w_en_MUSER_register_bank>.
Parsing module <demux6b_w_en_MUSER_register_bank>.
Parsing module <bloque2_MUSER_register_bank>.
Parsing module <reg_to_bus_4bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_5bit_sel_MUSER_register_bank>.
Parsing module <reg_to_bus_6bit_sel_MUSER_register_bank>.
Parsing module <bloque_3_MUSER_register_bank>.
Parsing module <register_bank>.
Analyzing Verilog file "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" into library work
Parsing module <IFD16_HXILINX_register_bank_easy>.
Parsing module <reg_to_bus_2bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_3bit_sel_MUSER_register_bank_easy>.
Parsing module <demux2b_w_en_MUSER_register_bank_easy>.
Parsing module <demux3b_w_en_MUSER_register_bank_easy>.
Parsing module <ffd16_w_en_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel2b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel3b_MUSER_register_bank_easy>.
Parsing module <jsr_backup_reg_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel4b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel5b_MUSER_register_bank_easy>.
Parsing module <demux_bus16b_sel6b_MUSER_register_bank_easy>.
Parsing module <demux4b_w_en_MUSER_register_bank_easy>.
Parsing module <demux5b_w_en_MUSER_register_bank_easy>.
Parsing module <demux6b_w_en_MUSER_register_bank_easy>.
Parsing module <bloque2_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_4bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_5bit_sel_MUSER_register_bank_easy>.
Parsing module <reg_to_bus_6bit_sel_MUSER_register_bank_easy>.
Parsing module <bloque_3_MUSER_register_bank_easy>.
Parsing module <register_bank_MUSER_register_bank_easy>.
Parsing module <register_bank_easy>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <register_bank_easy>.

Elaborating module <register_bank_MUSER_register_bank_easy>.

Elaborating module <bloque2_MUSER_register_bank_easy>.

Elaborating module <demux6b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux5b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux4b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux3b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux2b_w_en_MUSER_register_bank_easy>.

Elaborating module <demux1b_w_en>.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b_w_en.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b_w_en.v" Line 30: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <demux1b>.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b.v" Line 28: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b.v" Line 29: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <reg_to_bus_1bit_sel>.

Elaborating module <bidir_port>.

Elaborating module <demux_bus16b_sel6b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel5b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel4b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel3b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel2b_MUSER_register_bank_easy>.

Elaborating module <demux_bus16b_sel1b>.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel1b.v" Line 28: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel1b.v" Line 29: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <VCC>.

Elaborating module <bloque_3_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_6bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_5bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_4bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_3bit_sel_MUSER_register_bank_easy>.

Elaborating module <reg_to_bus_2bit_sel_MUSER_register_bank_easy>.
WARNING:HDLCompiler:552 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" Line 2015: Input port R35[15] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" Line 2082: Input port R35[15] is not connected on this instance

Elaborating module <ffd16_w_en_MUSER_register_bank_easy>.

Elaborating module <IFD16_HXILINX_register_bank_easy>.

Elaborating module <jsr_backup_reg_MUSER_register_bank_easy>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <register_bank_easy> synthesized.

Synthesizing Unit <register_bank_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <register_bank_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <bloque2_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR28> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR29> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR35> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR36> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR37> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR38> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR39> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR40> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR41> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR42> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR43> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR44> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR45> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR46> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR47> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR48> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR49> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR50> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR51> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR52> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR53> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR54> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR55> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR56> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR57> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR58> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR59> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR60> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR61> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR62> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1376: Output port <WR63> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R28> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R29> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R35> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R36> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R37> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R38> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R39> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R40> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R41> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R42> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R43> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R44> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R45> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R46> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R47> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R48> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R49> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R50> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R51> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R52> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R53> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R54> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R55> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R56> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R57> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R58> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R59> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R60> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R61> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R62> of the instance <XLXI_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf" line 1453: Output port <R63> of the instance <XLXI_19> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bloque2_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux6b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux6b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux5b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux5b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux4b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux4b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux3b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux3b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux2b_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux2b_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux1b_w_en>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b_w_en.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux1b_w_en> synthesized.

Synthesizing Unit <demux1b>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux1b.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux1b> synthesized.

Synthesizing Unit <reg_to_bus_1bit_sel>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\reg_to_bus_1bit_sel.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <reg_to_bus_1bit_sel> synthesized.

Synthesizing Unit <bidir_port>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\bidir_port.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <to_wreg<15>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<14>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<13>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<12>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<11>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<10>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<9>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<8>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<7>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<6>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<5>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<4>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<3>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<2>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<1>> created at line 58
    Found 1-bit tristate buffer for signal <to_wreg<0>> created at line 58
    Found 1-bit tristate buffer for signal <data<15>> created at line 59
    Found 1-bit tristate buffer for signal <data<14>> created at line 59
    Found 1-bit tristate buffer for signal <data<13>> created at line 59
    Found 1-bit tristate buffer for signal <data<12>> created at line 59
    Found 1-bit tristate buffer for signal <data<11>> created at line 59
    Found 1-bit tristate buffer for signal <data<10>> created at line 59
    Found 1-bit tristate buffer for signal <data<9>> created at line 59
    Found 1-bit tristate buffer for signal <data<8>> created at line 59
    Found 1-bit tristate buffer for signal <data<7>> created at line 59
    Found 1-bit tristate buffer for signal <data<6>> created at line 59
    Found 1-bit tristate buffer for signal <data<5>> created at line 59
    Found 1-bit tristate buffer for signal <data<4>> created at line 59
    Found 1-bit tristate buffer for signal <data<3>> created at line 59
    Found 1-bit tristate buffer for signal <data<2>> created at line 59
    Found 1-bit tristate buffer for signal <data<1>> created at line 59
    Found 1-bit tristate buffer for signal <data<0>> created at line 59
    Summary:
	inferred  32 Tristate(s).
Unit <bidir_port> synthesized.

Synthesizing Unit <demux_bus16b_sel6b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel6b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel5b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel5b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel4b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel4b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel3b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel3b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel2b_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <demux_bus16b_sel2b_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <demux_bus16b_sel1b>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\demux_bus16b_sel1b.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <demux_bus16b_sel1b> synthesized.

Synthesizing Unit <bloque_3_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
WARNING:Xst:2898 - Port 'R35', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R36', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R37', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R38', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R39', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R40', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R41', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R42', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R43', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R44', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R45', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R46', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R47', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R48', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R49', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R50', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R51', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R52', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R53', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R54', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R55', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R56', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R57', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R58', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R59', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R60', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R61', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R62', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R63', unconnected in block instance 'XLXI_3', is tied to GND.
WARNING:Xst:2898 - Port 'R35', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R36', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R37', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R38', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R39', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R40', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R41', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R42', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R43', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R44', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R45', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R46', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R47', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R48', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R49', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R50', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R51', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R52', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R53', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R54', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R55', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R56', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R57', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R58', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R59', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R60', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R61', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R62', unconnected in block instance 'XLXI_4', is tied to GND.
WARNING:Xst:2898 - Port 'R63', unconnected in block instance 'XLXI_4', is tied to GND.
    Summary:
	no macro.
Unit <bloque_3_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_6bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_6bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_5bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_5bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_4bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_4bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_3bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_3bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <reg_to_bus_2bit_sel_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <reg_to_bus_2bit_sel_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <ffd16_w_en_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <ffd16_w_en_MUSER_register_bank_easy> synthesized.

Synthesizing Unit <IFD16_HXILINX_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IFD16_HXILINX_register_bank_easy> synthesized.

Synthesizing Unit <jsr_backup_reg_MUSER_register_bank_easy>.
    Related source file is "C:\EV-20-Grupo2\BOOSTED2_REGBANK\register_bank_easy.vf".
    Summary:
	no macro.
Unit <jsr_backup_reg_MUSER_register_bank_easy> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 63
 16-bit register                                       : 63
# Multiplexers                                         : 519
 16-bit 2-to-1 multiplexer                             : 155
 32-bit 2-to-1 multiplexer                             : 364
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_4> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1008
 Flip-Flops                                            : 1008
# Multiplexers                                         : 519
 16-bit 2-to-1 multiplexer                             : 155
 32-bit 2-to-1 multiplexer                             : 364

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit register_bank_easy: 16 internal tristates are replaced by logic (pull-up yes): XLXI_14/XLXI_1/to_wreg<0>, XLXI_14/XLXI_1/to_wreg<10>, XLXI_14/XLXI_1/to_wreg<11>, XLXI_14/XLXI_1/to_wreg<12>, XLXI_14/XLXI_1/to_wreg<13>, XLXI_14/XLXI_1/to_wreg<14>, XLXI_14/XLXI_1/to_wreg<15>, XLXI_14/XLXI_1/to_wreg<1>, XLXI_14/XLXI_1/to_wreg<2>, XLXI_14/XLXI_1/to_wreg<3>, XLXI_14/XLXI_1/to_wreg<4>, XLXI_14/XLXI_1/to_wreg<5>, XLXI_14/XLXI_1/to_wreg<6>, XLXI_14/XLXI_1/to_wreg<7>, XLXI_14/XLXI_1/to_wreg<8>, XLXI_14/XLXI_1/to_wreg<9>.

Optimizing unit <IFD16_HXILINX_register_bank_easy> ...

Optimizing unit <register_bank_easy> ...

Optimizing unit <jsr_backup_reg_MUSER_register_bank_easy> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block register_bank_easy, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1008
 Flip-Flops                                            : 1008

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : register_bank_easy.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1794
#      AND2                        : 68
#      INV                         : 1
#      LUT2                        : 18
#      LUT3                        : 40
#      LUT4                        : 512
#      LUT5                        : 48
#      LUT6                        : 1009
#      MUXF7                       : 96
#      VCC                         : 1
#      XOR2                        : 1
# FlipFlops/Latches                : 1008
#      FD                          : 1008
# IO Buffers                       : 136
#      IBUF                        : 72
#      IOBUF                       : 16
#      OBUF                        : 48

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1008  out of  126800     0%  
 Number of Slice LUTs:                 1628  out of  63400     2%  
    Number used as Logic:              1628  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2636
   Number with an unused Flip Flop:    1628  out of   2636    61%  
   Number with an unused LUT:          1008  out of   2636    38%  
   Number of fully used LUT-FF pairs:     0  out of   2636     0%  
   Number of unique control sets:        63

IO Utilization: 
 Number of IOs:                         136
 Number of bonded IOBs:                 136  out of    210    64%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)                       | Load  |
------------------------------------------------------------------+---------------------------------------------+-------+
XLXI_14/XLXI_125/XLXN_1(XLXI_14/XLXI_125/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_125/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_126/XLXN_1(XLXI_14/XLXI_126/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_126/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_100/XLXN_1(XLXI_14/XLXI_100/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_100/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_101/XLXN_1(XLXI_14/XLXI_101/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_101/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_102/XLXN_1(XLXI_14/XLXI_102/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_102/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_103/XLXN_1(XLXI_14/XLXI_103/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_103/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_104/XLXN_1(XLXI_14/XLXI_104/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_104/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_105/XLXN_1(XLXI_14/XLXI_105/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_105/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_107/XLXN_1(XLXI_14/XLXI_107/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_107/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_108/XLXN_1(XLXI_14/XLXI_108/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_108/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_109/XLXN_1(XLXI_14/XLXI_109/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_109/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_110/XLXN_1(XLXI_14/XLXI_110/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_110/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_111/XLXN_1(XLXI_14/XLXI_111/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_111/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_112/XLXN_1(XLXI_14/XLXI_112/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_112/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_113/XLXN_1(XLXI_14/XLXI_113/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_113/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_114/XLXN_1(XLXI_14/XLXI_114/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_114/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_115/XLXN_1(XLXI_14/XLXI_115/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_115/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_116/XLXN_1(XLXI_14/XLXI_116/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_116/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_117/XLXN_1(XLXI_14/XLXI_117/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_117/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_118/XLXN_1(XLXI_14/XLXI_118/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_118/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_119/XLXN_1(XLXI_14/XLXI_119/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_119/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_120/XLXN_1(XLXI_14/XLXI_120/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_120/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_121/XLXN_1(XLXI_14/XLXI_121/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_121/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_122/XLXN_1(XLXI_14/XLXI_122/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_122/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_123/XLXN_1(XLXI_14/XLXI_123/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_123/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_124/XLXN_1(XLXI_14/XLXI_124/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_124/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_127/XLXN_1(XLXI_14/XLXI_127/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_127/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_128/XLXN_1(XLXI_14/XLXI_128/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_128/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_129/XLXN_1(XLXI_14/XLXI_129/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_129/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_130/XLXN_1(XLXI_14/XLXI_130/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_130/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_131/XLXN_1(XLXI_14/XLXI_131/XLXI_2:O)                | NONE(*)(XLXI_14/XLXI_131/XLXI_1/Q_0)        | 16    |
XLXI_14/XLXI_136/XLXI_13/XLXN_1(XLXI_14/XLXI_136/XLXI_13/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_136/XLXI_13/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_136/XLXI_12/XLXN_1(XLXI_14/XLXI_136/XLXI_12/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_136/XLXI_12/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_136/XLXI_11/XLXN_1(XLXI_14/XLXI_136/XLXI_11/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_136/XLXI_11/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_136/XLXI_10/XLXN_1(XLXI_14/XLXI_136/XLXI_10/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_136/XLXI_10/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_136/XLXI_4/XLXN_1(XLXI_14/XLXI_136/XLXI_4/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_136/XLXI_4/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_136/XLXI_3/XLXN_1(XLXI_14/XLXI_136/XLXI_3/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_136/XLXI_3/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_136/XLXI_2/XLXN_1(XLXI_14/XLXI_136/XLXI_2/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_136/XLXI_2/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_136/XLXI_1/XLXN_1(XLXI_14/XLXI_136/XLXI_1/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_136/XLXI_1/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_135/XLXI_13/XLXN_1(XLXI_14/XLXI_135/XLXI_13/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_135/XLXI_13/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_135/XLXI_12/XLXN_1(XLXI_14/XLXI_135/XLXI_12/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_135/XLXI_12/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_135/XLXI_11/XLXN_1(XLXI_14/XLXI_135/XLXI_11/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_135/XLXI_11/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_135/XLXI_10/XLXN_1(XLXI_14/XLXI_135/XLXI_10/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_135/XLXI_10/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_135/XLXI_4/XLXN_1(XLXI_14/XLXI_135/XLXI_4/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_135/XLXI_4/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_135/XLXI_3/XLXN_1(XLXI_14/XLXI_135/XLXI_3/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_135/XLXI_3/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_135/XLXI_2/XLXN_1(XLXI_14/XLXI_135/XLXI_2/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_135/XLXI_2/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_135/XLXI_1/XLXN_1(XLXI_14/XLXI_135/XLXI_1/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_135/XLXI_1/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_134/XLXI_13/XLXN_1(XLXI_14/XLXI_134/XLXI_13/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_134/XLXI_13/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_134/XLXI_12/XLXN_1(XLXI_14/XLXI_134/XLXI_12/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_134/XLXI_12/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_134/XLXI_11/XLXN_1(XLXI_14/XLXI_134/XLXI_11/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_134/XLXI_11/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_134/XLXI_10/XLXN_1(XLXI_14/XLXI_134/XLXI_10/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_134/XLXI_10/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_134/XLXI_4/XLXN_1(XLXI_14/XLXI_134/XLXI_4/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_134/XLXI_4/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_134/XLXI_3/XLXN_1(XLXI_14/XLXI_134/XLXI_3/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_134/XLXI_3/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_134/XLXI_2/XLXN_1(XLXI_14/XLXI_134/XLXI_2/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_134/XLXI_2/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_134/XLXI_1/XLXN_1(XLXI_14/XLXI_134/XLXI_1/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_134/XLXI_1/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_133/XLXI_13/XLXN_1(XLXI_14/XLXI_133/XLXI_13/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_133/XLXI_13/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_133/XLXI_12/XLXN_1(XLXI_14/XLXI_133/XLXI_12/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_133/XLXI_12/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_133/XLXI_11/XLXN_1(XLXI_14/XLXI_133/XLXI_11/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_133/XLXI_11/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_133/XLXI_10/XLXN_1(XLXI_14/XLXI_133/XLXI_10/XLXI_2:O)| NONE(*)(XLXI_14/XLXI_133/XLXI_10/XLXI_1/Q_0)| 16    |
XLXI_14/XLXI_133/XLXI_4/XLXN_1(XLXI_14/XLXI_133/XLXI_4/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_133/XLXI_4/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_133/XLXI_3/XLXN_1(XLXI_14/XLXI_133/XLXI_3/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_133/XLXI_3/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_133/XLXI_2/XLXN_1(XLXI_14/XLXI_133/XLXI_2/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_133/XLXI_2/XLXI_1/Q_0) | 16    |
XLXI_14/XLXI_133/XLXI_1/XLXN_1(XLXI_14/XLXI_133/XLXI_1/XLXI_2:O)  | NONE(*)(XLXI_14/XLXI_133/XLXI_1/XLXI_1/Q_0) | 16    |
------------------------------------------------------------------+---------------------------------------------+-------+
(*) These 63 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.464ns
   Maximum output required time after clock: 3.680ns
   Maximum combinational path delay: 3.640ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_125/XLXN_1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.288ns (Levels of Logic = 2)
  Source:            IN0<0> (PAD)
  Destination:       XLXI_14/XLXI_125/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_125/XLXN_1 rising

  Data Path: IN0<0> to XLXI_14/XLXI_125/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  IN0_0_IBUF (IN0_0_IBUF)
     begin scope: 'XLXI_14/XLXI_125/XLXI_1:D<0>'
     FD:D                      0.008          Q_0
    ----------------------------------------
    Total                      0.288ns (0.009ns logic, 0.279ns route)
                                       (3.1% logic, 96.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_126/XLXN_1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.288ns (Levels of Logic = 2)
  Source:            IN1<0> (PAD)
  Destination:       XLXI_14/XLXI_126/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_126/XLXN_1 rising

  Data Path: IN1<0> to XLXI_14/XLXI_126/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  IN1_0_IBUF (IN1_0_IBUF)
     begin scope: 'XLXI_14/XLXI_126/XLXI_1:D<0>'
     FD:D                      0.008          Q_0
    ----------------------------------------
    Total                      0.288ns (0.009ns logic, 0.279ns route)
                                       (3.1% logic, 96.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_100/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_100/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_100/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_100/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313511 (XLXI_14/R4<14>)
     begin scope: 'XLXI_14/XLXI_100/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_101/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.484ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_101/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_101/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_101/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313671 (XLXI_14/R5<14>)
     begin scope: 'XLXI_14/XLXI_101/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.484ns (0.203ns logic, 1.281ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_102/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.484ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_102/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_102/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_102/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313831 (XLXI_14/R6<14>)
     begin scope: 'XLXI_14/XLXI_102/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.484ns (0.203ns logic, 1.281ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_103/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.494ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_103/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_103/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_103/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.800  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I0->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313991 (XLXI_14/R7<14>)
     begin scope: 'XLXI_14/XLXI_103/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.494ns (0.203ns logic, 1.291ns route)
                                       (13.6% logic, 86.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_104/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_104/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_104/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_104/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000314151 (XLXI_14/R8<14>)
     begin scope: 'XLXI_14/XLXI_104/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_105/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_105/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_105/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_105/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000314311 (XLXI_14/R9<14>)
     begin scope: 'XLXI_14/XLXI_105/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_107/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_107/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_107/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_107/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311510 (XLXI_14/R10<14>)
     begin scope: 'XLXI_14/XLXI_107/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_108/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_108/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_108/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_108/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n00031311 (XLXI_14/R11<14>)
     begin scope: 'XLXI_14/XLXI_108/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_109/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_109/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_109/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_109/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n00031471 (XLXI_14/R12<14>)
     begin scope: 'XLXI_14/XLXI_109/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_110/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_110/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_110/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_110/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n00031631 (XLXI_14/R13<14>)
     begin scope: 'XLXI_14/XLXI_110/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_111/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_111/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_111/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_111/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n00031791 (XLXI_14/R14<14>)
     begin scope: 'XLXI_14/XLXI_111/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_112/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_112/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_112/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_112/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n00031951 (XLXI_14/R15<14>)
     begin scope: 'XLXI_14/XLXI_112/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_113/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_113/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_113/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_113/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311111 (XLXI_14/R16<14>)
     begin scope: 'XLXI_14/XLXI_113/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_114/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_114/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_114/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_114/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311271 (XLXI_14/R17<14>)
     begin scope: 'XLXI_14/XLXI_114/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_115/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_115/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_115/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_115/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311431 (XLXI_14/R18<14>)
     begin scope: 'XLXI_14/XLXI_115/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_116/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_116/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_116/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_116/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311591 (XLXI_14/R19<14>)
     begin scope: 'XLXI_14/XLXI_116/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_117/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_117/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_117/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_117/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311911 (XLXI_14/R20<14>)
     begin scope: 'XLXI_14/XLXI_117/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_118/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_118/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_118/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_118/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000312071 (XLXI_14/R21<14>)
     begin scope: 'XLXI_14/XLXI_118/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_119/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_119/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_119/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_119/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000312231 (XLXI_14/R22<14>)
     begin scope: 'XLXI_14/XLXI_119/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_120/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.357ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_120/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_120/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_120/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000312391 (XLXI_14/R23<14>)
     begin scope: 'XLXI_14/XLXI_120/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.357ns (0.203ns logic, 1.154ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_121/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_121/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_121/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_121/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000312551 (XLXI_14/R24<14>)
     begin scope: 'XLXI_14/XLXI_121/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_122/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_122/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_122/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_122/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000312711 (XLXI_14/R25<14>)
     begin scope: 'XLXI_14/XLXI_122/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_123/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_123/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_123/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_123/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000312871 (XLXI_14/R26<14>)
     begin scope: 'XLXI_14/XLXI_123/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_124/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_124/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_124/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_124/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313031 (XLXI_14/R27<14>)
     begin scope: 'XLXI_14/XLXI_124/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_127/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_127/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_127/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_127/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000361 (XLXI_14/OUT0<14>)
     begin scope: 'XLXI_14/XLXI_127/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_128/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.312ns (Levels of Logic = 4)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_128/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_128/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_128/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003221 (XLXI_14/OUT1<14>)
     begin scope: 'XLXI_14/XLXI_128/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.312ns (0.203ns logic, 1.109ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_129/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.371ns (Levels of Logic = 4)
  Source:            C_SEL<4> (PAD)
  Destination:       XLXI_14/XLXI_129/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_129/XLXN_1 rising

  Data Path: C_SEL<4> to XLXI_14/XLXI_129/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           529   0.001   0.863  C_SEL_4_IBUF (C_SEL_4_IBUF)
     LUT5:I0->O            3   0.097   0.305  XLXI_14/XLXI_1/C<2>16 (XLXI_14/XLXI_1/C<2>_mmx_out)
     LUT3:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_2/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000361 (XLXI_14/AUX0<14>)
     begin scope: 'XLXI_14/XLXI_129/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.371ns (0.203ns logic, 1.168ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_130/XLXN_1'
  Total number of paths / destination ports: 112 / 16
-------------------------------------------------------------------------
Offset:              1.371ns (Levels of Logic = 4)
  Source:            C_SEL<4> (PAD)
  Destination:       XLXI_14/XLXI_130/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_130/XLXN_1 rising

  Data Path: C_SEL<4> to XLXI_14/XLXI_130/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           529   0.001   0.863  C_SEL_4_IBUF (C_SEL_4_IBUF)
     LUT5:I0->O            3   0.097   0.305  XLXI_14/XLXI_1/C<2>16 (XLXI_14/XLXI_1/C<2>_mmx_out)
     LUT3:I2->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_19/XLXI_2/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n00031121 (XLXI_14/AUX1<14>)
     begin scope: 'XLXI_14/XLXI_130/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.371ns (0.203ns logic, 1.168ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_131/XLXN_1'
  Total number of paths / destination ports: 192 / 16
-------------------------------------------------------------------------
Offset:              2.464ns (Levels of Logic = 5)
  Source:            MR (PAD)
  Destination:       XLXI_14/XLXI_131/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_131/XLXN_1 rising

  Data Path: MR to XLXI_14/XLXI_131/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.289  MR_IBUF (MR_IBUF)
     INV:I->O              1   0.511   0.693  XLXI_14/XLXI_1/XLXI_22 (XLXI_14/XLXI_1/XLXN_3)
     AND2:I0->O           17   0.097   0.767  XLXI_14/XLXI_1/XLXI_21 (XLXI_14/XLXI_1/XLXN_6)
     LUT6:I0->O            1   0.097   0.000  XLXI_14/XLXI_1/XLXI_11/Mmux_TO_BUS17 (XLXI_14/WORK_REG<0>)
     begin scope: 'XLXI_14/XLXI_131/XLXI_1:D<0>'
     FD:D                      0.008          Q_0
    ----------------------------------------
    Total                      2.464ns (0.714ns logic, 1.750ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.169ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_13/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_13/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_13/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_2/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_136/XLXN_10<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_13/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.169ns (0.300ns logic, 1.869ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.169ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_12/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_12/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_12/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031311 (XLXI_14/XLXI_136/XLXN_9<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_12/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.169ns (0.300ns logic, 1.869ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.169ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_11/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_11/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_11/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031151 (XLXI_14/XLXI_136/XLXN_8<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_11/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.169ns (0.300ns logic, 1.869ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.169ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_10/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_10/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_10/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_2/XLXI_1/Mmux_n0003221 (XLXI_14/XLXI_136/XLXN_7<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_10/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.169ns (0.300ns logic, 1.869ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.169ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_4/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_4/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_4/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031441 (XLXI_14/XLXI_136/XLXN_6<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_4/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.169ns (0.300ns logic, 1.869ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.169ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_3/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_3/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_3/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031281 (XLXI_14/XLXI_136/XLXN_5<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_3/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.169ns (0.300ns logic, 1.869ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.169ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_2/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_2/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_2/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031121 (XLXI_14/XLXI_136/XLXN_4<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_2/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.169ns (0.300ns logic, 1.869ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_136/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.908ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_136/XLXI_1/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_136/XLXI_1/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_136/XLXI_1/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.790  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I1->O            8   0.097   0.327  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313351 (XLXI_14/R3<14>)
     LUT4:I3->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_5/XLXI_1/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_136/XLXN_3<14>)
     begin scope: 'XLXI_14/XLXI_136/XLXI_1/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.908ns (0.300ns logic, 1.608ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_13/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_13/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_13/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_2/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_135/XLXN_10<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_13/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_12/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_12/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_12/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031311 (XLXI_14/XLXI_135/XLXN_9<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_12/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_11/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_11/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_11/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031151 (XLXI_14/XLXI_135/XLXN_8<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_11/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_10/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_10/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_10/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_2/XLXI_1/Mmux_n0003221 (XLXI_14/XLXI_135/XLXN_7<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_10/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_4/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_4/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_4/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031441 (XLXI_14/XLXI_135/XLXN_6<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_4/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_3/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_3/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_3/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031281 (XLXI_14/XLXI_135/XLXN_5<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_3/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_2/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_2/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_2/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031121 (XLXI_14/XLXI_135/XLXN_4<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_2/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_135/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.781ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_135/XLXI_1/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_135/XLXI_1/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_135/XLXI_1/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.327  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000313191 (XLXI_14/R2<14>)
     LUT4:I3->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_5/XLXI_1/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_135/XLXN_3<14>)
     begin scope: 'XLXI_14/XLXI_135/XLXI_1/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.781ns (0.300ns logic, 1.481ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_13/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_13/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_13/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_2/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_134/XLXN_10<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_13/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_12/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_12/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_12/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031311 (XLXI_14/XLXI_134/XLXN_9<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_12/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_11/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_11/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_11/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031151 (XLXI_14/XLXI_134/XLXN_8<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_11/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_10/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_10/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_10/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_2/XLXI_1/Mmux_n0003221 (XLXI_14/XLXI_134/XLXN_7<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_10/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_4/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_4/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_4/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031441 (XLXI_14/XLXI_134/XLXN_6<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_4/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_3/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_3/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_3/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031281 (XLXI_14/XLXI_134/XLXN_5<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_3/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_2/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_2/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_2/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031121 (XLXI_14/XLXI_134/XLXN_4<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_2/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      2.042ns (0.300ns logic, 1.742ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_134/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.781ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_134/XLXI_1/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_134/XLXI_1/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_134/XLXI_1/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.663  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I2->O            8   0.097   0.327  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n000311751 (XLXI_14/R1<14>)
     LUT4:I3->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_5/XLXI_1/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_134/XLXN_3<14>)
     begin scope: 'XLXI_14/XLXI_134/XLXI_1/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.781ns (0.300ns logic, 1.481ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_13/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_13/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_13/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_2/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_133/XLXN_10<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_13/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.997ns (0.300ns logic, 1.697ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_12/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_12/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_12/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031311 (XLXI_14/XLXI_133/XLXN_9<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_12/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.997ns (0.300ns logic, 1.697ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_11/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_11/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_11/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_2/XLXI_1/Mmux_n00031151 (XLXI_14/XLXI_133/XLXN_8<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_11/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.997ns (0.300ns logic, 1.697ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_10/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_10/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_10/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_2/XLXI_1/Mmux_n0003221 (XLXI_14/XLXI_133/XLXN_7<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_10/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.997ns (0.300ns logic, 1.697ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_4/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_4/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_4/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031441 (XLXI_14/XLXI_133/XLXN_6<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_4/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.997ns (0.300ns logic, 1.697ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_3/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_3/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_3/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031281 (XLXI_14/XLXI_133/XLXN_5<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_3/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.997ns (0.300ns logic, 1.697ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_2/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_2/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_2/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.589  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I0->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_1/XLXI_1/Mmux_n00031121 (XLXI_14/XLXI_133/XLXN_4<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_2/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.997ns (0.300ns logic, 1.697ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/XLXI_133/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Offset:              1.736ns (Levels of Logic = 5)
  Source:            C_SEL<5> (PAD)
  Destination:       XLXI_14/XLXI_133/XLXI_1/XLXI_1/Q_0 (FF)
  Destination Clock: XLXI_14/XLXI_133/XLXI_1/XLXN_1 rising

  Data Path: C_SEL<5> to XLXI_14/XLXI_133/XLXI_1/XLXI_1/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   0.001   0.491  C_SEL_5_IBUF (C_SEL_5_IBUF)
     LUT2:I0->O           30   0.097   0.618  XLXI_14/XLXI_1/C<5>16 (XLXI_14/XLXI_1/C<5>_mmx_out)
     LUT6:I3->O            8   0.097   0.327  XLXI_14/XLXI_1/XLXI_19/XLXI_1/XLXI_1/XLXI_1/XLXI_1/XLXI_1/Mmux_n0003381 (XLXI_14/R0<14>)
     LUT4:I3->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_5/XLXI_1/XLXI_1/Mmux_n000361 (XLXI_14/XLXI_133/XLXN_3<14>)
     begin scope: 'XLXI_14/XLXI_133/XLXI_1/XLXI_1:D<14>'
     FD:D                      0.008          Q_14
    ----------------------------------------
    Total                      1.736ns (0.300ns logic, 1.436ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_105/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.008ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_105/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_105/XLXN_1 rising

  Data Path: XLXI_14/XLXI_105/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_105/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1217 (XLXI_14/SEL_B<5>_1217)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.008ns (0.929ns logic, 2.079ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_108/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.963ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_108/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_108/XLXN_1 rising

  Data Path: XLXI_14/XLXI_108/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.516  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_108/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1217 (XLXI_14/SEL_B<5>_1217)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.963ns (0.929ns logic, 2.034ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_107/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.831ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_107/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_107/XLXN_1 rising

  Data Path: XLXI_14/XLXI_107/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.383  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_107/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1217 (XLXI_14/SEL_B<5>_1217)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.831ns (0.929ns logic, 1.902ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_104/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.747ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_104/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_104/XLXN_1 rising

  Data Path: XLXI_14/XLXI_104/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_104/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1217 (XLXI_14/SEL_B<5>_1217)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.747ns (0.929ns logic, 1.818ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_110/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.963ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_110/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_110/XLXN_1 rising

  Data Path: XLXI_14/XLXI_110/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_110/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.511  XLXI_14/SEL_B<5>_135 (XLXI_14/SEL_B<5>_135)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.963ns (0.929ns logic, 2.034ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_112/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.918ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_112/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_112/XLXN_1 rising

  Data Path: XLXI_14/XLXI_112/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.516  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_112/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.511  XLXI_14/SEL_B<5>_135 (XLXI_14/SEL_B<5>_135)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.918ns (0.929ns logic, 1.989ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_111/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.786ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_111/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_111/XLXN_1 rising

  Data Path: XLXI_14/XLXI_111/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.383  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_111/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.511  XLXI_14/SEL_B<5>_135 (XLXI_14/SEL_B<5>_135)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.786ns (0.929ns logic, 1.857ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_109/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.702ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_109/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_109/XLXN_1 rising

  Data Path: XLXI_14/XLXI_109/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_109/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.511  XLXI_14/SEL_B<5>_135 (XLXI_14/SEL_B<5>_135)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.702ns (0.929ns logic, 1.773ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_101/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.831ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_101/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_101/XLXN_1 rising

  Data Path: XLXI_14/XLXI_101/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_101/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1216 (XLXI_14/SEL_B<5>_1216)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.831ns (0.929ns logic, 1.902ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_103/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.786ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_103/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_103/XLXN_1 rising

  Data Path: XLXI_14/XLXI_103/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.515  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_103/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1216 (XLXI_14/SEL_B<5>_1216)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.786ns (0.929ns logic, 1.857ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_102/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.654ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_102/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_102/XLXN_1 rising

  Data Path: XLXI_14/XLXI_102/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.383  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_102/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1216 (XLXI_14/SEL_B<5>_1216)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.654ns (0.929ns logic, 1.725ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_100/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.570ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_100/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_100/XLXN_1 rising

  Data Path: XLXI_14/XLXI_100/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.300  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_100/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1216 (XLXI_14/SEL_B<5>_1216)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.570ns (0.929ns logic, 1.641ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.678ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_3/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_3/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_3/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_3/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.678ns (1.303ns logic, 2.375ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.633ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_4/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_4/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_4/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_4/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.633ns (1.303ns logic, 2.330ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.501ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_2/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_2/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_2/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_2/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.501ns (1.303ns logic, 2.198ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.417ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_1/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_1/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_1/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_1/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.417ns (1.303ns logic, 2.114ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.680ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_12/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_12/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_12/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_12/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.680ns (1.305ns logic, 2.375ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.635ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_13/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_13/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_13/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_13/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.635ns (1.305ns logic, 2.330ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.503ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_11/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_11/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_11/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_11/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.503ns (1.305ns logic, 2.198ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_134/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.419ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_134/XLXI_10/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_134/XLXI_10/XLXN_1 rising

  Data Path: XLXI_14/XLXI_134/XLXI_10/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_134/XLXI_10/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR1<15>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.419ns (1.305ns logic, 2.114ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.633ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_3/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_3/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_3/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_3/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.633ns (1.303ns logic, 2.330ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.588ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_4/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_4/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_4/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_4/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.588ns (1.303ns logic, 2.285ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.456ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_2/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_2/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_2/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_2/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.456ns (1.303ns logic, 2.153ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.372ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_1/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_1/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_1/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_1/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.372ns (1.303ns logic, 2.069ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.635ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_12/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_12/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_12/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_12/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.635ns (1.305ns logic, 2.330ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.590ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_13/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_13/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_13/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_13/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.590ns (1.305ns logic, 2.285ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.458ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_11/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_11/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_11/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_11/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.458ns (1.305ns logic, 2.153ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_136/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.374ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_136/XLXI_10/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_136/XLXI_10/XLXN_1 rising

  Data Path: XLXI_14/XLXI_136/XLXI_10/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_136/XLXI_10/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.516  XLXI_14/XLXI_136/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR3<15>)
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.374ns (1.305ns logic, 2.069ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.501ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_3/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_3/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_3/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_3/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.501ns (1.303ns logic, 2.198ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.456ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_4/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_4/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_4/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_4/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.456ns (1.303ns logic, 2.153ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_2/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_2/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_2/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_2/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.324ns (1.303ns logic, 2.021ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.240ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_1/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_1/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_1/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_1/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.240ns (1.303ns logic, 1.937ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.503ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_12/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_12/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_12/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_12/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.503ns (1.305ns logic, 2.198ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.458ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_13/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_13/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_13/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_13/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.458ns (1.305ns logic, 2.153ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.326ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_11/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_11/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_11/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_11/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.326ns (1.305ns logic, 2.021ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_135/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.242ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_135/XLXI_10/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_135/XLXI_10/XLXN_1 rising

  Data Path: XLXI_14/XLXI_135/XLXI_10/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_135/XLXI_10/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.384  XLXI_14/XLXI_135/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR2<15>)
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.242ns (1.305ns logic, 1.937ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_3/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.417ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_3/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_3/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_3/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_3/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.417ns (1.303ns logic, 2.114ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_4/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.372ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_4/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_4/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_4/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_4/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.372ns (1.303ns logic, 2.069ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_2/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.240ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_2/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_2/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_2/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_2/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.240ns (1.303ns logic, 1.937ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_1/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.156ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_1/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_1/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_1/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_1/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_46)
     MUXF7:I0->O           2   0.277   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.156ns (1.303ns logic, 1.853ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_12/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.419ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_12/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_12/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_12/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_12/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.419ns (1.305ns logic, 2.114ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_13/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.374ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_13/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_13/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_13/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.511  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_13/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.374ns (1.305ns logic, 2.069ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_11/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.242ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_11/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_11/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_11/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.379  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_11/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.242ns (1.305ns logic, 1.937ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_133/XLXI_10/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.158ns (Levels of Logic = 8)
  Source:            XLXI_14/XLXI_133/XLXI_10/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_133/XLXI_10/XLXN_1 rising

  Data Path: XLXI_14/XLXI_133/XLXI_10/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_133/XLXI_10/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36 (XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_36)
     MUXF7:I1->O           2   0.279   0.299  XLXI_14/XLXI_133/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7_5 (XLXI_14/MUXR0<15>)
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_1117 (XLXI_14/SEL_B<5>_1117)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_75 (XLXI_14/SEL_B<5>_75)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.158ns (1.305ns logic, 1.853ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_122/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.010ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_122/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_122/XLXN_1 rising

  Data Path: XLXI_14/XLXI_122/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_122/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1116 (XLXI_14/SEL_B<5>_1116)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      3.010ns (0.931ns logic, 2.079ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_124/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.965ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_124/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_124/XLXN_1 rising

  Data Path: XLXI_14/XLXI_124/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.516  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_124/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1116 (XLXI_14/SEL_B<5>_1116)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.965ns (0.931ns logic, 2.034ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_123/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.833ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_123/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_123/XLXN_1 rising

  Data Path: XLXI_14/XLXI_123/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.383  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_123/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1116 (XLXI_14/SEL_B<5>_1116)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.833ns (0.931ns logic, 1.902ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_121/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.749ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_121/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_121/XLXN_1 rising

  Data Path: XLXI_14/XLXI_121/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_121/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.556  XLXI_14/SEL_B<5>_1116 (XLXI_14/SEL_B<5>_1116)
     LUT6:I2->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.749ns (0.931ns logic, 1.818ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_126/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.965ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_126/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_126/XLXN_1 rising

  Data Path: XLXI_14/XLXI_126/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_126/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.511  XLXI_14/SEL_B<5>_1215 (XLXI_14/SEL_B<5>_1215)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.965ns (0.931ns logic, 2.034ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_128/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.920ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_128/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_128/XLXN_1 rising

  Data Path: XLXI_14/XLXI_128/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.516  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_128/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.511  XLXI_14/SEL_B<5>_1215 (XLXI_14/SEL_B<5>_1215)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.920ns (0.931ns logic, 1.989ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_127/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.788ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_127/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_127/XLXN_1 rising

  Data Path: XLXI_14/XLXI_127/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.384  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_127/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.511  XLXI_14/SEL_B<5>_1215 (XLXI_14/SEL_B<5>_1215)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.788ns (0.931ns logic, 1.857ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_125/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.704ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_125/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_125/XLXN_1 rising

  Data Path: XLXI_14/XLXI_125/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_125/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.511  XLXI_14/SEL_B<5>_1215 (XLXI_14/SEL_B<5>_1215)
     LUT6:I3->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.704ns (0.931ns logic, 1.773ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_118/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.833ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_118/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_118/XLXN_1 rising

  Data Path: XLXI_14/XLXI_118/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_118/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1115 (XLXI_14/SEL_B<5>_1115)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.833ns (0.931ns logic, 1.902ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_120/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.788ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_120/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_120/XLXN_1 rising

  Data Path: XLXI_14/XLXI_120/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.516  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_120/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1115 (XLXI_14/SEL_B<5>_1115)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.788ns (0.931ns logic, 1.857ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_119/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.656ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_119/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_119/XLXN_1 rising

  Data Path: XLXI_14/XLXI_119/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.384  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_119/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1115 (XLXI_14/SEL_B<5>_1115)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.656ns (0.931ns logic, 1.725ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_117/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.572ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_117/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_117/XLXN_1 rising

  Data Path: XLXI_14/XLXI_117/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_117/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.379  XLXI_14/SEL_B<5>_1115 (XLXI_14/SEL_B<5>_1115)
     LUT6:I4->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.572ns (0.931ns logic, 1.641ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_114/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.749ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_114/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_114/XLXN_1 rising

  Data Path: XLXI_14/XLXI_114/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.561  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_114/XLXI_1:Q<15>'
     LUT6:I2->O            1   0.097   0.295  XLXI_14/SEL_B<5>_105 (XLXI_14/SEL_B<5>_105)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.749ns (0.931ns logic, 1.818ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_116/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.704ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_116/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_116/XLXN_1 rising

  Data Path: XLXI_14/XLXI_116/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.515  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_116/XLXI_1:Q<15>'
     LUT6:I3->O            1   0.097   0.295  XLXI_14/SEL_B<5>_105 (XLXI_14/SEL_B<5>_105)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.704ns (0.931ns logic, 1.773ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_115/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.572ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_115/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_115/XLXN_1 rising

  Data Path: XLXI_14/XLXI_115/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.383  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_115/XLXI_1:Q<15>'
     LUT6:I4->O            1   0.097   0.295  XLXI_14/SEL_B<5>_105 (XLXI_14/SEL_B<5>_105)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.572ns (0.931ns logic, 1.641ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_113/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.488ns (Levels of Logic = 6)
  Source:            XLXI_14/XLXI_113/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_113/XLXN_1 rising

  Data Path: XLXI_14/XLXI_113/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_113/XLXI_1:Q<15>'
     LUT6:I5->O            1   0.097   0.295  XLXI_14/SEL_B<5>_105 (XLXI_14/SEL_B<5>_105)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/SEL_B<5>_65 (XLXI_14/SEL_B<5>_65)
     MUXF7:I1->O           1   0.279   0.683  XLXI_14/SEL_B<5>_5_f7_4 (XLXI_14/SEL_B<5>_5_f75)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5>6 (TO_BUS_B_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_15_OBUF (TO_BUS_B<15>)
    ----------------------------------------
    Total                      2.488ns (0.931ns logic, 1.557ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_131/XLXN_1'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              1.784ns (Levels of Logic = 4)
  Source:            XLXI_14/XLXI_131/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_131/XLXN_1 rising

  Data Path: XLXI_14/XLXI_131/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.361   0.570  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_131/XLXI_1:Q<15>'
     LUT5:I1->O            1   0.097   0.379  XLXI_14/SEL_A<5>6_SW0 (N14)
     LUT6:I4->O            1   0.097   0.279  XLXI_14/SEL_A<5>6 (TO_BUS_A_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_A_15_OBUF (TO_BUS_A<15>)
    ----------------------------------------
    Total                      1.784ns (0.555ns logic, 1.229ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_130/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 4)
  Source:            XLXI_14/XLXI_130/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_130/XLXN_1 rising

  Data Path: XLXI_14/XLXI_130/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.383  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_130/XLXI_1:Q<15>'
     LUT5:I3->O            1   0.097   0.379  XLXI_14/SEL_A<5>6_SW0 (N14)
     LUT6:I4->O            1   0.097   0.279  XLXI_14/SEL_A<5>6 (TO_BUS_A_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_A_15_OBUF (TO_BUS_A<15>)
    ----------------------------------------
    Total                      1.597ns (0.555ns logic, 1.042ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/XLXI_129/XLXN_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.513ns (Levels of Logic = 4)
  Source:            XLXI_14/XLXI_129/XLXI_1/Q_15 (FF)
  Destination:       TO_BUS_A<15> (PAD)
  Source Clock:      XLXI_14/XLXI_129/XLXN_1 rising

  Data Path: XLXI_14/XLXI_129/XLXI_1/Q_15 to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.299  Q_15 (Q_15)
     end scope: 'XLXI_14/XLXI_129/XLXI_1:Q<15>'
     LUT5:I4->O            1   0.097   0.379  XLXI_14/SEL_A<5>6_SW0 (N14)
     LUT6:I4->O            1   0.097   0.279  XLXI_14/SEL_A<5>6 (TO_BUS_A_15_OBUF)
     OBUF:I->O                 0.000          TO_BUS_A_15_OBUF (TO_BUS_A<15>)
    ----------------------------------------
    Total                      1.513ns (0.555ns logic, 0.958ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1536 / 48
-------------------------------------------------------------------------
Delay:               3.640ns (Levels of Logic = 8)
  Source:            LEVEL<1> (PAD)
  Destination:       TO_BUS_A<15> (PAD)

  Data Path: LEVEL<1> to TO_BUS_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           648   0.001   0.876  LEVEL_1_IBUF (LEVEL_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_3 (XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_3)
     MUXF7:I1->O           2   0.279   0.561  XLXI_14/XLXI_134/XLXI_16/XLXI_4/Mmux_TO_BUS_2_f7 (XLXI_14/MUXR1<0>)
     LUT6:I2->O            1   0.097   0.295  XLXI_14/XLXI_2/XLXI_4/XLXI_3/Mmux_TO_BUS_112 (XLXI_14/XLXI_2/XLXI_4/XLXI_3/Mmux_TO_BUS_112)
     LUT6:I5->O            1   0.097   0.000  XLXI_14/XLXI_2/XLXI_4/XLXI_3/Mmux_TO_BUS_7 (XLXI_14/XLXI_2/XLXI_4/XLXI_3/Mmux_TO_BUS_7)
     MUXF7:I0->O           1   0.277   0.683  XLXI_14/XLXI_2/XLXI_4/XLXI_3/Mmux_TO_BUS_5_f7 (XLXI_14/XLXI_2/XLXI_4/XLXI_3/Mmux_TO_BUS_5_f7)
     LUT6:I1->O            1   0.097   0.279  XLXI_14/SEL_B<5> (TO_BUS_B_0_OBUF)
     OBUF:I->O                 0.000          TO_BUS_B_0_OBUF (TO_BUS_B<0>)
    ----------------------------------------
    Total                      3.640ns (0.945ns logic, 2.695ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.62 secs
 
--> 

Total memory usage is 4643260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   76 (   0 filtered)
Number of infos    :   63 (   0 filtered)

