Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jun 12 19:54:51 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    136         
TIMING-16  Warning           Large setup violation          331         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (279)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (279)
--------------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.049    -1101.455                   1052                 3012        0.184        0.000                      0                 3012        4.500        0.000                       0                  1702  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.049    -1101.455                   1052                 3012        0.184        0.000                      0                 3012        4.500        0.000                       0                  1702  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1052  Failing Endpoints,  Worst Slack       -3.049ns,  Total Violation    -1101.455ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.920ns  (logic 1.878ns (23.712%)  route 6.042ns (76.288%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.931    15.199    latch_ifid/E[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.323 r  latch_ifid/o_instruccion_inferred_i_16/O
                         net (fo=1, routed)           0.598    15.921    etapa_id/gp/rs_dir_tmp_reg[4][0]
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.124    16.045 r  etapa_id/gp/rt_dir_tmp[0]_i_1/O
                         net (fo=129, routed)         1.272    17.317    etapa_id/gp/o_end_pipeline_reg
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.441 r  etapa_id/gp/reg_b[27]_i_6/O
                         net (fo=1, routed)           0.000    17.441    etapa_id/gp/reg_b[27]_i_6_n_0
    SLICE_X34Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    17.682 r  etapa_id/gp/reg_b_reg[27]_i_2/O
                         net (fo=1, routed)           0.810    18.492    etapa_id/gp/reg_b_reg[27]_i_2_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.298    18.790 r  etapa_id/gp/reg_b[27]_i_1/O
                         net (fo=1, routed)           0.000    18.790    etapa_id/gp/reg_b[27]_i_1_n_0
    SLICE_X35Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.438    15.268    etapa_id/gp/i_clk
    SLICE_X35Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[27]/C
                         clock pessimism              0.478    15.747    
                         clock uncertainty           -0.035    15.711    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029    15.740    etapa_id/gp/reg_b_reg[27]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -18.790    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.841ns  (logic 1.882ns (24.001%)  route 5.959ns (75.999%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.275ns = ( 15.275 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.931    15.199    latch_ifid/E[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.323 r  latch_ifid/o_instruccion_inferred_i_16/O
                         net (fo=1, routed)           0.598    15.921    etapa_id/gp/rs_dir_tmp_reg[4][0]
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.124    16.045 r  etapa_id/gp/rt_dir_tmp[0]_i_1/O
                         net (fo=129, routed)         1.100    17.145    etapa_id/gp/o_end_pipeline_reg
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.269 r  etapa_id/gp/reg_b[24]_i_9/O
                         net (fo=1, routed)           0.000    17.269    etapa_id/gp/reg_b[24]_i_9_n_0
    SLICE_X44Y6          MUXF7 (Prop_muxf7_I1_O)      0.245    17.514 r  etapa_id/gp/reg_b_reg[24]_i_3/O
                         net (fo=1, routed)           0.899    18.413    etapa_id/gp/reg_b_reg[24]_i_3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.298    18.711 r  etapa_id/gp/reg_b[24]_i_1/O
                         net (fo=1, routed)           0.000    18.711    etapa_id/gp/reg_b[24]_i_1_n_0
    SLICE_X43Y10         FDRE                                         r  etapa_id/gp/reg_b_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.445    15.275    etapa_id/gp/i_clk
    SLICE_X43Y10         FDRE                                         r  etapa_id/gp/reg_b_reg[24]/C
                         clock pessimism              0.550    15.826    
                         clock uncertainty           -0.035    15.790    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)        0.031    15.821    etapa_id/gp/reg_b_reg[24]
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                         -18.711    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.869ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.740ns  (logic 1.882ns (24.314%)  route 5.858ns (75.686%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.931    15.199    latch_ifid/E[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.323 r  latch_ifid/o_instruccion_inferred_i_16/O
                         net (fo=1, routed)           0.598    15.921    etapa_id/gp/rs_dir_tmp_reg[4][0]
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.124    16.045 r  etapa_id/gp/rt_dir_tmp[0]_i_1/O
                         net (fo=129, routed)         0.912    16.958    etapa_id/gp/o_end_pipeline_reg
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.082 r  etapa_id/gp/reg_b[31]_i_7/O
                         net (fo=1, routed)           0.000    17.082    etapa_id/gp/reg_b[31]_i_7_n_0
    SLICE_X44Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    17.327 r  etapa_id/gp/reg_b_reg[31]_i_2/O
                         net (fo=1, routed)           0.985    18.312    etapa_id/gp/reg_b_reg[31]_i_2_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I0_O)        0.298    18.610 r  etapa_id/gp/reg_b[31]_i_1/O
                         net (fo=1, routed)           0.000    18.610    etapa_id/gp/reg_b[31]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.439    15.269    etapa_id/gp/i_clk
    SLICE_X31Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[31]/C
                         clock pessimism              0.478    15.748    
                         clock uncertainty           -0.035    15.712    
    SLICE_X31Y15         FDRE (Setup_fdre_C_D)        0.029    15.741    etapa_id/gp/reg_b_reg[31]
  -------------------------------------------------------------------
                         required time                         15.741    
                         arrival time                         -18.610    
  -------------------------------------------------------------------
                         slack                                 -2.869    

Slack (VIOLATED) :        -2.867ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.817ns  (logic 1.855ns (23.730%)  route 5.962ns (76.270%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.671    14.939    latch_ifid/E[0]
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  latch_ifid/o_instruccion_inferred_i_15/O
                         net (fo=5, routed)           0.682    15.745    etapa_id/gp/rs_dir_tmp_reg[4][1]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.869 r  etapa_id/gp/reg_b[15]_i_14/O
                         net (fo=128, routed)         1.017    16.886    etapa_id/gp/reg_b[15]_i_14_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.010 r  etapa_id/gp/reg_b[13]_i_9/O
                         net (fo=1, routed)           0.000    17.010    etapa_id/gp/reg_b[13]_i_9_n_0
    SLICE_X49Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.227 r  etapa_id/gp/reg_b_reg[13]_i_3/O
                         net (fo=1, routed)           1.161    18.388    etapa_id/gp/reg_b_reg[13]_i_3_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.299    18.687 r  etapa_id/gp/reg_b[13]_i_1/O
                         net (fo=1, routed)           0.000    18.687    etapa_id/gp/reg_b[13]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  etapa_id/gp/reg_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.444    15.274    etapa_id/gp/i_clk
    SLICE_X48Y16         FDRE                                         r  etapa_id/gp/reg_b_reg[13]/C
                         clock pessimism              0.550    15.825    
                         clock uncertainty           -0.035    15.789    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    15.820    etapa_id/gp/reg_b_reg[13]
  -------------------------------------------------------------------
                         required time                         15.820    
                         arrival time                         -18.687    
  -------------------------------------------------------------------
                         slack                                 -2.867    

Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.814ns  (logic 1.850ns (23.676%)  route 5.964ns (76.324%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 15.273 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.671    14.939    latch_ifid/E[0]
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  latch_ifid/o_instruccion_inferred_i_15/O
                         net (fo=5, routed)           0.682    15.745    etapa_id/gp/rs_dir_tmp_reg[4][1]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.869 r  etapa_id/gp/reg_b[15]_i_14/O
                         net (fo=128, routed)         1.369    17.239    etapa_id/gp/reg_b[15]_i_14_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.363 r  etapa_id/gp/reg_b[3]_i_11/O
                         net (fo=1, routed)           0.000    17.363    etapa_id/gp/reg_b[3]_i_11_n_0
    SLICE_X42Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    17.577 r  etapa_id/gp/reg_b_reg[3]_i_4/O
                         net (fo=1, routed)           0.810    18.387    etapa_id/gp/reg_b_reg[3]_i_4_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.297    18.684 r  etapa_id/gp/reg_b[3]_i_1/O
                         net (fo=1, routed)           0.000    18.684    etapa_id/gp/reg_b[3]_i_1_n_0
    SLICE_X48Y17         FDRE                                         r  etapa_id/gp/reg_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    15.273    etapa_id/gp/i_clk
    SLICE_X48Y17         FDRE                                         r  etapa_id/gp/reg_b_reg[3]/C
                         clock pessimism              0.550    15.824    
                         clock uncertainty           -0.035    15.788    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.031    15.819    etapa_id/gp/reg_b_reg[3]
  -------------------------------------------------------------------
                         required time                         15.819    
                         arrival time                         -18.684    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.848ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_a_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.803ns  (logic 1.855ns (23.774%)  route 5.948ns (76.226%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 15.277 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.823    15.091    latch_ifid/E[0]
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.215 r  latch_ifid/o_instruccion_inferred_i_10/O
                         net (fo=2, routed)           0.431    15.646    etapa_id/gp/rs_dir_tmp_reg[4][6]
    SLICE_X50Y7          LUT3 (Prop_lut3_I1_O)        0.124    15.770 r  etapa_id/gp/rs_dir_tmp[1]_i_1/O
                         net (fo=129, routed)         1.115    16.885    etapa_id/gp/next_memory_addr_reg[22]
    SLICE_X44Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.009 r  etapa_id/gp/reg_a[23]_i_7/O
                         net (fo=1, routed)           0.000    17.009    etapa_id/gp/reg_a[23]_i_7_n_0
    SLICE_X44Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    17.226 r  etapa_id/gp/reg_a_reg[23]_i_2/O
                         net (fo=1, routed)           1.147    18.373    etapa_id/gp/reg_a_reg[23]_i_2_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.299    18.672 r  etapa_id/gp/reg_a[23]_i_1/O
                         net (fo=1, routed)           0.000    18.672    etapa_id/gp/registros[23]
    SLICE_X43Y6          FDRE                                         r  etapa_id/gp/reg_a_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.447    15.277    etapa_id/gp/i_clk
    SLICE_X43Y6          FDRE                                         r  etapa_id/gp/reg_a_reg[23]/C
                         clock pessimism              0.550    15.828    
                         clock uncertainty           -0.035    15.792    
    SLICE_X43Y6          FDRE (Setup_fdre_C_D)        0.032    15.824    etapa_id/gp/reg_a_reg[23]
  -------------------------------------------------------------------
                         required time                         15.824    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                 -2.848    

Slack (VIOLATED) :        -2.844ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.796ns  (logic 1.845ns (23.666%)  route 5.951ns (76.334%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 15.277 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.823    15.091    latch_ifid/E[0]
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.215 r  latch_ifid/o_instruccion_inferred_i_10/O
                         net (fo=2, routed)           0.513    15.728    etapa_id/gp/rs_dir_tmp_reg[4][6]
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    15.852 r  etapa_id/gp/reg_a[15]_i_14/O
                         net (fo=128, routed)         1.078    16.930    etapa_id/gp/reg_a[15]_i_14_n_0
    SLICE_X46Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.054 r  etapa_id/gp/reg_a[12]_i_8/O
                         net (fo=1, routed)           0.000    17.054    etapa_id/gp/reg_a[12]_i_8_n_0
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    17.263 r  etapa_id/gp/reg_a_reg[12]_i_3/O
                         net (fo=1, routed)           1.106    18.369    etapa_id/gp/reg_a_reg[12]_i_3_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.297    18.666 r  etapa_id/gp/reg_a[12]_i_1/O
                         net (fo=1, routed)           0.000    18.666    etapa_id/gp/registros[12]
    SLICE_X43Y6          FDRE                                         r  etapa_id/gp/reg_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.447    15.277    etapa_id/gp/i_clk
    SLICE_X43Y6          FDRE                                         r  etapa_id/gp/reg_a_reg[12]/C
                         clock pessimism              0.550    15.828    
                         clock uncertainty           -0.035    15.792    
    SLICE_X43Y6          FDRE (Setup_fdre_C_D)        0.029    15.821    etapa_id/gp/reg_a_reg[12]
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                 -2.844    

Slack (VIOLATED) :        -2.807ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.746ns  (logic 1.882ns (24.296%)  route 5.864ns (75.704%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.931    15.199    latch_ifid/E[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.323 r  latch_ifid/o_instruccion_inferred_i_16/O
                         net (fo=1, routed)           0.598    15.921    etapa_id/gp/rs_dir_tmp_reg[4][0]
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.124    16.045 r  etapa_id/gp/rt_dir_tmp[0]_i_1/O
                         net (fo=129, routed)         1.157    17.202    etapa_id/gp/o_end_pipeline_reg
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124    17.326 r  etapa_id/gp/reg_b[30]_i_9/O
                         net (fo=1, routed)           0.000    17.326    etapa_id/gp/reg_b[30]_i_9_n_0
    SLICE_X41Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    17.571 r  etapa_id/gp/reg_b_reg[30]_i_3/O
                         net (fo=1, routed)           0.747    18.318    etapa_id/gp/reg_b_reg[30]_i_3_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.298    18.616 r  etapa_id/gp/reg_b[30]_i_1/O
                         net (fo=1, routed)           0.000    18.616    etapa_id/gp/reg_b[30]_i_1_n_0
    SLICE_X36Y18         FDRE                                         r  etapa_id/gp/reg_b_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.435    15.265    etapa_id/gp/i_clk
    SLICE_X36Y18         FDRE                                         r  etapa_id/gp/reg_b_reg[30]/C
                         clock pessimism              0.550    15.816    
                         clock uncertainty           -0.035    15.780    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)        0.029    15.809    etapa_id/gp/reg_b_reg[30]
  -------------------------------------------------------------------
                         required time                         15.809    
                         arrival time                         -18.616    
  -------------------------------------------------------------------
                         slack                                 -2.807    

Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 1.324ns (17.094%)  route 6.422ns (82.906%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 10.277 - 5.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.636     5.937    ex/i_clk
    SLICE_X63Y9          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456     6.393 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.669     7.062    ex/alu/op_tmp[2]_repN_alias
    SLICE_X58Y9          LUT4 (Prop_lut4_I3_O)        0.124     7.186 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=14, routed)          0.752     7.938    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X56Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.062 r  ex/alu/o_ins_type_inferred_i_12/O
                         net (fo=11, routed)          1.174     9.236    ex/alu/sel0[3]
    SLICE_X50Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.360 r  ex/alu/o_res_inferred_i_176/O
                         net (fo=2, routed)           1.247    10.607    ex/alu/o_res_inferred_i_176_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.655    11.386    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X42Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.510 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=32, routed)          1.466    12.975    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.099 r  ex/alu/o_res_inferred_i_29/O
                         net (fo=3, routed)           0.459    13.558    ex/o_res_orig[3]
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.682 r  ex/o_res_inferred__1_i_29/O
                         net (fo=1, routed)           0.000    13.682    exmem/res_tmp_reg[31]_0[3]
    SLICE_X56Y15         FDRE                                         r  exmem/res_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.447    10.277    exmem/i_clk
    SLICE_X56Y15         FDRE                                         r  exmem/res_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.828    
                         clock uncertainty           -0.035    10.792    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)        0.086    10.878    exmem/res_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 -2.804    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.754ns  (logic 1.882ns (24.272%)  route 5.872ns (75.728%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.275ns = ( 15.275 - 10.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 10.870 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     8.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.484 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.300 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.569    10.870    latch_idex/i_clk
    SLICE_X55Y10         FDRE                                         r  latch_idex/rd_dir_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.422    11.292 r  latch_idex/rd_dir_tmp_reg[0]/Q
                         net (fo=2, routed)           1.110    12.401    ex/wb_reg_write_tmp_reg[4][0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.297    12.698 r  ex/o_wb_reg_write_inferred_i_5_comp/O
                         net (fo=2, routed)           0.720    13.418    dtu/o_stall_inferred_i_1_0[0]
    SLICE_X55Y2          LUT4 (Prop_lut4_I0_O)        0.124    13.542 f  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           0.602    14.144    dtu/o_stall_inferred_i_5_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.268 r  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.931    15.199    latch_ifid/E[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.323 r  latch_ifid/o_instruccion_inferred_i_16/O
                         net (fo=1, routed)           0.598    15.921    etapa_id/gp/rs_dir_tmp_reg[4][0]
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.124    16.045 r  etapa_id/gp/rt_dir_tmp[0]_i_1/O
                         net (fo=129, routed)         1.045    17.090    etapa_id/gp/o_end_pipeline_reg
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.214 r  etapa_id/gp/reg_b[20]_i_11/O
                         net (fo=1, routed)           0.000    17.214    etapa_id/gp/reg_b[20]_i_11_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I1_O)      0.245    17.459 r  etapa_id/gp/reg_b_reg[20]_i_4/O
                         net (fo=1, routed)           0.866    18.325    etapa_id/gp/reg_b_reg[20]_i_4_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I3_O)        0.298    18.623 r  etapa_id/gp/reg_b[20]_i_1/O
                         net (fo=1, routed)           0.000    18.623    etapa_id/gp/reg_b[20]_i_1_n_0
    SLICE_X49Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613    13.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.101 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.830 r  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.445    15.275    etapa_id/gp/i_clk
    SLICE_X49Y15         FDRE                                         r  etapa_id/gp/reg_b_reg[20]/C
                         clock pessimism              0.550    15.826    
                         clock uncertainty           -0.035    15.790    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.031    15.821    etapa_id/gp/reg_b_reg[20]
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                 -2.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    transmisor/CLK
    SLICE_X45Y2          FDRE                                         r  transmisor/reg_instruccion_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  transmisor/reg_instruccion_reg[4]/Q
                         net (fo=1, routed)           0.105     1.694    transmisor/reg_instruccion_reg_n_0_[4]
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.739    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X45Y3          FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    transmisor/CLK
    SLICE_X45Y3          FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y3          FDRE (Hold_fdre_C_D)         0.092     1.555    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.331ns  (logic 0.232ns (70.007%)  route 0.099ns (29.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 6.931 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        0.593     6.931    exmem/i_clk
    SLICE_X59Y8          FDRE                                         r  exmem/alu_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.133     7.064 r  exmem/alu_tmp_reg[4]/Q
                         net (fo=33, routed)          0.099     7.163    mem/out[3]
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.099     7.262 r  mem/o_res_inferred_i_9__0/O
                         net (fo=1, routed)           0.000     7.262    memwb/res_tmp_reg[31]_0[23]
    SLICE_X59Y8          FDRE                                         r  memwb/res_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        0.863     7.571    memwb/i_clk
    SLICE_X59Y8          FDRE                                         r  memwb/res_tmp_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.640     6.931    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.099     7.030    memwb/res_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.030    
                         arrival time                           7.262    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 exmem/alu_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.797%)  route 0.100ns (30.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 6.931 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.775     6.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.046 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.312    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.338 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        0.593     6.931    exmem/i_clk
    SLICE_X59Y8          FDRE                                         r  exmem/alu_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.133     7.064 r  exmem/alu_tmp_reg[4]/Q
                         net (fo=33, routed)          0.100     7.164    mem/out[3]
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.099     7.263 r  mem/o_res_inferred_i_21__0/O
                         net (fo=1, routed)           0.000     7.263    memwb/res_tmp_reg[31]_0[11]
    SLICE_X59Y8          FDRE                                         r  memwb/res_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.910     6.324    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.380 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.679    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.708 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        0.863     7.571    memwb/i_clk
    SLICE_X59Y8          FDRE                                         r  memwb/res_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.640     6.931    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.098     7.029    memwb/res_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.029    
                         arrival time                           7.263    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.025%)  route 0.164ns (43.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.566     1.449    transmisor/CLK
    SLICE_X50Y3          FDRE                                         r  transmisor/reg_instruccion_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  transmisor/reg_instruccion_reg[13]/Q
                         net (fo=1, routed)           0.164     1.777    transmisor/reg_instruccion_reg_n_0_[13]
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X50Y1          FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.838     1.965    transmisor/CLK
    SLICE_X50Y1          FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.120     1.586    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    etapa_if/CLK
    SLICE_X53Y8          FDRE                                         r  etapa_if/program_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  etapa_if/program_counter_reg[0]/Q
                         net (fo=16, routed)          0.170     1.760    etapa_if/program_counter_reg[0]
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.042     1.802 r  etapa_if/program_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    etapa_if/p_0_in__0[1]
    SLICE_X53Y8          FDRE                                         r  etapa_if/program_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.836     1.963    etapa_if/CLK
    SLICE_X53Y8          FDRE                                         r  etapa_if/program_counter_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.107     1.555    etapa_if/program_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    etapa_if/CLK
    SLICE_X53Y7          FDRE                                         r  etapa_if/program_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  etapa_if/program_counter_reg[10]/Q
                         net (fo=3, routed)           0.157     1.746    etapa_if/program_counter_reg[10]
    SLICE_X53Y7          LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  etapa_if/program_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.791    etapa_if/p_0_in__0[10]
    SLICE_X53Y7          FDRE                                         r  etapa_if/program_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.836     1.963    etapa_if/CLK
    SLICE_X53Y7          FDRE                                         r  etapa_if/program_counter_reg[10]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y7          FDRE (Hold_fdre_C_D)         0.092     1.540    etapa_if/program_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/contador_flancos_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    baud_gen/CLK
    SLICE_X31Y47         FDRE                                         r  baud_gen/contador_flancos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  baud_gen/contador_flancos_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    baud_gen/contador_flancos[12]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baud_gen/contador_flancos_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baud_gen/p_1_in__0[12]
    SLICE_X31Y47         FDRE                                         r  baud_gen/contador_flancos_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.833     1.960    baud_gen/CLK
    SLICE_X31Y47         FDRE                                         r  baud_gen/contador_flancos_reg[12]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    baud_gen/contador_flancos_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/contador_flancos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    baud_gen/CLK
    SLICE_X31Y46         FDRE                                         r  baud_gen/contador_flancos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baud_gen/contador_flancos_reg[8]/Q
                         net (fo=2, routed)           0.119     1.706    baud_gen/contador_flancos[8]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baud_gen/contador_flancos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baud_gen/p_1_in__0[8]
    SLICE_X31Y46         FDRE                                         r  baud_gen/contador_flancos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    baud_gen/CLK
    SLICE_X31Y46         FDRE                                         r  baud_gen/contador_flancos_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    baud_gen/contador_flancos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    etapa_if/CLK
    SLICE_X53Y7          FDRE                                         r  etapa_if/program_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  etapa_if/program_counter_reg[5]/Q
                         net (fo=6, routed)           0.170     1.759    etapa_if/program_counter_reg[5]
    SLICE_X53Y7          LUT4 (Prop_lut4_I0_O)        0.045     1.804 r  etapa_if/program_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    etapa_if/p_0_in__0[5]
    SLICE_X53Y7          FDRE                                         r  etapa_if/program_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.836     1.963    etapa_if/CLK
    SLICE_X53Y7          FDRE                                         r  etapa_if/program_counter_reg[5]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X53Y7          FDRE (Hold_fdre_C_D)         0.092     1.540    etapa_if/program_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/contador_flancos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    baud_gen/CLK
    SLICE_X31Y45         FDRE                                         r  baud_gen/contador_flancos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baud_gen/contador_flancos_reg[4]/Q
                         net (fo=2, routed)           0.120     1.707    baud_gen/contador_flancos[4]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  baud_gen/contador_flancos_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    baud_gen/p_1_in__0[4]
    SLICE_X31Y45         FDRE                                         r  baud_gen/contador_flancos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    baud_gen/CLK
    SLICE_X31Y45         FDRE                                         r  baud_gen/contador_flancos_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    baud_gen/contador_flancos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4    FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4    FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4    FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y4    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y4    FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 3.960ns (41.577%)  route 5.565ns (58.423%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[0]/Q
                         net (fo=8, routed)           5.565     6.021    o_dato_recibido[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.525 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.525    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 3.974ns (42.215%)  route 5.439ns (57.785%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           5.439     5.895    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.413 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.413    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 3.977ns (46.714%)  route 4.537ns (53.286%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[7]/Q
                         net (fo=8, routed)           4.537     4.993    o_dato_recibido[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.514 r  salida_operadores_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.514    salida_operadores[7]
    L1                                                                r  salida_operadores[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 3.963ns (49.555%)  route 4.034ns (50.445%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[5]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[5]/Q
                         net (fo=8, routed)           4.034     4.490    o_dato_recibido[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.998 r  salida_operadores_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.998    salida_operadores[5]
    N3                                                                r  salida_operadores[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 3.974ns (50.515%)  route 3.893ns (49.485%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  receptor/dato_reg[4]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[4]/Q
                         net (fo=8, routed)           3.893     4.349    o_dato_recibido[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.867 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.867    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_addr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 0.828ns (11.553%)  route 6.339ns (88.447%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[3]/Q
                         net (fo=8, routed)           3.938     4.394    o_dato_recibido[3]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.124     4.518 r  FSM_onehot_next_state[4]_i_3/O
                         net (fo=1, routed)           0.881     5.399    FSM_onehot_next_state[4]_i_3_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I4_O)        0.124     5.523 f  FSM_onehot_next_state[4]_i_2/O
                         net (fo=14, routed)          0.889     6.413    next_state
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  instruccion_addr[0]_i_1/O
                         net (fo=11, routed)          0.630     7.167    instruccion_addr[0]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  instruccion_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_addr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 0.828ns (11.553%)  route 6.339ns (88.447%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[3]/Q
                         net (fo=8, routed)           3.938     4.394    o_dato_recibido[3]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.124     4.518 r  FSM_onehot_next_state[4]_i_3/O
                         net (fo=1, routed)           0.881     5.399    FSM_onehot_next_state[4]_i_3_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I4_O)        0.124     5.523 f  FSM_onehot_next_state[4]_i_2/O
                         net (fo=14, routed)          0.889     6.413    next_state
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  instruccion_addr[0]_i_1/O
                         net (fo=11, routed)          0.630     7.167    instruccion_addr[0]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  instruccion_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 0.828ns (11.553%)  route 6.339ns (88.447%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[3]/Q
                         net (fo=8, routed)           3.938     4.394    o_dato_recibido[3]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.124     4.518 r  FSM_onehot_next_state[4]_i_3/O
                         net (fo=1, routed)           0.881     5.399    FSM_onehot_next_state[4]_i_3_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I4_O)        0.124     5.523 f  FSM_onehot_next_state[4]_i_2/O
                         net (fo=14, routed)          0.889     6.413    next_state
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  instruccion_addr[0]_i_1/O
                         net (fo=11, routed)          0.630     7.167    instruccion_addr[0]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  instruccion_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_addr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 0.828ns (11.553%)  route 6.339ns (88.447%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[3]/Q
                         net (fo=8, routed)           3.938     4.394    o_dato_recibido[3]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.124     4.518 r  FSM_onehot_next_state[4]_i_3/O
                         net (fo=1, routed)           0.881     5.399    FSM_onehot_next_state[4]_i_3_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I4_O)        0.124     5.523 f  FSM_onehot_next_state[4]_i_2/O
                         net (fo=14, routed)          0.889     6.413    next_state
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  instruccion_addr[0]_i_1/O
                         net (fo=11, routed)          0.630     7.167    instruccion_addr[0]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  instruccion_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_addr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 0.828ns (11.574%)  route 6.326ns (88.426%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  receptor/dato_reg[3]/Q
                         net (fo=8, routed)           3.938     4.394    o_dato_recibido[3]
    SLICE_X35Y5          LUT4 (Prop_lut4_I1_O)        0.124     4.518 r  FSM_onehot_next_state[4]_i_3/O
                         net (fo=1, routed)           0.881     5.399    FSM_onehot_next_state[4]_i_3_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I4_O)        0.124     5.523 f  FSM_onehot_next_state[4]_i_2/O
                         net (fo=14, routed)          0.889     6.413    next_state
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  instruccion_addr[0]_i_1/O
                         net (fo=11, routed)          0.618     7.154    instruccion_addr[0]_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  instruccion_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.040%)  route 0.128ns (49.960%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[9]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/memory_addr_reg[9]/Q
                         net (fo=4, routed)           0.128     0.256    transmisor/memory_addr_reg[9]
    SLICE_X38Y3          FDRE                                         r  transmisor/next_memory_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.582%)  route 0.122ns (46.418%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[10]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/memory_addr_reg[10]/Q
                         net (fo=3, routed)           0.122     0.263    transmisor/memory_addr_reg[10]
    SLICE_X39Y3          FDRE                                         r  transmisor/next_memory_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.148ns (50.236%)  route 0.147ns (49.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[1]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/memory_addr_reg[1]/Q
                         net (fo=7, routed)           0.147     0.295    transmisor/memory_addr_reg[1]
    SLICE_X39Y3          FDRE                                         r  transmisor/next_memory_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[0]/C
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/memory_addr_reg[0]/Q
                         net (fo=8, routed)           0.135     0.299    transmisor/memory_addr_reg[0]
    SLICE_X39Y3          FDRE                                         r  transmisor/next_memory_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.373%)  route 0.189ns (59.627%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[3]/C
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/memory_addr_reg[3]/Q
                         net (fo=5, routed)           0.189     0.317    transmisor/memory_addr_reg[3]
    SLICE_X38Y3          FDRE                                         r  transmisor/next_memory_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.093%)  route 0.179ns (55.907%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[6]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/memory_addr_reg[6]/Q
                         net (fo=6, routed)           0.179     0.320    transmisor/memory_addr_reg[6]
    SLICE_X35Y4          FDRE                                         r  transmisor/next_memory_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[8]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/memory_addr_reg[8]/Q
                         net (fo=5, routed)           0.189     0.330    transmisor/memory_addr_reg[8]
    SLICE_X35Y4          FDRE                                         r  transmisor/next_memory_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[6]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/memory_addr_reg[6]/Q
                         net (fo=6, routed)           0.148     0.289    transmisor/memory_addr_reg[6]
    SLICE_X37Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.334 r  transmisor/memory_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.334    transmisor/p_0_in__2[8]
    SLICE_X37Y3          FDRE                                         r  transmisor/memory_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=13, routed)          0.148     0.289    transmisor/rs_dir_reg[0]
    SLICE_X33Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.334 r  transmisor/next_memory_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     0.334    transmisor/next_memory_addr0_in[21]
    SLICE_X33Y6          FDRE                                         r  transmisor/next_memory_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/memory_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.272%)  route 0.151ns (44.728%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[6]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/memory_addr_reg[6]/Q
                         net (fo=6, routed)           0.151     0.292    transmisor/memory_addr_reg[6]
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  transmisor/memory_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.337    transmisor/p_0_in__2[6]
    SLICE_X37Y3          FDRE                                         r  transmisor/memory_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.066ns  (logic 1.145ns (22.600%)  route 3.921ns (77.400%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.802     8.836    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.124     8.960 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.473     9.433    receptor/contador_ticks[2]_i_2_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     9.557 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.597    10.154    receptor/contador_ticks[2]
    SLICE_X43Y48         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.920ns  (logic 1.145ns (23.274%)  route 3.775ns (76.726%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.802     8.836    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.124     8.960 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.733     9.693    receptor/contador_ticks[2]_i_2_n_0
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.817 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.190    10.007    receptor/contador_ticks[1]
    SLICE_X43Y48         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/salida_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.565     5.086    transmisor/CLK
    SLICE_X31Y3          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  transmisor/FSM_sequential_present_state_reg[3]/Q
                         net (fo=14, routed)          2.159     7.701    transmisor/present_state[3]
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  transmisor/salida_i_5/O
                         net (fo=1, routed)           1.046     8.872    transmisor/salida_i_5_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.996 r  transmisor/salida_i_4/O
                         net (fo=1, routed)           0.809     9.804    transmisor/salida_i_4_n_0
    SLICE_X47Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.928 r  transmisor/salida_i_2/O
                         net (fo=1, routed)           0.000     9.928    transmisor/salida
    SLICE_X47Y0          FDRE                                         r  transmisor/salida_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.473ns  (logic 1.145ns (25.595%)  route 3.328ns (74.405%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.802     8.836    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.124     8.960 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           0.477     9.437    receptor/contador_ticks[2]_i_2_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.561 r  receptor/contador_ticks[0]_i_1/O
                         net (fo=1, routed)           0.000     9.561    receptor/contador_ticks[0]
    SLICE_X43Y48         FDRE                                         r  receptor/contador_ticks_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 1.021ns (23.541%)  route 3.316ns (76.459%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.486     8.519    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.643 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.782     9.424    receptor/next_state__0
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 1.021ns (23.541%)  route 3.316ns (76.459%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.486     8.519    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.643 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.782     9.424    receptor/next_state__0
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 1.021ns (23.541%)  route 3.316ns (76.459%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.486     8.519    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.643 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.782     9.424    receptor/next_state__0
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 1.021ns (23.541%)  route 3.316ns (76.459%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.486     8.519    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.643 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.782     9.424    receptor/next_state__0
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 1.021ns (23.541%)  route 3.316ns (76.459%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.486     8.519    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.643 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.782     9.424    receptor/next_state__0
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 1.021ns (23.541%)  route 3.316ns (76.459%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.566     5.087    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     5.565 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           1.180     6.746    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.295     7.041 r  receptor/FSM_onehot_next_state[10]_i_5/O
                         net (fo=1, routed)           0.868     7.909    receptor/FSM_onehot_next_state[10]_i_5_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.033 r  receptor/FSM_onehot_next_state[10]_i_3/O
                         net (fo=3, routed)           0.486     8.519    receptor/FSM_onehot_next_state[10]_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.643 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.782     9.424    receptor/next_state__0
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/dato_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  receptor/FSM_onehot_present_state_reg[4]/Q
                         net (fo=3, routed)           0.062     1.672    receptor/FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.717 r  receptor/dato[2]_i_1/O
                         net (fo=1, routed)           0.000     1.717    receptor/dato[2]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  receptor/dato_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    receptor/CLK
    SLICE_X43Y47         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.133     1.721    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  receptor/FSM_onehot_present_state_reg[4]/Q
                         net (fo=3, routed)           0.130     1.740    receptor/FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/dato_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.106     1.717    receptor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  receptor/dato[3]_i_1/O
                         net (fo=1, routed)           0.000     1.762    receptor/dato[3]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  receptor/dato_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    i_clk_IBUF_BUFG
    SLICE_X30Y4          FDSE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDSE (Prop_fdse_C_Q)         0.164     1.610 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=13, routed)          0.105     1.715    FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X31Y4          LUT3 (Prop_lut3_I2_O)        0.048     1.763 r  FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_para_guardar_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.164ns (51.578%)  route 0.154ns (48.422%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    i_clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=12, routed)          0.154     1.764    wea0
    SLICE_X33Y5          FDSE                                         r  instruccion_para_guardar_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.235%)  route 0.133ns (41.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    transmisor/CLK
    SLICE_X33Y2          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/FSM_sequential_present_state_reg[1]/Q
                         net (fo=16, routed)          0.133     1.722    transmisor/present_state[1]
    SLICE_X32Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  transmisor/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    transmisor/next_state__0[1]
    SLICE_X32Y2          FDRE                                         r  transmisor/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.148ns (43.676%)  route 0.191ns (56.324%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.191     1.785    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.816%)  route 0.194ns (54.184%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.194     1.804    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X44Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.148ns (40.849%)  route 0.214ns (59.151%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.446    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.214     1.808    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X42Y47         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2308 Endpoints
Min Delay          2308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[12][18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.441ns (15.968%)  route 7.585ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.585     9.026    etapa_id/gp/SR[0]
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[12][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.441ns (15.968%)  route 7.585ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.585     9.026    etapa_id/gp/SR[0]
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[12][26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.441ns (15.968%)  route 7.585ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.585     9.026    etapa_id/gp/SR[0]
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[12][5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.026ns  (logic 1.441ns (15.968%)  route 7.585ns (84.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.585     9.026    etapa_id/gp/SR[0]
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X40Y12         FDRE                                         r  etapa_id/gp/registros_reg[12][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[15][18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.441ns (15.975%)  route 7.581ns (84.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.581     9.022    etapa_id/gp/SR[0]
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[15][1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.441ns (15.975%)  route 7.581ns (84.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.581     9.022    etapa_id/gp/SR[0]
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[15][26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.441ns (15.975%)  route 7.581ns (84.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.581     9.022    etapa_id/gp/SR[0]
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[15][31]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.441ns (15.975%)  route 7.581ns (84.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.581     9.022    etapa_id/gp/SR[0]
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[15][6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.441ns (15.975%)  route 7.581ns (84.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.581     9.022    etapa_id/gp/SR[0]
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[15][9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.022ns  (logic 1.441ns (15.975%)  route 7.581ns (84.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 10.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        7.581     9.022    etapa_id/gp/SR[0]
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1609, routed)        1.443    10.273    etapa_id/gp/i_clk
    SLICE_X41Y12         FDRE                                         r  etapa_id/gp/registros_reg[15][9]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[8]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  receptor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.059     0.207    receptor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X43Y47         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    receptor/CLK
    SLICE_X43Y47         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[3]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_sequential_next_state_reg[3]/Q
                         net (fo=1, routed)           0.104     0.232    transmisor/next_state[3]
    SLICE_X31Y3          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    transmisor/CLK
    SLICE_X31Y3          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[0]/C
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    transmisor/next_state[0]
    SLICE_X43Y1          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    transmisor/CLK
    SLICE_X43Y1          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[4]/C
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X30Y4          FDRE                                         r  FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    i_clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/C
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X30Y4          FDSE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    i_clk_IBUF_BUFG
    SLICE_X30Y4          FDSE                                         r  FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[9]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  receptor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.114     0.262    receptor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.833     1.960    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[10]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[10]/Q
                         net (fo=1, routed)           0.105     0.269    receptor/FSM_onehot_next_state_reg_n_0_[10]
    SLICE_X43Y47         FDRE                                         r  receptor/FSM_onehot_present_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    receptor/CLK
    SLICE_X43Y47         FDRE                                         r  receptor/FSM_onehot_present_state_reg[10]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[5]/C
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  receptor/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.149     0.297    receptor/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.833     1.960    receptor/CLK
    SLICE_X42Y46         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[2]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.157     0.298    transmisor/next_state[2]
    SLICE_X31Y3          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    transmisor/CLK
    SLICE_X31Y3          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[2]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[6]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.177     0.318    receptor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X43Y47         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    receptor/CLK
    SLICE_X43Y47         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C





