/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(in_data[152] | celloutsig_1_8z[3]);
  assign celloutsig_1_1z = celloutsig_1_0z[1] | in_data[171];
  assign celloutsig_0_9z = celloutsig_0_4z[7] ^ celloutsig_0_4z[1];
  assign celloutsig_1_6z = celloutsig_1_5z[8] ^ celloutsig_1_0z[4];
  assign celloutsig_1_5z = celloutsig_1_2z[20:1] + celloutsig_1_2z[21:2];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_1z[13:10];
  assign celloutsig_1_4z = celloutsig_1_2z[10:4] == celloutsig_1_2z[19:13];
  assign celloutsig_1_10z = celloutsig_1_2z[4:2] == { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_9z[4:3], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_4z } == { celloutsig_1_9z[6:4], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_2z = ! { in_data[36:34], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[11:6], celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[14:10], in_data[96] };
  assign celloutsig_0_1z = { in_data[52:42], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[58:47], in_data[0] };
  assign celloutsig_1_0z = in_data[170] ? in_data[191:185] : in_data[154:148];
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[159:138] : in_data[189:168];
  assign celloutsig_1_8z = celloutsig_1_2z[15] ? { celloutsig_1_2z[6:2], celloutsig_1_1z } : celloutsig_1_5z[15:10];
  assign celloutsig_0_0z = in_data[79:52] != in_data[66:39];
  assign celloutsig_1_7z = celloutsig_1_0z[4:0] != celloutsig_1_5z[14:10];
  assign celloutsig_1_18z = celloutsig_1_9z[6:1] != { celloutsig_1_0z[4:2], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_19z = | celloutsig_1_9z[3:0];
  assign celloutsig_0_4z = { celloutsig_0_1z[11:7], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } >> celloutsig_0_1z[7:0];
  assign celloutsig_0_8z = { _00_[3:2], celloutsig_0_0z } - celloutsig_0_1z[8:6];
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] & in_data[104]) | celloutsig_1_2z[12]);
  assign celloutsig_1_13z = ~((celloutsig_1_8z[2] & celloutsig_1_10z) | (in_data[148] & celloutsig_1_7z));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
