{
  "Top": "match_template",
  "RtlTop": "match_template",
  "RtlPrefix": "",
  "RtlSubPrefix": "match_template_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "spartan7",
    "Device": "xc7s25",
    "Package": "-csga324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_in": {
      "index": "0",
      "direction": "in",
      "srcType": "Mat<0, 100, 100, 1, 2>&",
      "srcSize": "160",
      "hwRefs": [
        {
          "type": "port",
          "interface": "img_in_allocatedFlag",
          "name": "img_in_allocatedFlag",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_in_rows",
          "name": "img_in_rows",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_in_cols",
          "name": "img_in_cols",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_in_size",
          "name": "img_in_size",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "img_in_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "img_template": {
      "index": "1",
      "direction": "in",
      "srcType": "Mat<0, 10, 10, 1, 2>&",
      "srcSize": "160",
      "hwRefs": [
        {
          "type": "port",
          "interface": "img_template_allocatedFlag",
          "name": "img_template_allocatedFlag",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_template_rows",
          "name": "img_template_rows",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_template_cols",
          "name": "img_template_cols",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_template_size",
          "name": "img_template_size",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "img_template_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "img_out": {
      "index": "2",
      "direction": "out",
      "srcType": "Mat<2, 91, 91, 1, 2>&",
      "srcSize": "160",
      "hwRefs": [
        {
          "type": "port",
          "interface": "img_out_allocatedFlag",
          "name": "img_out_allocatedFlag",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_out_rows",
          "name": "img_out_rows",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_out_cols",
          "name": "img_out_cols",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "img_out_size",
          "name": "img_out_size",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "img_out_data",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_sim -ldflags {-L \/home\/aanout\/Documents\/mestrado\/exercicio_2\/opencv\/source\/opencv-4.4.0\/install\/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d}",
      "config_export -flow=impl",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "match_template"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "828100",
    "Latency": "828118"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "match_template",
    "Version": "1.0",
    "DisplayName": "Match_template",
    "Revision": "2114091134",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_match_template_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/match_template.cpp"],
    "TestBench": ["..\/..\/tb\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/match_template_control_s_axi.vhd",
      "impl\/vhdl\/match_template_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/match_template_mac_muladd_9s_9s_18s_18_4_1.vhd",
      "impl\/vhdl\/match_template_mac_muladd_9s_9s_18s_19_4_1.vhd",
      "impl\/vhdl\/match_template_mul_9s_9s_18_2_1.vhd",
      "impl\/vhdl\/match_template_mul_32ns_34ns_55_5_1.vhd",
      "impl\/vhdl\/match_template.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/match_template_control_s_axi.v",
      "impl\/verilog\/match_template_flow_control_loop_pipe.v",
      "impl\/verilog\/match_template_mac_muladd_9s_9s_18s_18_4_1.v",
      "impl\/verilog\/match_template_mac_muladd_9s_9s_18s_19_4_1.v",
      "impl\/verilog\/match_template_mul_9s_9s_18_2_1.v",
      "impl\/verilog\/match_template_mul_32ns_34ns_55_5_1.v",
      "impl\/verilog\/match_template.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/match_template_v1_0\/data\/match_template.mdd",
      "impl\/misc\/drivers\/match_template_v1_0\/data\/match_template.tcl",
      "impl\/misc\/drivers\/match_template_v1_0\/data\/match_template.yaml",
      "impl\/misc\/drivers\/match_template_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/match_template_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/match_template_v1_0\/src\/xmatch_template.c",
      "impl\/misc\/drivers\/match_template_v1_0\/src\/xmatch_template.h",
      "impl\/misc\/drivers\/match_template_v1_0\/src\/xmatch_template_hw.h",
      "impl\/misc\/drivers\/match_template_v1_0\/src\/xmatch_template_linux.c",
      "impl\/misc\/drivers\/match_template_v1_0\/src\/xmatch_template_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/match_template.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "img_in_data": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "img_in_data_",
      "portMap": {
        "img_in_data_dout": "RD_DATA",
        "img_in_data_empty_n": "EMPTY_N",
        "img_in_data_read": "RD_EN"
      },
      "ports": [
        "img_in_data_dout",
        "img_in_data_empty_n",
        "img_in_data_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "img_in"
        }]
    },
    "img_template_data": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "img_template_data_",
      "portMap": {
        "img_template_data_dout": "RD_DATA",
        "img_template_data_empty_n": "EMPTY_N",
        "img_template_data_read": "RD_EN"
      },
      "ports": [
        "img_template_data_dout",
        "img_template_data_empty_n",
        "img_template_data_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "img_template"
        }]
    },
    "img_out_data": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "img_out_data_",
      "portMap": {
        "img_out_data_din": "WR_DATA",
        "img_out_data_full_n": "FULL_N",
        "img_out_data_write": "WR_EN"
      },
      "ports": [
        "img_out_data_din",
        "img_out_data_full_n",
        "img_out_data_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "img_out"
        }]
    },
    "img_in_allocatedFlag": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"img_in_allocatedFlag": "DATA"},
      "ports": ["img_in_allocatedFlag"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_in"
        }]
    },
    "img_in_rows": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_in_rows": "DATA"},
      "ports": ["img_in_rows"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_in"
        }]
    },
    "img_in_cols": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_in_cols": "DATA"},
      "ports": ["img_in_cols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_in"
        }]
    },
    "img_in_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_in_size": "DATA"},
      "ports": ["img_in_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_in"
        }]
    },
    "img_template_allocatedFlag": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"img_template_allocatedFlag": "DATA"},
      "ports": ["img_template_allocatedFlag"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_template"
        }]
    },
    "img_template_rows": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_template_rows": "DATA"},
      "ports": ["img_template_rows"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_template"
        }]
    },
    "img_template_cols": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_template_cols": "DATA"},
      "ports": ["img_template_cols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_template"
        }]
    },
    "img_template_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_template_size": "DATA"},
      "ports": ["img_template_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_template"
        }]
    },
    "img_out_allocatedFlag": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"img_out_allocatedFlag": "DATA"},
      "ports": ["img_out_allocatedFlag"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_out"
        }]
    },
    "img_out_rows": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_out_rows": "DATA"},
      "ports": ["img_out_rows"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_out"
        }]
    },
    "img_out_cols": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_out_cols": "DATA"},
      "ports": ["img_out_cols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_out"
        }]
    },
    "img_out_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"img_out_size": "DATA"},
      "ports": ["img_out_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "img_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "img_in_data_dout": {
      "dir": "in",
      "width": "8"
    },
    "img_in_data_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "img_in_data_read": {
      "dir": "out",
      "width": "1"
    },
    "img_template_data_dout": {
      "dir": "in",
      "width": "8"
    },
    "img_template_data_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "img_template_data_read": {
      "dir": "out",
      "width": "1"
    },
    "img_out_data_din": {
      "dir": "out",
      "width": "16"
    },
    "img_out_data_full_n": {
      "dir": "in",
      "width": "1"
    },
    "img_out_data_write": {
      "dir": "out",
      "width": "1"
    },
    "img_in_allocatedFlag": {
      "dir": "in",
      "width": "8"
    },
    "img_in_rows": {
      "dir": "in",
      "width": "32"
    },
    "img_in_cols": {
      "dir": "in",
      "width": "32"
    },
    "img_in_size": {
      "dir": "in",
      "width": "32"
    },
    "img_template_allocatedFlag": {
      "dir": "in",
      "width": "8"
    },
    "img_template_rows": {
      "dir": "in",
      "width": "32"
    },
    "img_template_cols": {
      "dir": "in",
      "width": "32"
    },
    "img_template_size": {
      "dir": "in",
      "width": "32"
    },
    "img_out_allocatedFlag": {
      "dir": "in",
      "width": "8"
    },
    "img_out_rows": {
      "dir": "in",
      "width": "32"
    },
    "img_out_cols": {
      "dir": "in",
      "width": "32"
    },
    "img_out_size": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "match_template",
      "BindInstances": "diff_fu_150_p2 diff_1_fu_206_p2 diff_2_fu_189_p2 diff_3_fu_263_p2 diff_4_fu_220_p2 diff_5_fu_240_p2 diff_6_fu_323_p2 diff_7_fu_277_p2 diff_8_fu_300_p2 diff_9_fu_395_p2 diff_10_fu_337_p2 diff_11_fu_360_p2 diff_12_fu_455_p2 diff_13_fu_409_p2 diff_14_fu_432_p2 diff_15_fu_527_p2 diff_16_fu_469_p2 diff_17_fu_492_p2 diff_18_fu_639_p2 diff_19_fu_541_p2 diff_20_fu_576_p2 diff_21_fu_599_p2 diff_22_fu_616_p2 diff_23_fu_656_p2 diff_24_fu_676_p2 diff_25_fu_754_p2 diff_26_fu_711_p2 diff_27_fu_731_p2 diff_28_fu_847_p2 diff_29_fu_768_p2 diff_30_fu_800_p2 diff_31_fu_919_p2 diff_32_fu_861_p2 diff_33_fu_896_p2 diff_34_fu_991_p2 diff_35_fu_933_p2 diff_36_fu_956_p2 diff_37_fu_1051_p2 diff_38_fu_1005_p2 diff_39_fu_1028_p2 diff_40_fu_1123_p2 diff_41_fu_1065_p2 diff_42_fu_1088_p2 diff_43_fu_1235_p2 diff_44_fu_1137_p2 diff_45_fu_1172_p2 diff_46_fu_1195_p2 diff_47_fu_1212_p2 diff_48_fu_1252_p2 diff_49_fu_1272_p2 diff_50_fu_1350_p2 diff_51_fu_1307_p2 diff_52_fu_1327_p2 diff_53_fu_1443_p2 diff_54_fu_1364_p2 diff_55_fu_1396_p2 diff_56_fu_1527_p2 diff_57_fu_1457_p2 diff_58_fu_1492_p2 diff_59_fu_1599_p2 diff_60_fu_1541_p2 diff_61_fu_1564_p2 diff_62_fu_1659_p2 diff_63_fu_1613_p2 diff_64_fu_1636_p2 diff_65_fu_1731_p2 diff_66_fu_1673_p2 diff_67_fu_1696_p2 diff_68_fu_1843_p2 diff_69_fu_1745_p2 diff_70_fu_1780_p2 diff_71_fu_1803_p2 diff_72_fu_1820_p2 diff_73_fu_1860_p2 diff_74_fu_1880_p2 diff_75_fu_1958_p2 diff_76_fu_1915_p2 diff_77_fu_1935_p2 diff_78_fu_2051_p2 diff_79_fu_1972_p2 diff_80_fu_2004_p2 diff_81_fu_2123_p2 diff_82_fu_2065_p2 diff_83_fu_2100_p2 diff_84_fu_2195_p2 diff_85_fu_2137_p2 diff_86_fu_2160_p2 diff_87_fu_2255_p2 diff_88_fu_2209_p2 diff_89_fu_2232_p2 diff_90_fu_2327_p2 diff_91_fu_2269_p2 diff_92_fu_2292_p2 diff_93_fu_2439_p2 diff_94_fu_2341_p2 diff_95_fu_2376_p2 diff_96_fu_2399_p2 diff_97_fu_2416_p2 diff_98_fu_2456_p2 diff_99_fu_2476_p2 mac_muladd_9s_9s_18s_18_4_1_U82 mac_muladd_9s_9s_18s_19_4_1_U57 mac_muladd_9s_9s_18s_19_4_1_U57 mul_9s_9s_18_2_1_U37 mac_muladd_9s_9s_18s_19_4_1_U52 mac_muladd_9s_9s_18s_19_4_1_U52 mac_muladd_9s_9s_18s_19_4_1_U43 mac_muladd_9s_9s_18s_19_4_1_U43 mul_9s_9s_18_2_1_U6 mac_muladd_9s_9s_18s_18_4_1_U62 mul_9s_9s_18_2_1_U9 mac_muladd_9s_9s_18s_18_4_1_U54 mul_9s_9s_18_2_1_U3 mac_muladd_9s_9s_18s_18_4_1_U96 mac_muladd_9s_9s_18s_18_4_1_U72 mac_muladd_9s_9s_18s_18_4_1_U60 mac_muladd_9s_9s_18s_18_4_1_U67 mul_9s_9s_18_2_1_U5 mul_9s_9s_18_2_1_U10 mul_9s_9s_18_2_1_U27 mac_muladd_9s_9s_18s_19_4_1_U89 mac_muladd_9s_9s_18s_19_4_1_U89 mac_muladd_9s_9s_18s_19_4_1_U87 mac_muladd_9s_9s_18s_19_4_1_U87 mac_muladd_9s_9s_18s_19_4_1_U71 mac_muladd_9s_9s_18s_19_4_1_U71 mul_9s_9s_18_2_1_U32 mac_muladd_9s_9s_18s_19_4_1_U41 mac_muladd_9s_9s_18s_19_4_1_U41 mul_9s_9s_18_2_1_U8 mac_muladd_9s_9s_18s_19_4_1_U95 mac_muladd_9s_9s_18s_19_4_1_U95 mul_9s_9s_18_2_1_U11 mac_muladd_9s_9s_18s_18_4_1_U90 mac_muladd_9s_9s_18s_19_4_1_U47 mac_muladd_9s_9s_18s_19_4_1_U47 mul_9s_9s_18_2_1_U21 mac_muladd_9s_9s_18s_18_4_1_U40 mac_muladd_9s_9s_18s_18_4_1_U64 mac_muladd_9s_9s_18s_19_4_1_U39 mac_muladd_9s_9s_18s_19_4_1_U39 mul_9s_9s_18_2_1_U17 mac_muladd_9s_9s_18s_18_4_1_U94 mac_muladd_9s_9s_18s_18_4_1_U99 mac_muladd_9s_9s_18s_18_4_1_U38 mul_9s_9s_18_2_1_U35 mac_muladd_9s_9s_18s_19_4_1_U63 mac_muladd_9s_9s_18s_19_4_1_U63 mac_muladd_9s_9s_18s_18_4_1_U42 mac_muladd_9s_9s_18s_19_4_1_U91 mac_muladd_9s_9s_18s_19_4_1_U91 mac_muladd_9s_9s_18s_19_4_1_U65 mac_muladd_9s_9s_18s_19_4_1_U65 mac_muladd_9s_9s_18s_18_4_1_U44 mac_muladd_9s_9s_18s_18_4_1_U83 mac_muladd_9s_9s_18s_18_4_1_U78 mul_9s_9s_18_2_1_U24 mac_muladd_9s_9s_18s_19_4_1_U77 mac_muladd_9s_9s_18s_19_4_1_U77 mul_9s_9s_18_2_1_U36 mac_muladd_9s_9s_18s_18_4_1_U58 mac_muladd_9s_9s_18s_19_4_1_U84 mac_muladd_9s_9s_18s_19_4_1_U84 mac_muladd_9s_9s_18s_18_4_1_U101 mac_muladd_9s_9s_18s_19_4_1_U93 mac_muladd_9s_9s_18s_19_4_1_U93 mac_muladd_9s_9s_18s_18_4_1_U70 mac_muladd_9s_9s_18s_18_4_1_U56 mac_muladd_9s_9s_18s_19_4_1_U81 mac_muladd_9s_9s_18s_19_4_1_U81 mac_muladd_9s_9s_18s_19_4_1_U55 mac_muladd_9s_9s_18s_19_4_1_U55 mac_muladd_9s_9s_18s_19_4_1_U79 mac_muladd_9s_9s_18s_19_4_1_U79 mac_muladd_9s_9s_18s_19_4_1_U73 mac_muladd_9s_9s_18s_19_4_1_U73 mul_9s_9s_18_2_1_U25 mul_9s_9s_18_2_1_U34 mul_9s_9s_18_2_1_U29 mac_muladd_9s_9s_18s_18_4_1_U69 mac_muladd_9s_9s_18s_18_4_1_U76 mul_9s_9s_18_2_1_U4 mul_9s_9s_18_2_1_U18 mul_9s_9s_18_2_1_U30 mac_muladd_9s_9s_18s_18_4_1_U51 mac_muladd_9s_9s_18s_18_4_1_U80 mul_9s_9s_18_2_1_U23 mac_muladd_9s_9s_18s_18_4_1_U50 mac_muladd_9s_9s_18s_18_4_1_U74 mac_muladd_9s_9s_18s_18_4_1_U48 mul_9s_9s_18_2_1_U33 mac_muladd_9s_9s_18s_19_4_1_U61 mac_muladd_9s_9s_18s_19_4_1_U61 mac_muladd_9s_9s_18s_19_4_1_U49 mac_muladd_9s_9s_18s_19_4_1_U49 mul_9s_9s_18_2_1_U15 mac_muladd_9s_9s_18s_18_4_1_U92 mac_muladd_9s_9s_18s_19_4_1_U100 mac_muladd_9s_9s_18s_19_4_1_U100 mul_9s_9s_18_2_1_U7 mul_9s_9s_18_2_1_U13 mul_9s_9s_18_2_1_U28 mac_muladd_9s_9s_18s_19_4_1_U59 mac_muladd_9s_9s_18s_19_4_1_U59 mac_muladd_9s_9s_18s_19_4_1_U45 mac_muladd_9s_9s_18s_19_4_1_U45 mul_9s_9s_18_2_1_U31 mul_9s_9s_18_2_1_U12 mul_9s_9s_18_2_1_U26 mac_muladd_9s_9s_18s_18_4_1_U86 mul_9s_9s_18_2_1_U19 mac_muladd_9s_9s_18s_19_4_1_U68 mac_muladd_9s_9s_18s_19_4_1_U68 mul_9s_9s_18_2_1_U22 mac_muladd_9s_9s_18s_18_4_1_U53 mul_9s_9s_18_2_1_U16 mac_muladd_9s_9s_18s_19_4_1_U97 mac_muladd_9s_9s_18s_19_4_1_U97 mac_muladd_9s_9s_18s_18_4_1_U85 mac_muladd_9s_9s_18s_18_4_1_U46 mul_9s_9s_18_2_1_U2 mac_muladd_9s_9s_18s_18_4_1_U66 mac_muladd_9s_9s_18s_18_4_1_U88 mul_9s_9s_18_2_1_U20 mul_9s_9s_18_2_1_U14 mac_muladd_9s_9s_18s_19_4_1_U75 mac_muladd_9s_9s_18s_19_4_1_U75 mac_muladd_9s_9s_18s_18_4_1_U98 mac_muladd_9s_9s_18s_18_4_1_U38 mac_muladd_9s_9s_18s_19_4_1_U39 mac_muladd_9s_9s_18s_18_4_1_U40 mac_muladd_9s_9s_18s_19_4_1_U41 add_ln28_4_fu_381_p2 mac_muladd_9s_9s_18s_18_4_1_U42 mac_muladd_9s_9s_18s_19_4_1_U43 mac_muladd_9s_9s_18s_18_4_1_U44 mac_muladd_9s_9s_18s_19_4_1_U45 add_ln28_9_fu_513_p2 add_ln28_10_fu_553_p2 mac_muladd_9s_9s_18s_18_4_1_U46 mac_muladd_9s_9s_18s_19_4_1_U47 mac_muladd_9s_9s_18s_18_4_1_U48 mac_muladd_9s_9s_18s_19_4_1_U49 add_ln28_15_fu_694_p2 mac_muladd_9s_9s_18s_18_4_1_U50 mac_muladd_9s_9s_18s_19_4_1_U52 mac_muladd_9s_9s_18s_18_4_1_U51 mac_muladd_9s_9s_18s_18_4_1_U53 add_ln28_20_fu_780_p2 add_ln28_21_fu_818_p2 add_ln28_22_fu_833_p2 add_ln28_23_fu_873_p2 mac_muladd_9s_9s_18s_18_4_1_U54 mac_muladd_9s_9s_18s_19_4_1_U55 mac_muladd_9s_9s_18s_18_4_1_U56 mac_muladd_9s_9s_18s_19_4_1_U57 add_ln28_28_fu_977_p2 mac_muladd_9s_9s_18s_18_4_1_U58 mac_muladd_9s_9s_18s_19_4_1_U59 mac_muladd_9s_9s_18s_18_4_1_U60 mac_muladd_9s_9s_18s_19_4_1_U61 add_ln28_33_fu_1109_p2 add_ln28_34_fu_1149_p2 mac_muladd_9s_9s_18s_18_4_1_U62 mac_muladd_9s_9s_18s_19_4_1_U63 mac_muladd_9s_9s_18s_18_4_1_U64 mac_muladd_9s_9s_18s_19_4_1_U65 add_ln28_39_fu_1290_p2 mac_muladd_9s_9s_18s_18_4_1_U66 mac_muladd_9s_9s_18s_19_4_1_U68 mac_muladd_9s_9s_18s_18_4_1_U67 mac_muladd_9s_9s_18s_18_4_1_U69 add_ln28_44_fu_1376_p2 add_ln28_45_fu_1414_p2 add_ln28_46_fu_1429_p2 add_ln28_47_fu_1469_p2 add_ln28_48_fu_1510_p2 mac_muladd_9s_9s_18s_18_4_1_U70 mac_muladd_9s_9s_18s_19_4_1_U71 mac_muladd_9s_9s_18s_18_4_1_U72 mac_muladd_9s_9s_18s_19_4_1_U73 add_ln28_53_fu_1585_p2 mac_muladd_9s_9s_18s_18_4_1_U74 mac_muladd_9s_9s_18s_19_4_1_U75 mac_muladd_9s_9s_18s_18_4_1_U76 mac_muladd_9s_9s_18s_19_4_1_U77 add_ln28_58_fu_1717_p2 add_ln28_59_fu_1757_p2 mac_muladd_9s_9s_18s_18_4_1_U78 mac_muladd_9s_9s_18s_19_4_1_U79 mac_muladd_9s_9s_18s_18_4_1_U80 mac_muladd_9s_9s_18s_19_4_1_U81 add_ln28_64_fu_1898_p2 mac_muladd_9s_9s_18s_18_4_1_U82 mac_muladd_9s_9s_18s_19_4_1_U84 mac_muladd_9s_9s_18s_18_4_1_U83 mac_muladd_9s_9s_18s_18_4_1_U85 add_ln28_69_fu_1984_p2 add_ln28_70_fu_2022_p2 add_ln28_71_fu_2037_p2 add_ln28_72_fu_2077_p2 mac_muladd_9s_9s_18s_18_4_1_U86 mac_muladd_9s_9s_18s_19_4_1_U87 mac_muladd_9s_9s_18s_18_4_1_U88 mac_muladd_9s_9s_18s_19_4_1_U89 add_ln28_77_fu_2181_p2 mac_muladd_9s_9s_18s_18_4_1_U90 mac_muladd_9s_9s_18s_19_4_1_U91 mac_muladd_9s_9s_18s_18_4_1_U92 mac_muladd_9s_9s_18s_19_4_1_U93 add_ln28_82_fu_2313_p2 add_ln28_83_fu_2353_p2 mac_muladd_9s_9s_18s_18_4_1_U94 mac_muladd_9s_9s_18s_19_4_1_U95 mac_muladd_9s_9s_18s_18_4_1_U96 mac_muladd_9s_9s_18s_19_4_1_U97 add_ln28_88_fu_2494_p2 mac_muladd_9s_9s_18s_18_4_1_U98 mac_muladd_9s_9s_18s_19_4_1_U100 mac_muladd_9s_9s_18s_18_4_1_U99 mac_muladd_9s_9s_18s_18_4_1_U101 add_ln28_93_fu_2512_p2 add_ln28_94_fu_2524_p2 add_ln28_95_fu_2536_p2 add_ln28_96_fu_2548_p2 add_ln28_97_fu_2560_p2 rsum_fu_2572_p2 mul_32ns_34ns_55_5_1_U1 add_ln13_fu_156_p2 icmp_ln13_fu_162_p2 control_s_axi_U"
    },
    "Info": {"match_template": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"match_template": {
        "Latency": {
          "LatencyBest": "828118",
          "LatencyAvg": "828118",
          "LatencyWorst": "828118",
          "PipelineII": "828100",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "3.950"
        },
        "Loops": [{
            "Name": "row_loop_col_loop",
            "TripCount": "8281",
            "Latency": "828116",
            "PipelineII": "100",
            "PipelineDepth": "117"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "90",
          "UTIL_BRAM": "0",
          "DSP": "68",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "85",
          "FF": "3983",
          "AVAIL_FF": "29200",
          "UTIL_FF": "13",
          "LUT": "3464",
          "AVAIL_LUT": "14600",
          "UTIL_LUT": "23",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-20 06:14:07 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
