
*** Running vivado
    with args -log customip_lab_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source customip_lab_v1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source customip_lab_v1_0.tcl -notrace
Command: synth_design -top customip_lab_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39064 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 310.094 ; gain = 79.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'customip_lab_v1_0' [C:/Users/James/Documents/RTL/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AXI_CTRL' [C:/Users/James/Documents/RTL/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:74]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 16 bits [C:/Users/James/Documents/RTL/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:169]
ERROR: [Synth 8-285] failed synthesizing module 'AXI_CTRL' [C:/Users/James/Documents/RTL/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'customip_lab_v1_0' [C:/Users/James/Documents/RTL/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:50]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 350.422 ; gain = 119.465
---------------------------------------------------------------------------------
synthesize failed
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 21:06:39 2019...
