Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s50-4-tq144

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GIT/Pracs_Microprocesadores/VHDL/Practica1/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "D:/GIT/Pracs_Microprocesadores/VHDL/Practica1/ALU.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SALIDA_ALU_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <LEDs>.
    Found 2-bit register for signal <TipoOP_out>.
    Found 8-bit register for signal <DatoA>.
    Found 8-bit register for signal <DatoB>.
    Found 5-bit register for signal <OP>.
    Found 1-bit xor2 for signal <SALIDA_ALU_0$xor0000> created at line 115.
    Found 1-bit xor2 for signal <SALIDA_ALU_1$xor0000> created at line 115.
    Found 1-bit xor2 for signal <SALIDA_ALU_2$xor0000> created at line 115.
    Found 1-bit xor2 for signal <SALIDA_ALU_3$xor0000> created at line 115.
    Found 1-bit xor2 for signal <SALIDA_ALU_4$xor0000> created at line 115.
    Found 1-bit xor2 for signal <SALIDA_ALU_5$xor0000> created at line 115.
    Found 1-bit xor2 for signal <SALIDA_ALU_6$xor0000> created at line 115.
    Found 1-bit xor2 for signal <SALIDA_ALU_7$xor0000> created at line 115.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 2-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 8
 1-bit latch                                           : 8
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <TipoOP_out_0> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31
# Latches                                              : 8
 1-bit latch                                           : 8
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <TipoOP_out_0> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 3.
FlipFlop DatoB_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoB_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop DatoA_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 51
#      GND                         : 1
#      LUT2                        : 3
#      LUT2_D                      : 1
#      LUT3                        : 8
#      LUT4                        : 30
#      MUXF5                       : 8
# FlipFlops/Latches                : 54
#      FDC                         : 38
#      FDCE                        : 8
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 22
#      OBUF                        : 26
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50tq144-4 

 Number of Slices:                       27  out of    768     3%  
 Number of Slice Flip Flops:             22  out of   1536     1%  
 Number of 4 input LUTs:                 42  out of   1536     2%  
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of     97    50%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 46    |
TipoOP<1>(TipoOP<1>1:O)            | NONE(*)(SALIDA_ALU_0)  | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 46    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.378ns (Maximum Frequency: 185.943MHz)
   Minimum input arrival time before clock: 1.901ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.378ns (frequency: 185.943MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               5.378ns (Levels of Logic = 2)
  Source:            OP_4 (FF)
  Destination:       LEDs_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: OP_4 to LEDs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.483  OP_4 (OP_4)
     LUT2_D:I0->LO         1   0.551   0.126  TipoOP<1>11 (N44)
     LUT4:I3->O           17   0.551   1.345  TipoOP<1>1 (TipoOP<1>)
     FDCE:CE                   0.602          LEDs_0
    ----------------------------------------
    Total                      5.378ns (2.424ns logic, 2.954ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              1.901ns (Levels of Logic = 1)
  Source:            A_in<0> (PAD)
  Destination:       DatoA_0 (FF)
  Destination Clock: clk rising

  Data Path: A_in<0> to DatoA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  A_in_0_IBUF (A_in_0_IBUF)
     FDC:D                     0.203          DatoA_0
    ----------------------------------------
    Total                      1.901ns (1.024ns logic, 0.877ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            DatoB_7_1 (FF)
  Destination:       B_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: DatoB_7_1 to B_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.801  DatoB_7_1 (DatoB_7_1)
     OBUF:I->O                 5.644          B_out_7_OBUF (B_out<7>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.94 secs
 
--> 

Total memory usage is 4550420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    9 (   0 filtered)

