static void F_1 ( void )\r\n{\r\nF_2 ( & V_1 ,\r\n& V_2 ) ;\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nF_4 ( & V_1 ) ;\r\n}\r\nvoid F_5 ( T_1 * V_3 ,\r\nT_2 * V_4 , int V_5 ,\r\nint V_6 ,\r\nconst T_3 * V_7 , T_4 V_8 )\r\n{\r\nT_2 V_9 ;\r\nT_5 * V_10 ;\r\nT_6 * V_11 = NULL ;\r\nif ( ( V_3 -> V_12 -> V_13 . V_14 ) || ( V_15 == NULL ) )\r\n{\r\nreturn;\r\n}\r\nF_6 ( & V_9 ) ;\r\nV_10 = F_7 ( V_8 , V_4 , & V_9 , V_16 , V_5 , V_6 ,\r\nV_17 | ( ! V_6 ? V_18 : 0 ) ) ;\r\nif ( ! V_10 || V_10 -> V_19 != V_8 ) {\r\nV_10 = F_8 ( V_8 , V_4 , & V_9 , V_16 ,\r\n( T_4 ) V_5 , ( T_4 ) V_6 ,\r\nV_20 | ( ! V_6 ? V_21 : 0 ) ) ;\r\n}\r\nF_9 ( V_10 , V_15 ) ;\r\nV_11 = ( T_6 * ) F_10 ( V_10 , V_22 ) ;\r\nif ( ! V_11 ) {\r\nV_11 = F_11 ( F_12 () , T_6 ) ;\r\nF_13 ( V_10 , V_22 , V_11 ) ;\r\n}\r\nF_14 ( V_11 -> V_7 , V_7 , V_23 ) ;\r\nV_11 -> V_8 = V_8 ;\r\nV_11 -> V_24 . V_25 = 0 ;\r\nV_11 -> V_24 . V_26 = - 1 ;\r\nV_11 -> V_24 . V_27 = 0 ;\r\nV_11 -> V_24 . V_28 = - 1 ;\r\nV_11 -> V_24 . V_29 = 0 ;\r\nV_11 -> V_24 . V_30 = 0 ;\r\nV_11 -> V_24 . V_31 = 0 ;\r\nV_11 -> V_24 . V_32 = 0 ;\r\nV_11 -> V_24 . V_33 = - 1 ;\r\nV_11 -> V_34 . V_25 = 0 ;\r\nV_11 -> V_34 . V_26 = - 1 ;\r\nV_11 -> V_34 . V_27 = 0 ;\r\nV_11 -> V_34 . V_28 = - 1 ;\r\nV_11 -> V_34 . V_29 = 0 ;\r\nV_11 -> V_34 . V_30 = 0 ;\r\nV_11 -> V_34 . V_31 = 0 ;\r\nV_11 -> V_34 . V_32 = 0 ;\r\nV_11 -> V_34 . V_33 = - 1 ;\r\n}\r\nstatic T_7 *\r\nF_15 ( T_8 * V_35 , T_1 * V_3 , T_4 V_36 )\r\n{\r\nT_7 * V_37 ;\r\nT_9 * V_38 ;\r\nT_9 * V_39 ;\r\nT_4 V_40 , V_41 , V_29 , V_30 , V_42 ;\r\nT_10 * V_43 ;\r\nV_37 = F_16 ( V_35 , V_3 , V_36 , NULL ) ;\r\nif ( V_3 -> V_12 -> V_13 . V_14 ) {\r\nif ( V_37 != NULL && V_37 -> V_13 & V_44 ) {\r\nreturn V_37 ;\r\n} else {\r\nreturn NULL ;\r\n}\r\n}\r\nif ( V_37 == NULL ) {\r\nreturn NULL ;\r\n}\r\nV_29 = 0 ;\r\nV_30 = 0 ;\r\nV_42 = 0 ;\r\nfor( V_38 = V_37 -> V_45 ; V_38 ; V_38 = V_38 -> V_45 ) {\r\nif ( V_42 != V_38 -> V_46 ) {\r\nV_29 += V_38 -> V_46 - V_42 ;\r\nif ( ( V_38 -> V_46 - V_42 ) > V_30 ) {\r\nV_30 = V_38 -> V_46 - V_42 ;\r\n}\r\n}\r\nV_42 = V_38 -> V_46 + 1 ;\r\n}\r\nV_41 = 0 ;\r\nV_39 = NULL ;\r\nfor( V_38 = V_37 -> V_45 ; V_38 ; V_38 = V_38 -> V_45 ) {\r\nif( ! V_39 || V_39 -> V_46 != V_38 -> V_46 ) {\r\nV_41 += V_38 -> V_47 ;\r\n}\r\nV_39 = V_38 ;\r\n}\r\nV_43 = ( T_10 * ) F_17 ( V_41 ) ;\r\nV_37 -> V_48 = F_18 ( V_43 , V_41 , V_41 ) ;\r\nV_37 -> V_47 = V_41 ;\r\nV_40 = 0 ;\r\nV_39 = NULL ;\r\nfor ( V_38 = V_37 -> V_45 ; V_38 && V_38 -> V_47 + V_40 <= V_41 ; V_38 = V_38 -> V_45 ) {\r\nif ( V_38 -> V_47 ) {\r\nif( ! V_39 || V_39 -> V_46 != V_38 -> V_46 ) {\r\nF_19 ( V_38 -> V_48 , V_43 + V_40 , 0 , V_38 -> V_47 ) ;\r\nV_40 += V_38 -> V_47 ;\r\n} else {\r\nV_38 -> V_13 |= V_49 ;\r\nV_37 -> V_13 |= V_49 ;\r\nif( ( V_39 -> V_47 != V_38 -> V_47 )\r\n|| F_20 ( V_39 -> V_48 , 0 , F_21 ( V_38 -> V_48 , 0 , V_39 -> V_47 ) , V_39 -> V_47 ) ) {\r\nV_38 -> V_13 |= V_50 ;\r\nV_37 -> V_13 |= V_50 ;\r\n}\r\n}\r\n}\r\nV_39 = V_38 ;\r\n}\r\nfor ( V_38 = V_37 -> V_45 ; V_38 ; V_38 = V_38 -> V_45 ) {\r\nif( V_38 -> V_48 ) {\r\nF_22 ( V_38 -> V_48 ) ;\r\nV_38 -> V_48 = NULL ;\r\n}\r\n}\r\nV_37 -> V_13 |= V_44 ;\r\nV_37 -> V_51 = V_3 -> V_52 ;\r\nF_23 ( V_3 -> V_53 , V_54 , L_1 , V_29 , V_30 ) ;\r\nV_55 -> V_29 = V_29 ;\r\nV_55 -> V_30 = V_30 ;\r\nreturn V_37 ;\r\n}\r\nstatic void\r\nF_24 ( T_1 * V_3 )\r\n{\r\nV_56 ++ ;\r\nif ( V_56 == V_57 ) {\r\nV_56 = 0 ;\r\n}\r\nV_58 = & V_59 [ V_56 ] ;\r\nV_58 -> V_42 = 0 ;\r\nV_58 -> V_60 = 0 ;\r\nV_58 -> V_61 = 0 ;\r\nV_58 -> V_62 = 0 ;\r\nV_58 -> V_8 = 0 ;\r\nV_58 -> V_63 = 0 ;\r\nV_58 -> V_64 [ 0 ] = '\0' ;\r\nV_58 -> V_65 [ 0 ] = '\0' ;\r\nV_58 -> V_31 = 0 ;\r\nV_58 -> V_66 = 0 ;\r\nV_67 = NULL ;\r\nV_68 = NULL ;\r\nV_67 = ( T_6 * ) F_25 ( F_12 () , V_3 , V_22 , 0 ) ;\r\nV_69 = F_7 ( V_3 -> V_52 , & V_3 -> V_70 , & V_3 -> V_71 ,\r\nV_3 -> V_72 ,\r\nV_3 -> V_73 , V_3 -> V_74 , V_17 | V_18 ) ;\r\nif ( ! V_69 ) {\r\nV_69 = F_8 ( V_3 -> V_52 , & V_3 -> V_71 , & V_3 -> V_70 ,\r\nV_3 -> V_72 , V_3 -> V_74 , V_3 -> V_73 , V_17 | V_18 ) ;\r\nF_9 ( V_69 , V_15 ) ;\r\n}\r\nV_68 = ( T_6 * ) F_10 ( V_69 , V_22 ) ;\r\nif ( ! V_68 ) {\r\nV_68 = F_11 ( F_12 () , T_6 ) ;\r\nV_68 -> V_7 [ 0 ] = '\0' ;\r\nV_68 -> V_8 = 0 ;\r\nV_68 -> V_24 . V_25 = 0 ;\r\nV_68 -> V_24 . V_26 = - 1 ;\r\nV_68 -> V_24 . V_27 = 0 ;\r\nV_68 -> V_24 . V_28 = - 1 ;\r\nV_68 -> V_24 . V_29 = 0 ;\r\nV_68 -> V_24 . V_30 = 0 ;\r\nV_68 -> V_24 . V_31 = 0 ;\r\nV_68 -> V_24 . V_32 = 0 ;\r\nV_68 -> V_24 . V_33 = - 1 ;\r\nV_68 -> V_34 . V_25 = 0 ;\r\nV_68 -> V_34 . V_26 = - 1 ;\r\nV_68 -> V_34 . V_27 = 0 ;\r\nV_68 -> V_34 . V_28 = - 1 ;\r\nV_68 -> V_34 . V_29 = 0 ;\r\nV_68 -> V_34 . V_30 = 0 ;\r\nV_68 -> V_34 . V_31 = 0 ;\r\nV_68 -> V_34 . V_32 = 0 ;\r\nV_68 -> V_34 . V_33 = - 1 ;\r\nF_13 ( V_69 , V_22 , V_68 ) ;\r\n}\r\nif ( ! V_67 ) {\r\nV_67 = F_11 ( F_12 () , T_6 ) ;\r\nF_14 ( V_67 -> V_7 , V_68 -> V_7 , V_23 ) ;\r\nV_67 -> V_8 = V_68 -> V_8 ;\r\nmemcpy ( & ( V_67 -> V_24 ) , & ( V_68 -> V_24 ) , sizeof( V_75 ) ) ;\r\nmemcpy ( & ( V_67 -> V_34 ) , & ( V_68 -> V_34 ) , sizeof( V_75 ) ) ;\r\nF_26 ( F_12 () , V_3 , V_22 , 0 , V_67 ) ;\r\n}\r\nif ( F_27 ( & V_69 -> V_76 -> V_77 , & V_3 -> V_71 ) ) {\r\nV_78 = & ( V_68 -> V_24 ) ;\r\nV_55 = & ( V_67 -> V_24 ) ;\r\n} else {\r\nV_78 = & ( V_68 -> V_34 ) ;\r\nV_55 = & ( V_67 -> V_34 ) ;\r\n}\r\nV_58 -> V_8 = V_67 -> V_8 ;\r\n}\r\nstatic int\r\nF_28 ( T_11 * V_79 , T_1 * V_3 , T_12 * V_80 , void * V_43 V_81 )\r\n{\r\nT_10 V_82 ;\r\nT_13 * V_83 ;\r\nT_12 * V_84 ;\r\nT_4 V_46 = 0 ;\r\nif ( V_85 ) {\r\nV_82 = F_29 ( V_79 , V_46 ) ;\r\nif ( F_30 ( V_82 ) == 2 ) {\r\nreturn F_31 ( V_86 , V_79 , V_3 , V_80 ) ;\r\n}\r\n}\r\nF_32 ( V_3 -> V_53 , V_87 , L_2 ) ;\r\nF_33 ( V_3 -> V_53 , V_54 ) ;\r\nV_88 = TRUE ;\r\nV_89 = 0 ;\r\nV_83 = F_34 ( V_80 , V_22 , V_79 , 0 , - 1 , L_3 ) ;\r\nV_84 = F_35 ( V_83 , V_90 ) ;\r\nF_24 ( V_3 ) ;\r\nif ( V_91 ) {\r\nF_36 ( V_79 , V_84 , V_67 ) ;\r\n}\r\nF_37 ( V_3 -> V_53 , V_54 , L_4 ) ;\r\nV_46 = F_38 ( V_79 , V_3 , V_84 , NULL ) ;\r\nif ( F_39 ( V_79 , V_46 ) > 0 ) {\r\nF_40 ( V_84 , V_3 , & V_92 , V_79 , V_46 , F_39 ( V_79 , V_46 ) ,\r\nL_5 ) ;\r\nF_37 ( V_3 -> V_53 , V_54 , L_6 ) ;\r\n}\r\nreturn F_41 ( V_79 ) ;\r\n}\r\nstatic int\r\nF_42 ( T_11 * V_79 , T_1 * V_3 , T_12 * V_80 , void * V_43 V_81 )\r\n{\r\nT_13 * V_83 ;\r\nT_12 * V_84 ;\r\nT_4 V_46 = 0 ;\r\nT_11 * V_93 ;\r\nT_14 V_94 = 1 ;\r\nF_32 ( V_3 -> V_53 , V_87 , L_2 ) ;\r\nF_33 ( V_3 -> V_53 , V_54 ) ;\r\nV_88 = TRUE ;\r\nV_89 = 0 ;\r\nV_83 = F_34 ( V_80 , V_22 , V_79 , 0 , - 1 , L_3 ) ;\r\nV_84 = F_35 ( V_83 , V_90 ) ;\r\nF_24 ( V_3 ) ;\r\nif ( V_91 ) {\r\nF_36 ( V_79 , V_84 , V_67 ) ;\r\n}\r\nF_37 ( V_3 -> V_53 , V_54 , L_7 ) ;\r\nwhile( F_39 ( V_79 , V_46 ) > 0 )\r\n{\r\nV_93 = F_43 ( V_79 , V_46 ) ;\r\nV_46 += F_44 ( V_93 , V_3 , V_84 , NULL ) ;\r\nV_94 ++ ;\r\nif( F_39 ( V_79 , V_46 ) > 0 ) {\r\nif( V_95 == V_96 ) {\r\nF_40 ( V_84 , V_3 , & V_92 , V_79 , V_46 , F_39 ( V_79 , V_46 ) ,\r\nL_5 ) ;\r\nF_37 ( V_3 -> V_53 , V_54 , L_6 ) ;\r\nbreak;\r\n} else {\r\nF_23 ( V_3 -> V_53 , V_54 , L_8 , V_94 ) ;\r\n}\r\n}\r\n}\r\nreturn F_41 ( V_79 ) ;\r\n}\r\nstatic int\r\nF_45 ( T_11 * V_79 , T_1 * V_3 , T_12 * V_80 , void * V_43 V_81 )\r\n{\r\nV_88 = TRUE ;\r\nif( V_95 == V_96 ) {\r\nF_46 ( V_79 , V_3 , V_80 , V_97 , V_98 ) ;\r\n}\r\nelse if( ( V_95 == V_99 ) || ( F_47 ( V_79 , 1 ) == - 1 ) ) {\r\nF_42 ( V_79 , V_3 , V_80 , V_43 ) ;\r\n}\r\nelse {\r\nF_46 ( V_79 , V_3 , V_80 , V_97 , V_98 ) ;\r\n}\r\nreturn F_41 ( V_79 ) ;\r\n}\r\nvoid\r\nF_36 ( T_11 * V_79 , T_12 * V_80 , T_6 * V_100 )\r\n{\r\nT_12 * V_101 ;\r\nT_13 * V_102 ;\r\nif ( ! V_100 || V_100 -> V_8 == 0 ) {\r\nreturn;\r\n}\r\nV_102 = F_48 ( V_80 , V_103 , V_79 , 0 , 0 ,\r\nL_9 ,\r\nL_10 ,\r\nV_100 -> V_7 ,\r\nV_100 -> V_8 ) ;\r\nF_49 ( V_102 ) ;\r\nV_101 = F_35 ( V_102 , V_104 ) ;\r\nif ( V_101 )\r\n{\r\nT_13 * V_105 = F_50 ( V_101 , V_106 ,\r\nV_79 , 0 , 0 , V_100 -> V_8 ) ;\r\nF_49 ( V_105 ) ;\r\nV_105 = F_51 ( V_101 , V_107 ,\r\nV_79 , 0 , 0 , V_100 -> V_7 ) ;\r\nF_49 ( V_105 ) ;\r\n}\r\n}\r\nvoid\r\nF_52 ( void )\r\n{\r\nstatic T_15 V_108 [] =\r\n{\r\n#include "packet-t38-hfarr.c"\r\n{ & V_103 ,\r\n{ L_11 , L_12 , V_109 , V_110 ,\r\nNULL , 0x0 , L_13 , V_111 } } ,\r\n{ & V_106 ,\r\n{ L_14 , L_15 , V_112 , V_110 ,\r\nNULL , 0x0 , L_16 , V_111 } } ,\r\n{ & V_107 ,\r\n{ L_17 , L_18 , V_109 , V_110 ,\r\nNULL , 0x0 , L_19 , V_111 } } ,\r\n{ & V_113 ,\r\n{ L_20 , L_21 ,\r\nV_114 , V_110 , NULL , 0x00 , NULL , V_111 } } ,\r\n{ & V_115 ,\r\n{ L_22 , L_23 ,\r\nV_112 , V_110 , NULL , 0x00 , NULL , V_111 } } ,\r\n{ & V_116 ,\r\n{ L_24 , L_25 ,\r\nV_117 , V_110 , NULL , 0x0 , NULL , V_111 } } ,\r\n{ & V_118 ,\r\n{ L_26 ,\r\nL_27 ,\r\nV_117 , V_110 , NULL , 0x0 , NULL , V_111 } } ,\r\n{ & V_119 ,\r\n{ L_28 ,\r\nL_29 ,\r\nV_117 , V_110 , NULL , 0x0 , NULL , V_111 } } ,\r\n{ & V_120 ,\r\n{ L_30 , L_31 ,\r\nV_117 , V_110 , NULL , 0x0 , NULL , V_111 } } ,\r\n{ & V_121 ,\r\n{ L_32 , L_33 ,\r\nV_112 , V_110 , NULL , 0x00 , NULL , V_111 } } ,\r\n{ & V_122 ,\r\n{ L_34 , L_35 ,\r\nV_123 , V_124 , NULL , 0x00 , NULL , V_111 } } ,\r\n{ & V_125 ,\r\n{ L_36 , L_37 ,\r\nV_112 , V_110 , NULL , 0x00 , NULL , V_111 } } ,\r\n{ & V_126 ,\r\n{ L_38 , L_39 ,\r\nV_123 , V_124 , NULL , 0x00 , NULL , V_111 } } ,\r\n} ;\r\nstatic T_16 * V_127 [] =\r\n{\r\n& V_90 ,\r\n#include "packet-t38-ettarr.c"\r\n& V_104 ,\r\n& V_128 ,\r\n& V_129\r\n} ;\r\nstatic T_17 V_130 [] = {\r\n{ & V_92 , { L_40 , V_131 , V_132 , L_41 , V_133 } } ,\r\n} ;\r\nT_18 * V_134 ;\r\nT_19 * V_135 ;\r\nV_22 = F_53 ( L_2 , L_2 , L_42 ) ;\r\nF_54 ( V_22 , V_108 , F_55 ( V_108 ) ) ;\r\nF_56 ( V_127 , F_55 ( V_127 ) ) ;\r\nV_135 = F_57 ( V_22 ) ;\r\nF_58 ( V_135 , V_130 , F_55 ( V_130 ) ) ;\r\nF_59 ( L_43 , F_28 , V_22 ) ;\r\nF_60 ( F_1 ) ;\r\nF_61 ( F_3 ) ;\r\nV_136 = F_62 ( L_42 ) ;\r\nV_134 = F_63 ( V_22 , V_137 ) ;\r\nF_64 ( V_134 , L_44 ,\r\nL_45 ,\r\nL_46\r\nL_47 ,\r\n& V_138 ) ;\r\nF_64 ( V_134 , L_48 ,\r\nL_49 ,\r\nL_50\r\nL_51\r\nL_52 ,\r\n& V_85 ) ;\r\nF_65 ( V_134 , L_53 ) ;\r\nF_65 ( V_134 , L_54 ) ;\r\nF_64 ( V_134 , L_55 ,\r\nL_56 ,\r\nL_57\r\nL_58\r\nL_59\r\nL_60 ,\r\n& V_97 ) ;\r\nF_66 ( V_134 , L_61 ,\r\nL_62 ,\r\nL_63 ,\r\n( T_16 * ) & V_95 , V_139 , FALSE ) ;\r\nF_64 ( V_134 , L_64 ,\r\nL_65 ,\r\nL_66\r\nL_67 ,\r\n& V_91 ) ;\r\n}\r\nvoid\r\nV_137 ( void )\r\n{\r\nstatic T_20 V_140 = FALSE ;\r\nif ( ! V_140 ) {\r\nV_15 = F_67 ( F_28 , V_22 ) ;\r\nV_141 = F_67 ( F_45 , V_22 ) ;\r\nV_98 = F_67 ( F_42 , V_22 ) ;\r\nV_86 = F_68 ( L_68 , V_22 ) ;\r\nV_142 = F_68 ( L_69rtpL_70data"
