<<<<<<< HEAD
<<<<<<< HEAD:Lab 3 - Simon Game/Project/Design01.cydsn/codegentemp/Design01_r.vh2
-- Project:   Design01
-- Generated: 02/23/2023 12:16:51
-- PSoC Creator  4.2

ENTITY Design01 IS
    PORT(
        R_LED(0)_PAD : OUT std_ulogic;
        G_LED(0)_PAD : OUT std_ulogic;
        B_LED(0)_PAD : OUT std_ulogic;
        Y_LED(0)_PAD : OUT std_ulogic;
        SPEAKER(0)_PAD : OUT std_ulogic;
        BTN(0)_PAD : IN std_ulogic;
        BTN(1)_PAD : IN std_ulogic;
        BTN(2)_PAD : IN std_ulogic;
        BTN(3)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL BTN(0)__PA : bit;
    SIGNAL BTN(1)__PA : bit;
    SIGNAL BTN(2)__PA : bit;
    SIGNAL BTN(3)__PA : bit;
    SIGNAL B_LED(0)__PA : bit;
    SIGNAL ClockBlock_ExtClk : bit;
    SIGNAL ClockBlock_HFClk : bit;
    ATTRIBUTE global_signal OF ClockBlock_HFClk : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFClk : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SysClk : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL G_LED(0)__PA : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_13 : bit;
    ATTRIBUTE placement_force OF Net_13 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_14 : bit;
    ATTRIBUTE placement_force OF Net_14 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_15 : bit;
    ATTRIBUTE placement_force OF Net_15 : SIGNAL IS "U(0,0,A)2";
    SIGNAL Net_16 : bit;
    ATTRIBUTE placement_force OF Net_16 : SIGNAL IS "U(0,0,A)3";
    SIGNAL Net_2 : bit;
    SIGNAL Net_28_0 : bit;
    SIGNAL Net_28_1 : bit;
    SIGNAL Net_30 : bit;
    SIGNAL Net_31_digital : bit;
    ATTRIBUTE udbclken_assigned OF Net_31_digital : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_31_digital : SIGNAL IS true;
    SIGNAL Net_31_ff11 : bit;
    ATTRIBUTE global_signal OF Net_31_ff11 : SIGNAL IS true;
    SIGNAL Net_31_ff12 : bit;
    ATTRIBUTE global_signal OF Net_31_ff12 : SIGNAL IS true;
    SIGNAL Net_33 : bit;
    SIGNAL Net_34 : bit;
    SIGNAL Net_35 : bit;
    SIGNAL Net_36 : bit;
    SIGNAL Net_40 : bit;
    SIGNAL Net_43 : bit;
    SIGNAL Net_44_ff13 : bit;
    ATTRIBUTE global_signal OF Net_44_ff13 : SIGNAL IS true;
    SIGNAL Net_46 : bit;
    SIGNAL Net_47 : bit;
    SIGNAL Net_48 : bit;
    SIGNAL Net_49 : bit;
    SIGNAL Net_5 : bit;
    SIGNAL Net_53 : bit;
    SIGNAL Net_6 : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL R_LED(0)__PA : bit;
    SIGNAL SPEAKER(0)__PA : bit;
    SIGNAL Y_LED(0)__PA : bit;
    SIGNAL \LED_SEL:control_2\ : bit;
    SIGNAL \LED_SEL:control_3\ : bit;
    SIGNAL \LED_SEL:control_4\ : bit;
    SIGNAL \LED_SEL:control_5\ : bit;
    SIGNAL \LED_SEL:control_6\ : bit;
    SIGNAL \LED_SEL:control_7\ : bit;
    SIGNAL \PRS:control_1\ : bit;
    SIGNAL \PRS:control_2\ : bit;
    SIGNAL \PRS:control_3\ : bit;
    SIGNAL \PRS:control_4\ : bit;
    SIGNAL \PRS:control_5\ : bit;
    SIGNAL \PRS:control_6\ : bit;
    SIGNAL \PRS:control_7\ : bit;
    SIGNAL \PRS:enable_final\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ce0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ce0__sig\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL dclk_to_genclk : bit;
    SIGNAL tmpOE__R_LED_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__R_LED_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \PRS:sC32:PRSdp:u0.ce0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cmsbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u3.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF R_LED(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF R_LED(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF G_LED(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF G_LED(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF B_LED(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF B_LED(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Y_LED(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Y_LED(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF SPEAKER(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF SPEAKER(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF BTN(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF BTN(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF BTN(1) : LABEL IS "iocell7";
    ATTRIBUTE Location OF BTN(1) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF BTN(2) : LABEL IS "iocell8";
    ATTRIBUTE Location OF BTN(2) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF BTN(3) : LABEL IS "iocell9";
    ATTRIBUTE Location OF BTN(3) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF Net_13 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_13 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_14 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_14 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_15 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_15 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_16 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_16 : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \LED_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,0)";
    ATTRIBUTE lib_model OF \LED_SEL:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \LED_SEL:Sync:ctrl_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \SPEAKER_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,2)";
    ATTRIBUTE Location OF \INPUT_TIMER:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,1)";
    ATTRIBUTE lib_model OF \PRS:ClkSp:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PRS:ClkSp:CtrlReg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u3\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF INPUT_TIMER_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(20)]";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line : OUT std_ulogic;
            line_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockGenBlock:m0s8clockgenblockcell
        PORT MAP(
            gen_clk_out_0 => Net_31_digital,
            gen_clk_in_0 => dclk_to_genclk);

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFClk,
            imo => ClockBlock_IMO,
            ext => ClockBlock_ExtClk,
            sysclk => ClockBlock_SysClk,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFClk,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            ff_div_11 => Net_31_ff11,
            ff_div_12 => Net_44_ff13,
            udb_div_0 => dclk_to_genclk,
            ff_div_13 => Net_31_ff12);

    R_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    R_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "R_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => R_LED(0)__PA,
            oe => open,
            pin_input => Net_13,
            pad_out => R_LED(0)_PAD,
            pad_in => R_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    G_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e829790-feb3-44dc-8975-73f7598d0699",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    G_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "G_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => G_LED(0)__PA,
            oe => open,
            pin_input => Net_14,
            pad_out => G_LED(0)_PAD,
            pad_in => G_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    B_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bd5fcadd-e360-493a-ad19-036347389fa2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    B_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "B_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => B_LED(0)__PA,
            oe => open,
            pin_input => Net_15,
            pad_out => B_LED(0)_PAD,
            pad_in => B_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Y_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fff52771-0a81-4bd6-9220-682421c77d83",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Y_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Y_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Y_LED(0)__PA,
            oe => open,
            pin_input => Net_16,
            pad_out => Y_LED(0)_PAD,
            pad_in => Y_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPEAKER:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "28653988-2f6e-4a52-a6f4-f44d70a23df2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPEAKER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPEAKER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SPEAKER(0)__PA,
            oe => open,
            pin_input => Net_34,
            pad_out => SPEAKER(0)_PAD,
            pad_in => SPEAKER(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "0000",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BTN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(0)__PA,
            oe => open,
            pad_in => BTN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(1)__PA,
            oe => open,
            pad_in => BTN(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(2)__PA,
            oe => open,
            pad_in => BTN(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(3)__PA,
            oe => open,
            pad_in => BTN(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_13:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_14:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_14,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_15:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_15,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_16:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    \LED_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_31_ff11,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_12,
            tr_overflow => Net_8,
            tr_compare_match => Net_2,
            line => Net_6,
            line_compl => Net_7,
            interrupt => Net_5);

    \LED_SEL:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LED_SEL:control_7\,
            control_6 => \LED_SEL:control_6\,
            control_5 => \LED_SEL:control_5\,
            control_4 => \LED_SEL:control_4\,
            control_3 => \LED_SEL:control_3\,
            control_2 => \LED_SEL:control_2\,
            control_1 => Net_28_1,
            control_0 => Net_28_0,
            busclk => ClockBlock_HFClk);

    \SPEAKER_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_31_ff12,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_40,
            tr_overflow => Net_36,
            tr_compare_match => Net_30,
            line => Net_34,
            line_compl => Net_35,
            interrupt => Net_33);

    \INPUT_TIMER:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_44_ff13,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_53,
            tr_overflow => Net_49,
            tr_compare_match => Net_43,
            line => Net_47,
            line_compl => Net_48,
            interrupt => Net_46);

    \PRS:ClkSp:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_31_digital,
            control_7 => \PRS:control_7\,
            control_6 => \PRS:control_6\,
            control_5 => \PRS:control_5\,
            control_4 => \PRS:control_4\,
            control_3 => \PRS:control_3\,
            control_2 => \PRS:control_2\,
            control_1 => \PRS:control_1\,
            control_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk);

    \PRS:sC32:PRSdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000000010000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            clk_en => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            ce0 => \PRS:sC32:PRSdp:u0.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u0.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u0.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u0.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u0.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u0.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u0.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u0.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u0.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u0.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u0.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u1.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u1.cmsbo__sig\);

    \PRS:sC32:PRSdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000000011000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u0.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u0.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u0.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u0.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u0.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u0.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u0.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u0.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u0.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u0.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u0.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u1.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u1.cmsbo__sig\,
            ce0 => \PRS:sC32:PRSdp:u1.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u1.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u1.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u1.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u1.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u1.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u1.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u1.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u1.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u1.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u1.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u2.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u2.cmsbo__sig\);

    \PRS:sC32:PRSdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000011111000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u1.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u1.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u1.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u1.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u1.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u1.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u1.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u1.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u1.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u1.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u1.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u2.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u2.cmsbo__sig\,
            ce0 => \PRS:sC32:PRSdp:u2.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u2.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u2.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u2.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u2.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u2.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u2.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u2.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u2.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u2.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u2.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u3.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u3.cmsbo__sig\);

    \PRS:sC32:PRSdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000111101000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u2.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u2.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u2.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u2.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u2.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u2.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u2.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u2.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u2.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u2.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u2.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u3.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u3.cmsbo__sig\);

    INPUT_TIMER_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_46,
            clock => ClockBlock_HFClk);

END __DEFAULT__;
=======
=======
<<<<<<< HEAD:Lab 3 - Simon Game/Project/Backup/ECE381_SP23_Lab03_Simon_Clone.4.4/Project/Design01.cydsn/codegentemp/Design01_r.vh2
>>>>>>> 6306daa794c58f4c1cf0d730fde6cee6858903a2
-- Project:   Design01
-- Generated: 02/15/2023 21:59:54
-- PSoC Creator  4.4

ENTITY Design01 IS
    PORT(
        R_LED(0)_PAD : OUT std_ulogic;
        G_LED(0)_PAD : OUT std_ulogic;
        B_LED(0)_PAD : OUT std_ulogic;
        Y_LED(0)_PAD : OUT std_ulogic;
        SPEAKER(0)_PAD : OUT std_ulogic;
        BTN(0)_PAD : IN std_ulogic;
        BTN(1)_PAD : IN std_ulogic;
        BTN(2)_PAD : IN std_ulogic;
        BTN(3)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL BTN(0)__PA : bit;
    SIGNAL BTN(1)__PA : bit;
    SIGNAL BTN(2)__PA : bit;
    SIGNAL BTN(3)__PA : bit;
    SIGNAL B_LED(0)__PA : bit;
    SIGNAL ClockBlock_ExtClk : bit;
    SIGNAL ClockBlock_HFClk : bit;
    ATTRIBUTE global_signal OF ClockBlock_HFClk : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFClk : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SysClk : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL G_LED(0)__PA : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_13 : bit;
    ATTRIBUTE placement_force OF Net_13 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_14 : bit;
    ATTRIBUTE placement_force OF Net_14 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_15 : bit;
    ATTRIBUTE placement_force OF Net_15 : SIGNAL IS "U(0,0,A)2";
    SIGNAL Net_16 : bit;
    ATTRIBUTE placement_force OF Net_16 : SIGNAL IS "U(0,0,A)3";
    SIGNAL Net_2 : bit;
    SIGNAL Net_28_0 : bit;
    SIGNAL Net_28_1 : bit;
    SIGNAL Net_30 : bit;
    SIGNAL Net_31_digital : bit;
    ATTRIBUTE udbclken_assigned OF Net_31_digital : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_31_digital : SIGNAL IS true;
    SIGNAL Net_31_ff11 : bit;
    ATTRIBUTE global_signal OF Net_31_ff11 : SIGNAL IS true;
    SIGNAL Net_31_ff12 : bit;
    ATTRIBUTE global_signal OF Net_31_ff12 : SIGNAL IS true;
    SIGNAL Net_33 : bit;
    SIGNAL Net_34 : bit;
    SIGNAL Net_35 : bit;
    SIGNAL Net_36 : bit;
    SIGNAL Net_40 : bit;
    SIGNAL Net_43 : bit;
    SIGNAL Net_44_ff13 : bit;
    ATTRIBUTE global_signal OF Net_44_ff13 : SIGNAL IS true;
    SIGNAL Net_46 : bit;
    SIGNAL Net_47 : bit;
    SIGNAL Net_48 : bit;
    SIGNAL Net_49 : bit;
    SIGNAL Net_5 : bit;
    SIGNAL Net_53 : bit;
    SIGNAL Net_6 : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL R_LED(0)__PA : bit;
    SIGNAL SPEAKER(0)__PA : bit;
    SIGNAL Y_LED(0)__PA : bit;
    SIGNAL \LED_SEL:control_2\ : bit;
    SIGNAL \LED_SEL:control_3\ : bit;
    SIGNAL \LED_SEL:control_4\ : bit;
    SIGNAL \LED_SEL:control_5\ : bit;
    SIGNAL \LED_SEL:control_6\ : bit;
    SIGNAL \LED_SEL:control_7\ : bit;
    SIGNAL \PRS:control_1\ : bit;
    SIGNAL \PRS:control_2\ : bit;
    SIGNAL \PRS:control_3\ : bit;
    SIGNAL \PRS:control_4\ : bit;
    SIGNAL \PRS:control_5\ : bit;
    SIGNAL \PRS:control_6\ : bit;
    SIGNAL \PRS:control_7\ : bit;
    SIGNAL \PRS:enable_final\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ce0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ce0__sig\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL dclk_to_genclk : bit;
    SIGNAL tmpOE__R_LED_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__R_LED_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \PRS:sC32:PRSdp:u0.ce0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cmsbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u3.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF R_LED(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF R_LED(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF G_LED(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF G_LED(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF B_LED(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF B_LED(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Y_LED(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Y_LED(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF SPEAKER(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF SPEAKER(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF BTN(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF BTN(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF BTN(1) : LABEL IS "iocell7";
    ATTRIBUTE Location OF BTN(1) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF BTN(2) : LABEL IS "iocell8";
    ATTRIBUTE Location OF BTN(2) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF BTN(3) : LABEL IS "iocell9";
    ATTRIBUTE Location OF BTN(3) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF Net_13 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_13 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_14 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_14 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_15 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_15 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_16 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_16 : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \LED_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,0)";
    ATTRIBUTE lib_model OF \LED_SEL:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \LED_SEL:Sync:ctrl_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \SPEAKER_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,2)";
    ATTRIBUTE Location OF \INPUT_TIMER:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,1)";
    ATTRIBUTE lib_model OF \PRS:ClkSp:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PRS:ClkSp:CtrlReg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u3\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF INPUT_TIMER_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(20)]";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line : OUT std_ulogic;
            line_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockGenBlock:m0s8clockgenblockcell
        PORT MAP(
            gen_clk_out_0 => Net_31_digital,
            gen_clk_in_0 => dclk_to_genclk);

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFClk,
            imo => ClockBlock_IMO,
            ext => ClockBlock_ExtClk,
            sysclk => ClockBlock_SysClk,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFClk,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            ff_div_11 => Net_31_ff11,
            ff_div_12 => Net_44_ff13,
            udb_div_0 => dclk_to_genclk,
            ff_div_13 => Net_31_ff12);

    R_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    R_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "R_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => R_LED(0)__PA,
            oe => open,
            pin_input => Net_13,
            pad_out => R_LED(0)_PAD,
            pad_in => R_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    G_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e829790-feb3-44dc-8975-73f7598d0699",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    G_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "G_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => G_LED(0)__PA,
            oe => open,
            pin_input => Net_14,
            pad_out => G_LED(0)_PAD,
            pad_in => G_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    B_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bd5fcadd-e360-493a-ad19-036347389fa2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    B_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "B_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => B_LED(0)__PA,
            oe => open,
            pin_input => Net_15,
            pad_out => B_LED(0)_PAD,
            pad_in => B_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Y_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fff52771-0a81-4bd6-9220-682421c77d83",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Y_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Y_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Y_LED(0)__PA,
            oe => open,
            pin_input => Net_16,
            pad_out => Y_LED(0)_PAD,
            pad_in => Y_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPEAKER:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "28653988-2f6e-4a52-a6f4-f44d70a23df2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPEAKER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPEAKER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SPEAKER(0)__PA,
            oe => open,
            pin_input => Net_34,
            pad_out => SPEAKER(0)_PAD,
            pad_in => SPEAKER(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "0000",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BTN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(0)__PA,
            oe => open,
            pad_in => BTN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(1)__PA,
            oe => open,
            pad_in => BTN(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(2)__PA,
            oe => open,
            pad_in => BTN(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(3)__PA,
            oe => open,
            pad_in => BTN(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_13:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_14:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_14,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_15:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_15,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_16:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    \LED_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_31_ff11,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_12,
            tr_overflow => Net_8,
            tr_compare_match => Net_2,
            line => Net_6,
            line_compl => Net_7,
            interrupt => Net_5);

    \LED_SEL:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LED_SEL:control_7\,
            control_6 => \LED_SEL:control_6\,
            control_5 => \LED_SEL:control_5\,
            control_4 => \LED_SEL:control_4\,
            control_3 => \LED_SEL:control_3\,
            control_2 => \LED_SEL:control_2\,
            control_1 => Net_28_1,
            control_0 => Net_28_0,
            busclk => ClockBlock_HFClk);

    \SPEAKER_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_31_ff12,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_40,
            tr_overflow => Net_36,
            tr_compare_match => Net_30,
            line => Net_34,
            line_compl => Net_35,
            interrupt => Net_33);

    \INPUT_TIMER:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_44_ff13,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_53,
            tr_overflow => Net_49,
            tr_compare_match => Net_43,
            line => Net_47,
            line_compl => Net_48,
            interrupt => Net_46);

    \PRS:ClkSp:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_31_digital,
            control_7 => \PRS:control_7\,
            control_6 => \PRS:control_6\,
            control_5 => \PRS:control_5\,
            control_4 => \PRS:control_4\,
            control_3 => \PRS:control_3\,
            control_2 => \PRS:control_2\,
            control_1 => \PRS:control_1\,
            control_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk);

    \PRS:sC32:PRSdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000000010000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            clk_en => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            ce0 => \PRS:sC32:PRSdp:u0.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u0.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u0.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u0.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u0.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u0.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u0.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u0.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u0.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u0.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u0.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u1.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u1.cmsbo__sig\);

    \PRS:sC32:PRSdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000000011000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u0.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u0.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u0.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u0.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u0.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u0.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u0.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u0.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u0.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u0.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u0.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u1.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u1.cmsbo__sig\,
            ce0 => \PRS:sC32:PRSdp:u1.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u1.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u1.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u1.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u1.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u1.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u1.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u1.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u1.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u1.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u1.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u2.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u2.cmsbo__sig\);

    \PRS:sC32:PRSdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000011111000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u1.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u1.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u1.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u1.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u1.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u1.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u1.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u1.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u1.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u1.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u1.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u2.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u2.cmsbo__sig\,
            ce0 => \PRS:sC32:PRSdp:u2.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u2.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u2.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u2.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u2.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u2.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u2.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u2.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u2.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u2.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u2.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u3.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u3.cmsbo__sig\);

    \PRS:sC32:PRSdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000111101000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u2.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u2.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u2.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u2.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u2.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u2.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u2.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u2.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u2.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u2.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u2.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u3.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u3.cmsbo__sig\);

    INPUT_TIMER_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_46,
            clock => ClockBlock_HFClk);

END __DEFAULT__;
<<<<<<< HEAD
>>>>>>> e6b66f492be45cb54e7efb6d0f687a534db08ab8:Lab 3 - Simon Game/Project/Backup/ECE381_SP23_Lab03_Simon_Clone.4.4/Project/Design01.cydsn/codegentemp/Design01_r.vh2
=======
=======
-- Project:   Design01
-- Generated: 02/23/2023 12:16:51
-- PSoC Creator  4.2

ENTITY Design01 IS
    PORT(
        R_LED(0)_PAD : OUT std_ulogic;
        G_LED(0)_PAD : OUT std_ulogic;
        B_LED(0)_PAD : OUT std_ulogic;
        Y_LED(0)_PAD : OUT std_ulogic;
        SPEAKER(0)_PAD : OUT std_ulogic;
        BTN(0)_PAD : IN std_ulogic;
        BTN(1)_PAD : IN std_ulogic;
        BTN(2)_PAD : IN std_ulogic;
        BTN(3)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL BTN(0)__PA : bit;
    SIGNAL BTN(1)__PA : bit;
    SIGNAL BTN(2)__PA : bit;
    SIGNAL BTN(3)__PA : bit;
    SIGNAL B_LED(0)__PA : bit;
    SIGNAL ClockBlock_ExtClk : bit;
    SIGNAL ClockBlock_HFClk : bit;
    ATTRIBUTE global_signal OF ClockBlock_HFClk : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFClk : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SysClk : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL G_LED(0)__PA : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_13 : bit;
    ATTRIBUTE placement_force OF Net_13 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_14 : bit;
    ATTRIBUTE placement_force OF Net_14 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_15 : bit;
    ATTRIBUTE placement_force OF Net_15 : SIGNAL IS "U(0,0,A)2";
    SIGNAL Net_16 : bit;
    ATTRIBUTE placement_force OF Net_16 : SIGNAL IS "U(0,0,A)3";
    SIGNAL Net_2 : bit;
    SIGNAL Net_28_0 : bit;
    SIGNAL Net_28_1 : bit;
    SIGNAL Net_30 : bit;
    SIGNAL Net_31_digital : bit;
    ATTRIBUTE udbclken_assigned OF Net_31_digital : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_31_digital : SIGNAL IS true;
    SIGNAL Net_31_ff11 : bit;
    ATTRIBUTE global_signal OF Net_31_ff11 : SIGNAL IS true;
    SIGNAL Net_31_ff12 : bit;
    ATTRIBUTE global_signal OF Net_31_ff12 : SIGNAL IS true;
    SIGNAL Net_33 : bit;
    SIGNAL Net_34 : bit;
    SIGNAL Net_35 : bit;
    SIGNAL Net_36 : bit;
    SIGNAL Net_40 : bit;
    SIGNAL Net_43 : bit;
    SIGNAL Net_44_ff13 : bit;
    ATTRIBUTE global_signal OF Net_44_ff13 : SIGNAL IS true;
    SIGNAL Net_46 : bit;
    SIGNAL Net_47 : bit;
    SIGNAL Net_48 : bit;
    SIGNAL Net_49 : bit;
    SIGNAL Net_5 : bit;
    SIGNAL Net_53 : bit;
    SIGNAL Net_6 : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL R_LED(0)__PA : bit;
    SIGNAL SPEAKER(0)__PA : bit;
    SIGNAL Y_LED(0)__PA : bit;
    SIGNAL \LED_SEL:control_2\ : bit;
    SIGNAL \LED_SEL:control_3\ : bit;
    SIGNAL \LED_SEL:control_4\ : bit;
    SIGNAL \LED_SEL:control_5\ : bit;
    SIGNAL \LED_SEL:control_6\ : bit;
    SIGNAL \LED_SEL:control_7\ : bit;
    SIGNAL \PRS:control_1\ : bit;
    SIGNAL \PRS:control_2\ : bit;
    SIGNAL \PRS:control_3\ : bit;
    SIGNAL \PRS:control_4\ : bit;
    SIGNAL \PRS:control_5\ : bit;
    SIGNAL \PRS:control_6\ : bit;
    SIGNAL \PRS:control_7\ : bit;
    SIGNAL \PRS:enable_final\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ce0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ce0__sig\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL dclk_to_genclk : bit;
    SIGNAL tmpOE__R_LED_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__R_LED_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \PRS:sC32:PRSdp:u0.ce0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u0.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u1.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cmsbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cl0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.z0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ff0__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ce1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cl1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.z1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.ff1__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.co_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.sol_msb__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u2.cfbo__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u3.sor__sig\ : bit;
    SIGNAL \PRS:sC32:PRSdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF R_LED(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF R_LED(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF G_LED(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF G_LED(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF B_LED(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF B_LED(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Y_LED(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Y_LED(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF SPEAKER(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF SPEAKER(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF BTN(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF BTN(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF BTN(1) : LABEL IS "iocell7";
    ATTRIBUTE Location OF BTN(1) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF BTN(2) : LABEL IS "iocell8";
    ATTRIBUTE Location OF BTN(2) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF BTN(3) : LABEL IS "iocell9";
    ATTRIBUTE Location OF BTN(3) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF Net_13 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_13 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_14 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_14 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_15 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_15 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_16 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_16 : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \LED_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,0)";
    ATTRIBUTE lib_model OF \LED_SEL:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \LED_SEL:Sync:ctrl_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \SPEAKER_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,2)";
    ATTRIBUTE Location OF \INPUT_TIMER:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,1)";
    ATTRIBUTE lib_model OF \PRS:ClkSp:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PRS:ClkSp:CtrlReg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PRS:sC32:PRSdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \PRS:sC32:PRSdp:u3\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF INPUT_TIMER_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(20)]";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line : OUT std_ulogic;
            line_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockGenBlock:m0s8clockgenblockcell
        PORT MAP(
            gen_clk_out_0 => Net_31_digital,
            gen_clk_in_0 => dclk_to_genclk);

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFClk,
            imo => ClockBlock_IMO,
            ext => ClockBlock_ExtClk,
            sysclk => ClockBlock_SysClk,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFClk,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            ff_div_11 => Net_31_ff11,
            ff_div_12 => Net_44_ff13,
            udb_div_0 => dclk_to_genclk,
            ff_div_13 => Net_31_ff12);

    R_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    R_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "R_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => R_LED(0)__PA,
            oe => open,
            pin_input => Net_13,
            pad_out => R_LED(0)_PAD,
            pad_in => R_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    G_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7e829790-feb3-44dc-8975-73f7598d0699",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    G_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "G_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => G_LED(0)__PA,
            oe => open,
            pin_input => Net_14,
            pad_out => G_LED(0)_PAD,
            pad_in => G_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    B_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bd5fcadd-e360-493a-ad19-036347389fa2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    B_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "B_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => B_LED(0)__PA,
            oe => open,
            pin_input => Net_15,
            pad_out => B_LED(0)_PAD,
            pad_in => B_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Y_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fff52771-0a81-4bd6-9220-682421c77d83",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Y_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Y_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Y_LED(0)__PA,
            oe => open,
            pin_input => Net_16,
            pad_out => Y_LED(0)_PAD,
            pad_in => Y_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPEAKER:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "28653988-2f6e-4a52-a6f4-f44d70a23df2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPEAKER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPEAKER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SPEAKER(0)__PA,
            oe => open,
            pin_input => Net_34,
            pad_out => SPEAKER(0)_PAD,
            pad_in => SPEAKER(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "0000",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BTN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(0)__PA,
            oe => open,
            pad_in => BTN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(1)__PA,
            oe => open,
            pad_in => BTN(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(2)__PA,
            oe => open,
            pad_in => BTN(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BTN(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BTN",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BTN(3)__PA,
            oe => open,
            pad_in => BTN(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_13:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_13,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_14:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_14,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_15:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_15,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    Net_16:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_16,
            main_0 => Net_6,
            main_1 => Net_28_1,
            main_2 => Net_28_0);

    \LED_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_31_ff11,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_12,
            tr_overflow => Net_8,
            tr_compare_match => Net_2,
            line => Net_6,
            line_compl => Net_7,
            interrupt => Net_5);

    \LED_SEL:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LED_SEL:control_7\,
            control_6 => \LED_SEL:control_6\,
            control_5 => \LED_SEL:control_5\,
            control_4 => \LED_SEL:control_4\,
            control_3 => \LED_SEL:control_3\,
            control_2 => \LED_SEL:control_2\,
            control_1 => Net_28_1,
            control_0 => Net_28_0,
            busclk => ClockBlock_HFClk);

    \SPEAKER_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_31_ff12,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_40,
            tr_overflow => Net_36,
            tr_compare_match => Net_30,
            line => Net_34,
            line_compl => Net_35,
            interrupt => Net_33);

    \INPUT_TIMER:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_44_ff13,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_53,
            tr_overflow => Net_49,
            tr_compare_match => Net_43,
            line => Net_47,
            line_compl => Net_48,
            interrupt => Net_46);

    \PRS:ClkSp:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_31_digital,
            control_7 => \PRS:control_7\,
            control_6 => \PRS:control_6\,
            control_5 => \PRS:control_5\,
            control_4 => \PRS:control_4\,
            control_3 => \PRS:control_3\,
            control_2 => \PRS:control_2\,
            control_1 => \PRS:control_1\,
            control_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk);

    \PRS:sC32:PRSdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000000010000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            clk_en => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            ce0 => \PRS:sC32:PRSdp:u0.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u0.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u0.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u0.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u0.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u0.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u0.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u0.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u0.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u0.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u0.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u1.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u1.cmsbo__sig\);

    \PRS:sC32:PRSdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000000011000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u0.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u0.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u0.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u0.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u0.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u0.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u0.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u0.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u0.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u0.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u0.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u1.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u1.cmsbo__sig\,
            ce0 => \PRS:sC32:PRSdp:u1.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u1.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u1.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u1.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u1.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u1.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u1.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u1.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u1.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u1.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u1.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u2.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u2.cmsbo__sig\);

    \PRS:sC32:PRSdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000011111000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u1.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u1.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u1.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u1.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u1.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u1.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u1.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u1.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u1.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u1.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u1.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u2.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u2.cmsbo__sig\,
            ce0 => \PRS:sC32:PRSdp:u2.ce0__sig\,
            cl0 => \PRS:sC32:PRSdp:u2.cl0__sig\,
            z0 => \PRS:sC32:PRSdp:u2.z0__sig\,
            ff0 => \PRS:sC32:PRSdp:u2.ff0__sig\,
            ce1 => \PRS:sC32:PRSdp:u2.ce1__sig\,
            cl1 => \PRS:sC32:PRSdp:u2.cl1__sig\,
            z1 => \PRS:sC32:PRSdp:u2.z1__sig\,
            ff1 => \PRS:sC32:PRSdp:u2.ff1__sig\,
            co_msb => \PRS:sC32:PRSdp:u2.co_msb__sig\,
            sol_msb => \PRS:sC32:PRSdp:u2.sol_msb__sig\,
            cfbo => \PRS:sC32:PRSdp:u2.cfbo__sig\,
            sil => \PRS:sC32:PRSdp:u3.sor__sig\,
            cmsbi => \PRS:sC32:PRSdp:u3.cmsbo__sig\);

    \PRS:sC32:PRSdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001100000000111101000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => Net_31_digital,
            cs_addr_0 => \PRS:enable_final\,
            busclk => ClockBlock_HFClk,
            clk_en => \PRS:enable_final\,
            ce0i => \PRS:sC32:PRSdp:u2.ce0__sig\,
            cl0i => \PRS:sC32:PRSdp:u2.cl0__sig\,
            z0i => \PRS:sC32:PRSdp:u2.z0__sig\,
            ff0i => \PRS:sC32:PRSdp:u2.ff0__sig\,
            ce1i => \PRS:sC32:PRSdp:u2.ce1__sig\,
            cl1i => \PRS:sC32:PRSdp:u2.cl1__sig\,
            z1i => \PRS:sC32:PRSdp:u2.z1__sig\,
            ff1i => \PRS:sC32:PRSdp:u2.ff1__sig\,
            ci => \PRS:sC32:PRSdp:u2.co_msb__sig\,
            sir => \PRS:sC32:PRSdp:u2.sol_msb__sig\,
            cfbi => \PRS:sC32:PRSdp:u2.cfbo__sig\,
            sor => \PRS:sC32:PRSdp:u3.sor__sig\,
            cmsbo => \PRS:sC32:PRSdp:u3.cmsbo__sig\);

    INPUT_TIMER_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_46,
            clock => ClockBlock_HFClk);

END __DEFAULT__;
>>>>>>> 8381928c4384acfcb7526ab7a6dd2d315e643534:Lab 3 - Simon Game/Project/Design01.cydsn/codegentemp/Design01_r.vh2
>>>>>>> 6306daa794c58f4c1cf0d730fde6cee6858903a2
