;redcode
;assert 1
	SPL 0, -202
	CMP -287, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, @12
	MOV -207, <-120
	SUB @127, 150
	SUB @-127, 107
	SUB @-127, 100
	SPL 0, -202
	SUB @-127, 107
	SUB @121, 196
	SUB -1, <-20
	MOV -1, <-20
	ADD <33, 9
	MOV #7, -4
	MOV -1, <-20
	ADD 100, 9
	ADD 100, 9
	ADD <33, 9
	SPL 4, -202
	JMP 0, <12
	ADD #270, 0
	JMZ 107, 96
	SLT 30, @12
	SPL @270
	SUB #72, @200
	ADD #276, 1
	DAT <270, #1
	ADD <33, 9
	SUB @-127, 100
	SUB -7, <-120
	SPL @270, <1
	JMN <121, 106
	SUB @121, 196
	CMP @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 100
	MOV -1, <-20
	ADD <33, 9
	SUB 12, @75
	JMP 3, <32
	DAT <270, #1
	DAT <12, <202
	DAT <12, <202
	SPL <121, 181
	JMP 0, <12
	ADD #878, <1
	DAT <12, <202
