this is 19-bit cpu design using verilog hdl
