Classic Timing Analyzer report for lab2
Thu Sep 21 22:42:53 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.718 ns                                      ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[0]                                                                                                 ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; CLK        ; CLK      ; 10           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                        ;                                                                                                        ;            ;          ; 10           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; lab2block1:inst1|inst5                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; lab2block1:inst1|inst5                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; lab2block1:inst1|inst5                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|inst5                                                                                 ; lab2block1:inst1|inst5                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lab2block1:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; lab2block1:inst1|inst5                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.417 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                               ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                   ; To      ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 14.718 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[0]  ; CLK        ;
; N/A   ; None         ; 14.655 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[0]  ; CLK        ;
; N/A   ; None         ; 14.539 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[0]  ; CLK        ;
; N/A   ; None         ; 14.406 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[1]  ; CLK        ;
; N/A   ; None         ; 14.343 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[1]  ; CLK        ;
; N/A   ; None         ; 14.336 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[0]  ; CLK        ;
; N/A   ; None         ; 14.258 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[1]  ; CLK        ;
; N/A   ; None         ; 14.023 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[1]  ; CLK        ;
; N/A   ; None         ; 13.368 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[9]  ; CLK        ;
; N/A   ; None         ; 13.227 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[9]  ; CLK        ;
; N/A   ; None         ; 13.217 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[9]  ; CLK        ;
; N/A   ; None         ; 13.043 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[9]  ; CLK        ;
; N/A   ; None         ; 12.784 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[2]  ; CLK        ;
; N/A   ; None         ; 12.759 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[7]  ; CLK        ;
; N/A   ; None         ; 12.750 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[7]  ; CLK        ;
; N/A   ; None         ; 12.695 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[13] ; CLK        ;
; N/A   ; None         ; 12.688 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[2]  ; CLK        ;
; N/A   ; None         ; 12.688 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[13] ; CLK        ;
; N/A   ; None         ; 12.668 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[2]  ; CLK        ;
; N/A   ; None         ; 12.656 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[14] ; CLK        ;
; N/A   ; None         ; 12.651 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[6]  ; CLK        ;
; N/A   ; None         ; 12.647 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[3]  ; CLK        ;
; N/A   ; None         ; 12.642 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[5]  ; CLK        ;
; N/A   ; None         ; 12.642 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[6]  ; CLK        ;
; N/A   ; None         ; 12.632 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[5]  ; CLK        ;
; N/A   ; None         ; 12.608 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[7]  ; CLK        ;
; N/A   ; None         ; 12.584 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[3]  ; CLK        ;
; N/A   ; None         ; 12.574 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[4]  ; CLK        ;
; N/A   ; None         ; 12.564 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[4]  ; CLK        ;
; N/A   ; None         ; 12.555 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[11] ; CLK        ;
; N/A   ; None         ; 12.546 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[13] ; CLK        ;
; N/A   ; None         ; 12.544 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[11] ; CLK        ;
; N/A   ; None         ; 12.534 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[6]  ; CLK        ;
; N/A   ; None         ; 12.517 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[14] ; CLK        ;
; N/A   ; None         ; 12.508 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[14] ; CLK        ;
; N/A   ; None         ; 12.499 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[3]  ; CLK        ;
; N/A   ; None         ; 12.488 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[5]  ; CLK        ;
; N/A   ; None         ; 12.462 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[2]  ; CLK        ;
; N/A   ; None         ; 12.462 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[8]  ; CLK        ;
; N/A   ; None         ; 12.454 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[4]  ; CLK        ;
; N/A   ; None         ; 12.453 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[8]  ; CLK        ;
; N/A   ; None         ; 12.444 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[15] ; CLK        ;
; N/A   ; None         ; 12.437 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[7]  ; CLK        ;
; N/A   ; None         ; 12.437 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[15] ; CLK        ;
; N/A   ; None         ; 12.398 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[11] ; CLK        ;
; N/A   ; None         ; 12.375 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[13] ; CLK        ;
; N/A   ; None         ; 12.335 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[14] ; CLK        ;
; N/A   ; None         ; 12.334 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[10] ; CLK        ;
; N/A   ; None         ; 12.327 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[6]  ; CLK        ;
; N/A   ; None         ; 12.323 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[10] ; CLK        ;
; N/A   ; None         ; 12.317 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[5]  ; CLK        ;
; N/A   ; None         ; 12.310 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[8]  ; CLK        ;
; N/A   ; None         ; 12.295 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[15] ; CLK        ;
; N/A   ; None         ; 12.267 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[12] ; CLK        ;
; N/A   ; None         ; 12.261 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[3]  ; CLK        ;
; N/A   ; None         ; 12.260 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[12] ; CLK        ;
; N/A   ; None         ; 12.248 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[4]  ; CLK        ;
; N/A   ; None         ; 12.228 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[11] ; CLK        ;
; N/A   ; None         ; 12.179 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[10] ; CLK        ;
; N/A   ; None         ; 12.152 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[12] ; CLK        ;
; N/A   ; None         ; 12.139 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[8]  ; CLK        ;
; N/A   ; None         ; 12.125 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[15] ; CLK        ;
; N/A   ; None         ; 12.006 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[10] ; CLK        ;
; N/A   ; None         ; 11.945 ns  ; lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[12] ; CLK        ;
; N/A   ; None         ; 8.252 ns   ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; CLK_D   ; CLK        ;
; N/A   ; None         ; 8.231 ns   ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; CLK_D   ; CLK        ;
; N/A   ; None         ; 8.228 ns   ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; CLK_D   ; CLK        ;
; N/A   ; None         ; 7.976 ns   ; lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; CLK_D   ; CLK        ;
; N/A   ; None         ; 7.915 ns   ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]  ; CLK_D   ; CLK        ;
; N/A   ; None         ; 7.781 ns   ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]  ; CLK_D   ; CLK        ;
; N/A   ; None         ; 7.777 ns   ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]  ; CLK_D   ; CLK        ;
; N/A   ; None         ; 7.523 ns   ; lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]  ; CLK_D   ; CLK        ;
; N/A   ; None         ; 6.313 ns   ; lab2block1:inst1|inst5                                                                                 ; CLK_IN  ; CLK        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 21 22:42:53 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lab2block1:inst1|inst5" as buffer
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "lab2block2:inst|inst9~0" as buffer
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "lab2block2:inst|inst9" as buffer
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 18; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 2; COMB Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y13_N18; Fanout = 2; COMB Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 1; COMB Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X27_Y13_N22; Fanout = 1; COMB Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 17; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.729 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 7.437 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(1.134 ns) + CELL(0.712 ns) = 2.700 ns; Loc. = LCFF_X7_Y11_N27; Fanout = 10; REG Node = 'lab2block1:inst1|inst5'
                Info: 3: + IC(0.551 ns) + CELL(0.712 ns) = 3.963 ns; Loc. = LCFF_X7_Y9_N1; Fanout = 4; REG Node = 'lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 4.225 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'lab2block2:inst|inst9'
                Info: 5: + IC(1.921 ns) + CELL(0.000 ns) = 6.146 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'lab2block2:inst|inst9~clkctrl'
                Info: 6: + IC(0.673 ns) + CELL(0.618 ns) = 7.437 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 17; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
                Info: Total cell delay = 2.949 ns ( 39.65 % )
                Info: Total interconnect delay = 4.488 ns ( 60.35 % )
            Info: - Longest clock path from clock "CLK" to source register is 8.166 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'
                Info: 2: + IC(1.134 ns) + CELL(0.712 ns) = 2.700 ns; Loc. = LCFF_X7_Y11_N27; Fanout = 10; REG Node = 'lab2block1:inst1|inst5'
                Info: 3: + IC(0.551 ns) + CELL(0.712 ns) = 3.963 ns; Loc. = LCFF_X6_Y9_N3; Fanout = 4; REG Node = 'lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]'
                Info: 4: + IC(0.476 ns) + CELL(0.154 ns) = 4.593 ns; Loc. = LCCOMB_X7_Y9_N8; Fanout = 1; COMB Node = 'lab2block2:inst|inst9~0'
                Info: 5: + IC(0.207 ns) + CELL(0.154 ns) = 4.954 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'lab2block2:inst|inst9'
                Info: 6: + IC(1.921 ns) + CELL(0.000 ns) = 6.875 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'lab2block2:inst|inst9~clkctrl'
                Info: 7: + IC(0.673 ns) + CELL(0.618 ns) = 8.166 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 18; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
                Info: Total cell delay = 3.204 ns ( 39.24 % )
                Info: Total interconnect delay = 4.962 ns ( 60.76 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "CLK" (Hold time is 175 ps)
    Info: + Largest clock skew is 0.729 ns
        Info: + Longest clock path from clock "CLK" to destination register is 8.166 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'
            Info: 2: + IC(1.134 ns) + CELL(0.712 ns) = 2.700 ns; Loc. = LCFF_X7_Y11_N27; Fanout = 10; REG Node = 'lab2block1:inst1|inst5'
            Info: 3: + IC(0.551 ns) + CELL(0.712 ns) = 3.963 ns; Loc. = LCFF_X6_Y9_N3; Fanout = 4; REG Node = 'lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]'
            Info: 4: + IC(0.476 ns) + CELL(0.154 ns) = 4.593 ns; Loc. = LCCOMB_X7_Y9_N8; Fanout = 1; COMB Node = 'lab2block2:inst|inst9~0'
            Info: 5: + IC(0.207 ns) + CELL(0.154 ns) = 4.954 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'lab2block2:inst|inst9'
            Info: 6: + IC(1.921 ns) + CELL(0.000 ns) = 6.875 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'lab2block2:inst|inst9~clkctrl'
            Info: 7: + IC(0.673 ns) + CELL(0.618 ns) = 8.166 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 18; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.204 ns ( 39.24 % )
            Info: Total interconnect delay = 4.962 ns ( 60.76 % )
        Info: - Shortest clock path from clock "CLK" to source register is 7.437 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'
            Info: 2: + IC(1.134 ns) + CELL(0.712 ns) = 2.700 ns; Loc. = LCFF_X7_Y11_N27; Fanout = 10; REG Node = 'lab2block1:inst1|inst5'
            Info: 3: + IC(0.551 ns) + CELL(0.712 ns) = 3.963 ns; Loc. = LCFF_X7_Y9_N1; Fanout = 4; REG Node = 'lab2block2:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]'
            Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 4.225 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'lab2block2:inst|inst9'
            Info: 5: + IC(1.921 ns) + CELL(0.000 ns) = 6.146 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'lab2block2:inst|inst9~clkctrl'
            Info: 6: + IC(0.673 ns) + CELL(0.618 ns) = 7.437 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 18; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.949 ns ( 39.65 % )
            Info: Total interconnect delay = 4.488 ns ( 60.35 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 18; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X27_Y13_N16; Fanout = 1; COMB Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 18; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "CLK" to destination pin "DCa[0]" through register "lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]" is 14.718 ns
    Info: + Longest clock path from clock "CLK" to source register is 8.166 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(1.134 ns) + CELL(0.712 ns) = 2.700 ns; Loc. = LCFF_X7_Y11_N27; Fanout = 10; REG Node = 'lab2block1:inst1|inst5'
        Info: 3: + IC(0.551 ns) + CELL(0.712 ns) = 3.963 ns; Loc. = LCFF_X6_Y9_N3; Fanout = 4; REG Node = 'lab2block2:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]'
        Info: 4: + IC(0.476 ns) + CELL(0.154 ns) = 4.593 ns; Loc. = LCCOMB_X7_Y9_N8; Fanout = 1; COMB Node = 'lab2block2:inst|inst9~0'
        Info: 5: + IC(0.207 ns) + CELL(0.154 ns) = 4.954 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'lab2block2:inst|inst9'
        Info: 6: + IC(1.921 ns) + CELL(0.000 ns) = 6.875 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'lab2block2:inst|inst9~clkctrl'
        Info: 7: + IC(0.673 ns) + CELL(0.618 ns) = 8.166 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 17; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 3.204 ns ( 39.24 % )
        Info: Total interconnect delay = 4.962 ns ( 60.76 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y13_N23; Fanout = 17; REG Node = 'lab2block3:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: 2: + IC(1.512 ns) + CELL(0.366 ns) = 1.878 ns; Loc. = LCCOMB_X29_Y25_N20; Fanout = 1; COMB Node = 'lab2block3:inst3|lpm_decode3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]'
        Info: 3: + IC(2.544 ns) + CELL(2.036 ns) = 6.458 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'DCa[0]'
        Info: Total cell delay = 2.402 ns ( 37.19 % )
        Info: Total interconnect delay = 4.056 ns ( 62.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Thu Sep 21 22:42:53 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


