

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 40 clock pin(s) of sequential element(s)
0 instances converted, 40 sequential instances remain driven by gated/generated clocks

============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0                            OSCH                   35         addr_i[0]                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       wb_manager0.nState_1_sqmuxa_2_i     ORCALUT4               5          wb_manager0.nState[1]     No clocks found on inputs                                                                                                     
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

