

================================================================
== Vitis HLS Report for 'fft_stage'
================================================================
* Date:           Fri Dec  9 11:04:54 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      210|  10.000 ns|  1.050 us|    2|  210|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_63_1  |        0|      208|    5 ~ 13|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 
5 --> 6 4 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.50ns)   --->   "%p_read101 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 10 'read' 'p_read101' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read101, i32 8, i32 15"   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln1039 = icmp_eq  i8 %trunc_ln, i8 0"   --->   Operation 12 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read101"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1039, void %if.then, void %VITIS_LOOP_63_1" [src/fft.cpp:12]   --->   Operation 14 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 15 'alloca' 'x1' <Predicate = (icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i8 %empty"   --->   Operation 16 'zext' 'zext_ln1027' <Predicate = (icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.90ns)   --->   "%add_ln1027 = add i9 %zext_ln1027, i9 3"   --->   Operation 17 'add' 'add_ln1027' <Predicate = (icmp_ln1039)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln1027, i32 2, i32 8"   --->   Operation 18 'partselect' 'tmp_7' <Predicate = (icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1027_5 = zext i7 %tmp_7"   --->   Operation 19 'zext' 'zext_ln1027_5' <Predicate = (icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln63 = store i8 0, i8 %x1" [src/fft.cpp:63]   --->   Operation 20 'store' 'store_ln63' <Predicate = (icmp_ln1039)> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_66_2" [src/fft.cpp:63]   --->   Operation 21 'br' 'br_ln63' <Predicate = (icmp_ln1039)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_read101, i32 1, i32 7" [src/fft.cpp:17]   --->   Operation 22 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i7 %trunc_ln4" [src/fft.cpp:17]   --->   Operation 23 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%bound = mul i14 %cast, i14 %cast" [src/fft.cpp:17]   --->   Operation 24 'mul' 'bound' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.79>
ST_3 : Operation 25 [2/2] (1.79ns)   --->   "%call_ln17 = call void @fft_stage_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln4, i32 %I, i32 %X" [src/fft.cpp:17]   --->   Operation 25 'call' 'call_ln17' <Predicate = true> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fft_stage_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln4, i32 %I, i32 %X" [src/fft.cpp:17]   --->   Operation 26 'call' 'call_ln17' <Predicate = (!icmp_ln1039)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %p_read101" [src/fft.cpp:79]   --->   Operation 28 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 1.39>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%x1_6 = load i8 %x1"   --->   Operation 29 'load' 'x1_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i8 %x1_6"   --->   Operation 30 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %x1_6, i8 %empty"   --->   Operation 31 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.90ns)   --->   "%add_ln63 = add i8 %x1_6, i8 1" [src/fft.cpp:63]   --->   Operation 32 'add' 'add_ln63' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln1027, void %VITIS_LOOP_66_2.split, void %if.end199.loopexit" [src/fft.cpp:63]   --->   Operation 33 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln63 = store i8 %add_ln63, i8 %x1" [src/fft.cpp:63]   --->   Operation 34 'store' 'store_ln63' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.31>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln1027, i6 0" [src/fft.cpp:70]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (2.31ns)   --->   "%call_ln1027 = call void @fft_stage_Pipeline_VITIS_LOOP_66_2, i11 %zext_ln1027_5, i12 %tmp, i32 %I, i32 %X"   --->   Operation 37 'call' 'call_ln1027' <Predicate = true> <Delay = 2.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [src/fft.cpp:65]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/fft.cpp:10]   --->   Operation 39 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @fft_stage_Pipeline_VITIS_LOOP_66_2, i11 %zext_ln1027_5, i12 %tmp, i32 %I, i32 %X"   --->   Operation 40 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_66_2" [src/fft.cpp:63]   --->   Operation 41 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 2.84ns
The critical path consists of the following:
	wire read operation ('p_read101') on port 'p_read' [6]  (1.5 ns)
	'add' operation ('add_ln1027') [20]  (0.907 ns)
	blocking operation 0.438 ns on control path)

 <State 2>: 1.82ns
The critical path consists of the following:
	'mul' operation ('bound', src/fft.cpp:17) [14]  (1.82 ns)

 <State 3>: 1.8ns
The critical path consists of the following:
	'call' operation ('call_ln17', src/fft.cpp:17) to 'fft_stage_Pipeline_SKIP_X_SKIP_Y' [15]  (1.8 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.4ns
The critical path consists of the following:
	'load' operation ('x1') on local variable 'x1' [26]  (0 ns)
	'add' operation ('add_ln63', src/fft.cpp:63) [29]  (0.907 ns)
	'store' operation ('store_ln63', src/fft.cpp:63) of variable 'add_ln63', src/fft.cpp:63 on local variable 'x1' [36]  (0.489 ns)

 <State 6>: 2.31ns
The critical path consists of the following:
	'call' operation ('call_ln1027') to 'fft_stage_Pipeline_VITIS_LOOP_66_2' [35]  (2.31 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
