#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe7e390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe862d0 .scope module, "tb" "tb" 3 74;
 .timescale -12 -12;
L_0xe6f590 .functor NOT 1, L_0xec0a20, C4<0>, C4<0>, C4<0>;
L_0xe6f8f0 .functor XOR 1, L_0xec06d0, L_0xec0770, C4<0>, C4<0>;
L_0xe6fc50 .functor XOR 1, L_0xe6f8f0, L_0xec08b0, C4<0>, C4<0>;
v0xeaf430_0 .net *"_ivl_10", 0 0, L_0xec08b0;  1 drivers
v0xeaf530_0 .net *"_ivl_12", 0 0, L_0xe6fc50;  1 drivers
v0xeaf610_0 .net *"_ivl_2", 0 0, L_0xec0630;  1 drivers
v0xeaf6d0_0 .net *"_ivl_4", 0 0, L_0xec06d0;  1 drivers
v0xeaf7b0_0 .net *"_ivl_6", 0 0, L_0xec0770;  1 drivers
v0xeaf8e0_0 .net *"_ivl_8", 0 0, L_0xe6f8f0;  1 drivers
v0xeaf9c0_0 .var "clk", 0 0;
v0xeafa60_0 .net "data", 9 0, v0xeae4e0_0;  1 drivers
v0xeafb20_0 .net "load", 0 0, v0xeae580_0;  1 drivers
v0xeafc50_0 .var/2u "stats1", 159 0;
v0xeafd30_0 .var/2u "strobe", 0 0;
v0xeafdf0_0 .net "tb_match", 0 0, L_0xec0a20;  1 drivers
v0xeafe90_0 .net "tb_mismatch", 0 0, L_0xe6f590;  1 drivers
v0xeaff30_0 .net "tc_dut", 0 0, v0xeaf080_0;  1 drivers
v0xeaffd0_0 .net "tc_ref", 0 0, L_0xec04a0;  1 drivers
v0xeb0070_0 .net "wavedrom_enable", 0 0, v0xeae6c0_0;  1 drivers
v0xeb0140_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xeae7b0_0;  1 drivers
v0xeb0210_0 .net "wavedrom_title", 511 0, v0xeae870_0;  1 drivers
E_0xe7ce90/0 .event negedge, v0xe6f9c0_0;
E_0xe7ce90/1 .event posedge, v0xe6f9c0_0;
E_0xe7ce90 .event/or E_0xe7ce90/0, E_0xe7ce90/1;
L_0xec0630 .concat [ 1 0 0 0], L_0xec04a0;
L_0xec06d0 .concat [ 1 0 0 0], L_0xec04a0;
L_0xec0770 .concat [ 1 0 0 0], v0xeaf080_0;
L_0xec08b0 .concat [ 1 0 0 0], L_0xec04a0;
L_0xec0a20 .cmp/eeq 1, L_0xec0630, L_0xe6fc50;
S_0xe86460 .scope module, "good1" "reference_module" 3 115, 3 4 0, S_0xe862d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 10 "data";
    .port_info 3 /OUTPUT 1 "tc";
v0xe6efa0_0 .net *"_ivl_0", 31 0, L_0xeb0310;  1 drivers
L_0x7f0af196d018 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe6f300_0 .net *"_ivl_3", 21 0, L_0x7f0af196d018;  1 drivers
L_0x7f0af196d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe6f660_0 .net/2u *"_ivl_4", 31 0, L_0x7f0af196d060;  1 drivers
v0xe6f9c0_0 .net "clk", 0 0, v0xeaf9c0_0;  1 drivers
v0xe6fd20_0 .var "count_value", 9 0;
v0xe6ff20_0 .net "data", 9 0, v0xeae4e0_0;  alias, 1 drivers
v0xe71430_0 .net "load", 0 0, v0xeae580_0;  alias, 1 drivers
v0xeadb30_0 .net "tc", 0 0, L_0xec04a0;  alias, 1 drivers
E_0xe7ca80 .event posedge, v0xe6f9c0_0;
L_0xeb0310 .concat [ 10 22 0 0], v0xe6fd20_0, L_0x7f0af196d018;
L_0xec04a0 .cmp/eq 32, L_0xeb0310, L_0x7f0af196d060;
S_0xeadc70 .scope module, "stim1" "stimulus_gen" 3 110, 3 20 0, S_0xe862d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "load";
    .port_info 2 /OUTPUT 10 "data";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /OUTPUT 32 "wavedrom_hide_after_time";
v0xeae440_0 .net "clk", 0 0, v0xeaf9c0_0;  alias, 1 drivers
v0xeae4e0_0 .var "data", 9 0;
v0xeae580_0 .var "load", 0 0;
v0xeae620_0 .net "tb_match", 0 0, L_0xec0a20;  alias, 1 drivers
v0xeae6c0_0 .var "wavedrom_enable", 0 0;
v0xeae7b0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xeae870_0 .var "wavedrom_title", 511 0;
S_0xeadf60 .scope task, "wavedrom_start" "wavedrom_start" 3 35, 3 35 0, S_0xeadc70;
 .timescale -12 -12;
v0xeae140_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xeae240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 38, 3 38 0, S_0xeadc70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeaea30 .scope module, "top_module1" "top_module" 3 121, 4 1 0, S_0xe862d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 10 "data";
    .port_info 3 /OUTPUT 1 "tc";
v0xeaecd0_0 .net "clk", 0 0, v0xeaf9c0_0;  alias, 1 drivers
v0xeaedc0_0 .var "counter", 9 0;
v0xeaeea0_0 .net "data", 9 0, v0xeae4e0_0;  alias, 1 drivers
v0xeaef90_0 .net "load", 0 0, v0xeae580_0;  alias, 1 drivers
v0xeaf080_0 .var "tc", 0 0;
S_0xeaf210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 129, 3 129 0, S_0xe862d0;
 .timescale -12 -12;
E_0xe7d150 .event anyedge, v0xeafd30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xeafd30_0;
    %nor/r;
    %assign/vec4 v0xeafd30_0, 0;
    %wait E_0xe7d150;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeadc70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 7, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0xeae580_0, 0;
    %assign/vec4 v0xeae4e0_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 2046, 2046, 11;
    %split/vec4 1;
    %assign/vec4 v0xeae580_0, 0;
    %assign/vec4 v0xeae4e0_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 21, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0xeae580_0, 0;
    %assign/vec4 v0xeae4e0_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 2046, 2046, 11;
    %split/vec4 1;
    %assign/vec4 v0xeae580_0, 0;
    %assign/vec4 v0xeae4e0_0, 0;
    %pushi/vec4 12, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe7ca80;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xeae240;
    %join;
    %wait E_0xe7ca80;
    %pushi/vec4 1040, 0, 11;
    %split/vec4 10;
    %assign/vec4 v0xeae4e0_0, 0;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 16, 0, 11;
    %split/vec4 10;
    %assign/vec4 v0xeae4e0_0, 0;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 1024, 0, 11;
    %split/vec4 10;
    %assign/vec4 v0xeae4e0_0, 0;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 2047, 0, 11;
    %split/vec4 10;
    %assign/vec4 v0xeae4e0_0, 0;
    %assign/vec4 v0xeae580_0, 0;
    %wait E_0xe7ca80;
    %pushi/vec4 0, 0, 11;
    %split/vec4 10;
    %assign/vec4 v0xeae4e0_0, 0;
    %assign/vec4 v0xeae580_0, 0;
    %pushi/vec4 1040, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe7ca80;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 2500, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe7ca80;
    %vpi_func 3 65 "$urandom" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xeae580_0, 0;
    %vpi_func 3 66 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100000 {0 0 0};
    %pad/u 10;
    %assign/vec4 v0xeae4e0_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe86460;
T_4 ;
    %wait E_0xe7ca80;
    %load/vec4 v0xe71430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xe6ff20_0;
    %assign/vec4 v0xe6fd20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xe6fd20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0xe6fd20_0;
    %subi 1, 0, 10;
    %assign/vec4 v0xe6fd20_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xeaea30;
T_5 ;
    %wait E_0xe7ca80;
    %load/vec4 v0xeaef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xeaeea0_0;
    %assign/vec4 v0xeaedc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeaf080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xeaedc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0xeaedc0_0;
    %subi 1, 0, 10;
    %assign/vec4 v0xeaedc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xeaf080_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xeaf080_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe862d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeaf9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeafd30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe862d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xeaf9c0_0;
    %inv;
    %store/vec4 v0xeaf9c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe862d0;
T_8 ;
    %vpi_call/w 3 102 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 103 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeae440_0, v0xeafe90_0, v0xeaf9c0_0, v0xeafb20_0, v0xeafa60_0, v0xeaffd0_0, v0xeaff30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe862d0;
T_9 ;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "tc", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has no mismatches.", "tc" {0 0 0};
T_9.1 ;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 141 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 142 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 143 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe862d0;
T_10 ;
    %wait E_0xe7ce90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeafc50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeafc50_0, 4, 32;
    %load/vec4 v0xeafdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 154 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeafc50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeafc50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeafc50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xeaffd0_0;
    %load/vec4 v0xeaffd0_0;
    %load/vec4 v0xeaff30_0;
    %xor;
    %load/vec4 v0xeaffd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeafc50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xeafc50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeafc50_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/timer/timer_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/timer/iter0/response27/top_module.sv";
