$comment
	File created using the following command:
		vcd file comp_igual.msim.vcd -direction
$end
$date
	Wed Nov 22 17:50:06 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comp_igual_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # pin_name1 $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + a[0]~input_o $end
$var wire 1 , a[1]~input_o $end
$var wire 1 - pin_name1~output_o $end
$var wire 1 . a[3]~input_o $end
$var wire 1 / b[3]~input_o $end
$var wire 1 0 b[0]~input_o $end
$var wire 1 1 inst~0_combout $end
$var wire 1 2 a[2]~input_o $end
$var wire 1 3 b[2]~input_o $end
$var wire 1 4 b[1]~input_o $end
$var wire 1 5 inst~1_combout $end
$var wire 1 6 inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b1 "
0#
x$
0%
1&
x'
1(
1)
1*
1+
0,
0-
0.
0/
10
11
02
03
04
15
16
$end
#1000000
