Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 18:52:16 2020
| Host         : ROG-112-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/FSM_onehot_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.859        0.000                      0                  191        0.140        0.000                      0                  191        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.859        0.000                      0                  191        0.140        0.000                      0                  191        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.429%)  route 3.036ns (78.571%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.558     5.079    c0/CLK
    SLICE_X48Y30         FDCE                                         r  c0/Qreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  c0/Qreg_reg[25]/Q
                         net (fo=2, routed)           0.867     6.403    c0/Qreg_reg[25]
    SLICE_X49Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  c0/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.717     7.244    c0/FSM_onehot_state[5]_i_14_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.825     8.193    c1/FSM_onehot_state_reg[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.317 r  c1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.626     8.943    main/FSM_onehot_state_reg[5]_1[0]
    SLICE_X51Y20         FDCE                                         r  main/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    main/clk
    SLICE_X51Y20         FDCE                                         r  main/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.802    main/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.828ns (22.187%)  route 2.904ns (77.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.558     5.079    c0/CLK
    SLICE_X48Y30         FDCE                                         r  c0/Qreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  c0/Qreg_reg[25]/Q
                         net (fo=2, routed)           0.867     6.403    c0/Qreg_reg[25]
    SLICE_X49Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  c0/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.717     7.244    c0/FSM_onehot_state[5]_i_14_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.825     8.193    c1/FSM_onehot_state_reg[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.317 r  c1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.494     8.811    main/FSM_onehot_state_reg[5]_1[0]
    SLICE_X51Y21         FDPE                                         r  main/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    main/clk
    SLICE_X51Y21         FDPE                                         r  main/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDPE (Setup_fdpe_C_CE)      -0.205    14.801    main/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.828ns (22.187%)  route 2.904ns (77.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.558     5.079    c0/CLK
    SLICE_X48Y30         FDCE                                         r  c0/Qreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  c0/Qreg_reg[25]/Q
                         net (fo=2, routed)           0.867     6.403    c0/Qreg_reg[25]
    SLICE_X49Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  c0/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.717     7.244    c0/FSM_onehot_state[5]_i_14_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.825     8.193    c1/FSM_onehot_state_reg[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.317 r  c1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.494     8.811    main/FSM_onehot_state_reg[5]_1[0]
    SLICE_X51Y21         FDCE                                         r  main/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    main/clk
    SLICE_X51Y21         FDCE                                         r  main/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.801    main/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.828ns (22.187%)  route 2.904ns (77.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.558     5.079    c0/CLK
    SLICE_X48Y30         FDCE                                         r  c0/Qreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  c0/Qreg_reg[25]/Q
                         net (fo=2, routed)           0.867     6.403    c0/Qreg_reg[25]
    SLICE_X49Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  c0/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.717     7.244    c0/FSM_onehot_state[5]_i_14_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.825     8.193    c1/FSM_onehot_state_reg[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.317 r  c1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.494     8.811    main/FSM_onehot_state_reg[5]_1[0]
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    main/clk
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.837    main/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.828ns (22.187%)  route 2.904ns (77.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.558     5.079    c0/CLK
    SLICE_X48Y30         FDCE                                         r  c0/Qreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  c0/Qreg_reg[25]/Q
                         net (fo=2, routed)           0.867     6.403    c0/Qreg_reg[25]
    SLICE_X49Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  c0/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.717     7.244    c0/FSM_onehot_state[5]_i_14_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.825     8.193    c1/FSM_onehot_state_reg[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.317 r  c1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.494     8.811    main/FSM_onehot_state_reg[5]_1[0]
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    main/clk
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.837    main/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.828ns (22.187%)  route 2.904ns (77.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.558     5.079    c0/CLK
    SLICE_X48Y30         FDCE                                         r  c0/Qreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  c0/Qreg_reg[25]/Q
                         net (fo=2, routed)           0.867     6.403    c0/Qreg_reg[25]
    SLICE_X49Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  c0/FSM_onehot_state[5]_i_14/O
                         net (fo=1, routed)           0.717     7.244    c0/FSM_onehot_state[5]_i_14_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.368 r  c0/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.825     8.193    c1/FSM_onehot_state_reg[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.317 r  c1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.494     8.811    main/FSM_onehot_state_reg[5]_1[0]
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440    14.781    main/clk
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.837    main/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 debounce1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 2.315ns (58.336%)  route 1.653ns (41.664%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.562     5.083    debounce1/clk
    SLICE_X50Y17         FDPE                                         r  debounce1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDPE (Prop_fdpe_C_Q)         0.478     5.561 f  debounce1/counter_reg[2]/Q
                         net (fo=3, routed)           0.840     6.401    debounce1/counter_reg_n_0_[2]
    SLICE_X49Y17         LUT1 (Prop_lut1_I0_O)        0.296     6.697 r  debounce1/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.697    debounce1/counter_next0_carry_i_3__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  debounce1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    debounce1/counter_next0_carry_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  debounce1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    debounce1/counter_next0_carry__0_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  debounce1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    debounce1/counter_next0_carry__1_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  debounce1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    debounce1/counter_next0_carry__2_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  debounce1/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.813     8.716    debounce1/counter_next0_carry__3_n_4
    SLICE_X48Y22         LUT2 (Prop_lut2_I0_O)        0.336     9.052 r  debounce1/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     9.052    debounce1/counter[20]_i_1__0_n_0
    SLICE_X48Y22         FDPE                                         r  debounce1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.778    debounce1/clk
    SLICE_X48Y22         FDPE                                         r  debounce1/counter_reg[20]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y22         FDPE (Setup_fdpe_C_D)        0.075    15.078    debounce1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 debounce0/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.946ns (49.664%)  route 1.972ns (50.336%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.559     5.080    debounce0/clk
    SLICE_X50Y19         FDPE                                         r  debounce0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDPE (Prop_fdpe_C_Q)         0.478     5.558 f  debounce0/counter_reg[9]/Q
                         net (fo=3, routed)           0.977     6.536    debounce0/counter[9]
    SLICE_X48Y19         LUT1 (Prop_lut1_I0_O)        0.301     6.837 r  debounce0/counter_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.837    debounce0/counter_next0_carry__1_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  debounce0/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce0/counter_next0_carry__1_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  debounce0/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.483    debounce0/counter_next0_carry__2_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 r  debounce0/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.995     8.700    debounce0/in4[17]
    SLICE_X48Y22         LUT2 (Prop_lut2_I0_O)        0.299     8.999 r  debounce0/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.999    debounce0/counter_next[17]
    SLICE_X48Y22         FDPE                                         r  debounce0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.778    debounce0/clk
    SLICE_X48Y22         FDPE                                         r  debounce0/counter_reg[17]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y22         FDPE (Setup_fdpe_C_D)        0.029    15.032    debounce0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 debounce0/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.948ns (49.679%)  route 1.973ns (50.321%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.559     5.080    debounce0/clk
    SLICE_X50Y19         FDPE                                         r  debounce0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDPE (Prop_fdpe_C_Q)         0.478     5.558 f  debounce0/counter_reg[9]/Q
                         net (fo=3, routed)           0.977     6.536    debounce0/counter[9]
    SLICE_X48Y19         LUT1 (Prop_lut1_I0_O)        0.301     6.837 r  debounce0/counter_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.837    debounce0/counter_next0_carry__1_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  debounce0/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce0/counter_next0_carry__1_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  debounce0/counter_next0_carry__2/O[1]
                         net (fo=1, routed)           0.996     8.698    debounce0/in4[14]
    SLICE_X50Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  debounce0/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.001    debounce0/counter_next[14]
    SLICE_X50Y20         FDPE                                         r  debounce0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    debounce0/clk
    SLICE_X50Y20         FDPE                                         r  debounce0/counter_reg[14]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDPE (Setup_fdpe_C_D)        0.077    15.098    debounce0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 debounce0/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 2.062ns (53.477%)  route 1.794ns (46.523%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.559     5.080    debounce0/clk
    SLICE_X50Y19         FDPE                                         r  debounce0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDPE (Prop_fdpe_C_Q)         0.478     5.558 f  debounce0/counter_reg[9]/Q
                         net (fo=3, routed)           0.977     6.536    debounce0/counter[9]
    SLICE_X48Y19         LUT1 (Prop_lut1_I0_O)        0.301     6.837 r  debounce0/counter_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.837    debounce0/counter_next0_carry__1_i_4_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.369 r  debounce0/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce0/counter_next0_carry__1_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  debounce0/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.483    debounce0/counter_next0_carry__2_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  debounce0/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.816     8.633    debounce0/in4[18]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  debounce0/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.936    debounce0/counter_next[18]
    SLICE_X49Y22         FDPE                                         r  debounce0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.778    debounce0/clk
    SLICE_X49Y22         FDPE                                         r  debounce0/counter_reg[18]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X49Y22         FDPE (Setup_fdpe_C_D)        0.031    15.034    debounce0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    main/clk
    SLICE_X51Y21         FDPE                                         r  main/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  main/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.088     1.668    main/FSM_onehot_state_reg_n_0_[0]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.713 r  main/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.713    main/FSM_onehot_state[1]_i_1_n_0
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    main/clk
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y21         FDCE (Hold_fdce_C_D)         0.121     1.573    main/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 main/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    main/clk
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  main/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.116     1.720    main/FSM_onehot_state_reg_n_0_[2]
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  main/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     1.765    main/FSM_onehot_state[5]_i_2_n_0
    SLICE_X51Y21         FDCE                                         r  main/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    main/clk
    SLICE_X51Y21         FDCE                                         r  main/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.091     1.543    main/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.543%)  route 0.136ns (39.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    main/clk
    SLICE_X50Y21         FDCE                                         r  main/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  main/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.136     1.739    main/FSM_onehot_state_reg_n_0_[1]
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  main/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.784    main/FSM_onehot_state[4]_i_1_n_0
    SLICE_X51Y20         FDCE                                         r  main/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.826     1.953    main/clk
    SLICE_X51Y20         FDCE                                         r  main/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.091     1.545    main/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 b/cwin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.192ns (55.409%)  route 0.155ns (44.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    b/CLK
    SLICE_X51Y25         FDCE                                         r  b/cwin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  b/cwin_reg[2]/Q
                         net (fo=3, routed)           0.155     1.732    b/cwin_reg[2]
    SLICE_X51Y25         LUT4 (Prop_lut4_I2_O)        0.051     1.783 r  b/cwin[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    b/p_0_in__0[3]
    SLICE_X51Y25         FDCE                                         r  b/cwin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.821     1.948    b/CLK
    SLICE_X51Y25         FDCE                                         r  b/cwin_reg[3]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X51Y25         FDCE (Hold_fdce_C_D)         0.107     1.543    b/cwin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 b/cwin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/cwin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    b/CLK
    SLICE_X51Y25         FDCE                                         r  b/cwin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  b/cwin_reg[2]/Q
                         net (fo=3, routed)           0.155     1.732    b/cwin_reg[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  b/cwin[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    b/p_0_in__0[2]
    SLICE_X51Y25         FDCE                                         r  b/cwin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.821     1.948    b/CLK
    SLICE_X51Y25         FDCE                                         r  b/cwin_reg[2]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X51Y25         FDCE (Hold_fdce_C_D)         0.092     1.528    b/cwin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    b/c/CLK
    SLICE_X53Y26         FDRE                                         r  b/c/Qreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  b/c/Qreg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.686    b/c/Qreg_reg_n_0_[11]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  b/c/Qreg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    b/c/Qreg_reg[8]_i_1_n_4
    SLICE_X53Y26         FDRE                                         r  b/c/Qreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    b/c/CLK
    SLICE_X53Y26         FDRE                                         r  b/c/Qreg_reg[11]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    b/c/Qreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    b/c/CLK
    SLICE_X53Y27         FDRE                                         r  b/c/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  b/c/Qreg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.688    b/c/Qreg_reg_n_0_[15]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  b/c/Qreg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    b/c/Qreg_reg[12]_i_1_n_4
    SLICE_X53Y27         FDRE                                         r  b/c/Qreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    b/c/CLK
    SLICE_X53Y27         FDRE                                         r  b/c/Qreg_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    b/c/Qreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    b/c/CLK
    SLICE_X53Y24         FDRE                                         r  b/c/Qreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  b/c/Qreg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.685    b/c/Qreg_reg_n_0_[3]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  b/c/Qreg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    b/c/Qreg_reg[0]_i_1_n_4
    SLICE_X53Y24         FDRE                                         r  b/c/Qreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.821     1.948    b/c/CLK
    SLICE_X53Y24         FDRE                                         r  b/c/Qreg_reg[3]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    b/c/Qreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    b/c/CLK
    SLICE_X53Y25         FDRE                                         r  b/c/Qreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  b/c/Qreg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.685    b/c/Qreg_reg_n_0_[7]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  b/c/Qreg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    b/c/Qreg_reg[4]_i_1_n_4
    SLICE_X53Y25         FDRE                                         r  b/c/Qreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.821     1.948    b/c/CLK
    SLICE_X53Y25         FDRE                                         r  b/c/Qreg_reg[7]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    b/c/Qreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 b/c/Qreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/c/Qreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    b/c/CLK
    SLICE_X53Y26         FDRE                                         r  b/c/Qreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  b/c/Qreg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.683    b/c/Qreg_reg_n_0_[8]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  b/c/Qreg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    b/c/Qreg_reg[8]_i_1_n_7
    SLICE_X53Y26         FDRE                                         r  b/c/Qreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    b/c/CLK
    SLICE_X53Y26         FDRE                                         r  b/c/Qreg_reg[8]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    b/c/Qreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y24   b/c/Qreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y26   b/c/Qreg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y26   b/c/Qreg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y27   b/c/Qreg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y27   b/c/Qreg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y27   b/c/Qreg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y27   b/c/Qreg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y28   b/c/Qreg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y24   b/c/Qreg_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   debounce3/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   debounce3/counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   debounce3/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   debounce3/counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   debounce3/counter_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   debounce3/counter_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   debounce3/counter_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   debounce3/counter_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   debounce3/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   b/c/Qreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   b/c/Qreg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   b/c/Qreg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   b/c/Qreg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   b/c/Qreg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   b/c/Qreg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   c0/Qreg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   c0/Qreg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29   c0/Qreg_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29   c0/Qreg_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y29   c0/Qreg_reg[22]/C



