{
  "Top": "fc_snn_top",
  "RtlTop": "fc_snn_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<32, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out_stream": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<32, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "n_steps": {
      "index": "2",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_CTRL",
        "registerRefs": ["n_steps"]
      }
    },
    "clear_state": {
      "index": "3",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "s_axi_CTRL",
        "registerRefs": ["clear_state"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fc_snn_top",
    "Version": "1.0",
    "DisplayName": "Fc_snn_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/fc_snn_top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fc_snn_top_CTRL_s_axi.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_0.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_1.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_2.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_3.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_4.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_5.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_6.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_7.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_8.vhd",
      "impl\/vhdl\/fc_snn_top_W_FC_V_9.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/fc_snn_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fc_snn_top_CTRL_s_axi.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_0.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_0_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_1.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_1_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_2.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_2_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_3.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_3_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_4.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_4_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_5.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_5_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_6.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_6_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_7.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_7_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_8.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_8_rom.dat",
      "impl\/verilog\/fc_snn_top_W_FC_V_9.v",
      "impl\/verilog\/fc_snn_top_W_FC_V_9_rom.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/fc_snn_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/data\/fc_snn_top.mdd",
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/data\/fc_snn_top.tcl",
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/src\/xfc_snn_top.c",
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/src\/xfc_snn_top.h",
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/src\/xfc_snn_top_hw.h",
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/src\/xfc_snn_top_linux.c",
      "impl\/misc\/drivers\/fc_snn_top_v1_0\/src\/xfc_snn_top_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/snn_1206\/fc_snn_1206_IP\/solution1\/.autopilot\/db\/fc_snn_top.design.xml",
    "DebugDir": "C:\/snn_1206\/fc_snn_1206_IP\/solution1\/.debug",
    "ProtoInst": ["C:\/snn_1206\/fc_snn_1206_IP\/solution1\/.debug\/fc_snn_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CTRL in_stream out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CTRL",
      "bundle_role": "interrupt"
    },
    "out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4"
      }
    },
    "s_axi_CTRL": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL",
      "param_prefix": "C_S_AXI_CTRL",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "n_steps",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of n_steps",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "n_steps",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of n_steps"
            }]
        },
        {
          "offset": "0x18",
          "name": "clear_state",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of clear_state",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "clear_state",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of clear_state"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "1"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "1"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fc_snn_top"},
    "Info": {"fc_snn_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fc_snn_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.534"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "20",
          "FF": "1488",
          "LUT": "3626",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fc_snn_top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-07 01:46:05 +0900",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
