
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    315-0128
Date:        Sun Dec 29 16:12:26 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro _3always_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "_3always_syn.tcl"
New HDL Analyst: enabled
log file: "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.srr"
Running: synthesis in foreground

Running _3always_syn|synthesis

Running: compile (Compile) on _3always_syn|synthesis
# Sun Dec 29 16:12:30 2024

Running: compile_flow (Compile Process) on _3always_syn|synthesis
# Sun Dec 29 16:12:30 2024

Running: compiler (Compile Input) on _3always_syn|synthesis
# Sun Dec 29 16:12:30 2024

compiler completed
# Sun Dec 29 16:12:30 2024

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on _3always_syn|synthesis
# Sun Dec 29 16:12:30 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on _3always_syn|synthesis

Running: premap (Pre-mapping) on _3always_syn|synthesis
# Sun Dec 29 16:12:30 2024

premap completed with warnings
# Sun Dec 29 16:12:30 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on _3always_syn|synthesis

Running: map (Map) on _3always_syn|synthesis
# Sun Dec 29 16:12:30 2024

Running: fpga_mapper (Map & Optimize) on _3always_syn|synthesis
# Sun Dec 29 16:12:30 2024
Copied D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synwork\_3always_m.srm to D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.srm

fpga_mapper completed with warnings
# Sun Dec 29 16:12:31 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on _3always_syn|synthesis
Complete: Logic Synthesis on _3always_syn|synthesis
exit status=0
License checkin: synplifypro_actel
