{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 23:56:50 2019 " "Info: Processing started: Thu May 16 23:56:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register UnidadeControle:CtrlUnit\|ALUOp\[2\] register Registrador:PC\|Saida\[27\] 106.44 MHz 9.395 ns Internal " "Info: Clock \"clock\" has Internal fmax of 106.44 MHz between source register \"UnidadeControle:CtrlUnit\|ALUOp\[2\]\" and destination register \"Registrador:PC\|Saida\[27\]\" (period= 9.395 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.195 ns + Longest register register " "Info: + Longest register to register delay is 9.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:CtrlUnit\|ALUOp\[2\] 1 REG LCFF_X23_Y13_N17 57 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 57; REG Node = 'UnidadeControle:CtrlUnit\|ALUOp\[2\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUOp[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.228 ns) 0.921 ns Ula32:ALU\|Mux60~0 2 COMB LCCOMB_X22_Y14_N14 6 " "Info: 2: + IC(0.693 ns) + CELL(0.228 ns) = 0.921 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 6; COMB Node = 'Ula32:ALU\|Mux60~0'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { UnidadeControle:CtrlUnit|ALUOp[2] Ula32:ALU|Mux60~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.228 ns) 1.412 ns Ula32:ALU\|carry_temp\[5\]~27 3 COMB LCCOMB_X22_Y14_N18 1 " "Info: 3: + IC(0.263 ns) + CELL(0.228 ns) = 1.412 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~27'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Ula32:ALU|Mux60~0 Ula32:ALU|carry_temp[5]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.272 ns) 2.288 ns Ula32:ALU\|carry_temp\[5\]~8 4 COMB LCCOMB_X22_Y15_N4 6 " "Info: 4: + IC(0.604 ns) + CELL(0.272 ns) = 2.288 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~8'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Ula32:ALU|carry_temp[5]~27 Ula32:ALU|carry_temp[5]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.552 ns Ula32:ALU\|carry_temp\[7\]~9 5 COMB LCCOMB_X22_Y15_N26 4 " "Info: 5: + IC(0.211 ns) + CELL(0.053 ns) = 2.552 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~9'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:ALU|carry_temp[5]~8 Ula32:ALU|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.827 ns Ula32:ALU\|carry_temp\[9\]~10 6 COMB LCCOMB_X22_Y15_N20 6 " "Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.827 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~10'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[7]~9 Ula32:ALU|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 3.114 ns Ula32:ALU\|carry_temp\[11\]~11 7 COMB LCCOMB_X22_Y15_N10 5 " "Info: 7: + IC(0.234 ns) + CELL(0.053 ns) = 3.114 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~11'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 3.375 ns Ula32:ALU\|carry_temp\[13\]~12 8 COMB LCCOMB_X22_Y15_N14 6 " "Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 3.375 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~12'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.053 ns) 3.983 ns Ula32:ALU\|carry_temp\[15\]~13 9 COMB LCCOMB_X18_Y15_N16 5 " "Info: 9: + IC(0.555 ns) + CELL(0.053 ns) = 3.983 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~13'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.255 ns Ula32:ALU\|carry_temp\[17\]~14 10 COMB LCCOMB_X18_Y15_N20 5 " "Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 4.255 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~14'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.526 ns Ula32:ALU\|carry_temp\[19\]~15 11 COMB LCCOMB_X18_Y15_N26 4 " "Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.526 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~15'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 4.800 ns Ula32:ALU\|carry_temp\[21\]~16 12 COMB LCCOMB_X18_Y15_N12 5 " "Info: 12: + IC(0.221 ns) + CELL(0.053 ns) = 4.800 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~16'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 5.226 ns Ula32:ALU\|carry_temp\[23\]~17 13 COMB LCCOMB_X18_Y15_N0 5 " "Info: 13: + IC(0.373 ns) + CELL(0.053 ns) = 5.226 ns; Loc. = LCCOMB_X18_Y15_N0; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~17'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 5.512 ns Ula32:ALU\|carry_temp\[25\]~18 14 COMB LCCOMB_X18_Y15_N24 5 " "Info: 14: + IC(0.233 ns) + CELL(0.053 ns) = 5.512 ns; Loc. = LCCOMB_X18_Y15_N24; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~18'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ALU|carry_temp[23]~17 Ula32:ALU|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 5.870 ns Ula32:ALU\|carry_temp\[27\]~19 15 COMB LCCOMB_X18_Y15_N4 6 " "Info: 15: + IC(0.305 ns) + CELL(0.053 ns) = 5.870 ns; Loc. = LCCOMB_X18_Y15_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~19'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:ALU|carry_temp[25]~18 Ula32:ALU|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 6.156 ns Ula32:ALU\|carry_temp\[29\]~20 16 COMB LCCOMB_X18_Y15_N2 10 " "Info: 16: + IC(0.233 ns) + CELL(0.053 ns) = 6.156 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 10; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~20'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:ALU|carry_temp[27]~19 Ula32:ALU|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.053 ns) 6.610 ns Ula32:ALU\|carry_temp\[31\]~21 17 COMB LCCOMB_X18_Y15_N22 16 " "Info: 17: + IC(0.401 ns) + CELL(0.053 ns) = 6.610 ns; Loc. = LCCOMB_X18_Y15_N22; Fanout = 16; COMB Node = 'Ula32:ALU\|carry_temp\[31\]~21'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Ula32:ALU|carry_temp[29]~20 Ula32:ALU|carry_temp[31]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.053 ns) 7.013 ns Ula32:ALU\|Maior~0 18 COMB LCCOMB_X18_Y15_N28 5 " "Info: 18: + IC(0.350 ns) + CELL(0.053 ns) = 7.013 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 5; COMB Node = 'Ula32:ALU\|Maior~0'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ALU|carry_temp[31]~21 Ula32:ALU|Maior~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.053 ns) 7.611 ns PCWCtrl~0 19 COMB LCCOMB_X21_Y15_N8 16 " "Info: 19: + IC(0.545 ns) + CELL(0.053 ns) = 7.611 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 16; COMB Node = 'PCWCtrl~0'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Ula32:ALU|Maior~0 PCWCtrl~0 } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.746 ns) 9.195 ns Registrador:PC\|Saida\[27\] 20 REG LCFF_X18_Y13_N13 6 " "Info: 20: + IC(0.838 ns) + CELL(0.746 ns) = 9.195 ns; Loc. = LCFF_X18_Y13_N13; Fanout = 6; REG Node = 'Registrador:PC\|Saida\[27\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { PCWCtrl~0 Registrador:PC|Saida[27] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.269 ns ( 24.68 % ) " "Info: Total cell delay = 2.269 ns ( 24.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.926 ns ( 75.32 % ) " "Info: Total interconnect delay = 6.926 ns ( 75.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.195 ns" { UnidadeControle:CtrlUnit|ALUOp[2] Ula32:ALU|Mux60~0 Ula32:ALU|carry_temp[5]~27 Ula32:ALU|carry_temp[5]~8 Ula32:ALU|carry_temp[7]~9 Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 Ula32:ALU|carry_temp[25]~18 Ula32:ALU|carry_temp[27]~19 Ula32:ALU|carry_temp[29]~20 Ula32:ALU|carry_temp[31]~21 Ula32:ALU|Maior~0 PCWCtrl~0 Registrador:PC|Saida[27] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.195 ns" { UnidadeControle:CtrlUnit|ALUOp[2] {} Ula32:ALU|Mux60~0 {} Ula32:ALU|carry_temp[5]~27 {} Ula32:ALU|carry_temp[5]~8 {} Ula32:ALU|carry_temp[7]~9 {} Ula32:ALU|carry_temp[9]~10 {} Ula32:ALU|carry_temp[11]~11 {} Ula32:ALU|carry_temp[13]~12 {} Ula32:ALU|carry_temp[15]~13 {} Ula32:ALU|carry_temp[17]~14 {} Ula32:ALU|carry_temp[19]~15 {} Ula32:ALU|carry_temp[21]~16 {} Ula32:ALU|carry_temp[23]~17 {} Ula32:ALU|carry_temp[25]~18 {} Ula32:ALU|carry_temp[27]~19 {} Ula32:ALU|carry_temp[29]~20 {} Ula32:ALU|carry_temp[31]~21 {} Ula32:ALU|Maior~0 {} PCWCtrl~0 {} Registrador:PC|Saida[27] {} } { 0.000ns 0.693ns 0.263ns 0.604ns 0.211ns 0.222ns 0.234ns 0.208ns 0.555ns 0.219ns 0.218ns 0.221ns 0.373ns 0.233ns 0.305ns 0.233ns 0.401ns 0.350ns 0.545ns 0.838ns } { 0.000ns 0.228ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 258 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 258; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns Registrador:PC\|Saida\[27\] 3 REG LCFF_X18_Y13_N13 6 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X18_Y13_N13; Fanout = 6; REG Node = 'Registrador:PC\|Saida\[27\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.486 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 258 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 258; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns UnidadeControle:CtrlUnit\|ALUOp\[2\] 3 REG LCFF_X23_Y13_N17 57 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N17; Fanout = 57; REG Node = 'UnidadeControle:CtrlUnit\|ALUOp\[2\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[2] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.195 ns" { UnidadeControle:CtrlUnit|ALUOp[2] Ula32:ALU|Mux60~0 Ula32:ALU|carry_temp[5]~27 Ula32:ALU|carry_temp[5]~8 Ula32:ALU|carry_temp[7]~9 Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 Ula32:ALU|carry_temp[25]~18 Ula32:ALU|carry_temp[27]~19 Ula32:ALU|carry_temp[29]~20 Ula32:ALU|carry_temp[31]~21 Ula32:ALU|Maior~0 PCWCtrl~0 Registrador:PC|Saida[27] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.195 ns" { UnidadeControle:CtrlUnit|ALUOp[2] {} Ula32:ALU|Mux60~0 {} Ula32:ALU|carry_temp[5]~27 {} Ula32:ALU|carry_temp[5]~8 {} Ula32:ALU|carry_temp[7]~9 {} Ula32:ALU|carry_temp[9]~10 {} Ula32:ALU|carry_temp[11]~11 {} Ula32:ALU|carry_temp[13]~12 {} Ula32:ALU|carry_temp[15]~13 {} Ula32:ALU|carry_temp[17]~14 {} Ula32:ALU|carry_temp[19]~15 {} Ula32:ALU|carry_temp[21]~16 {} Ula32:ALU|carry_temp[23]~17 {} Ula32:ALU|carry_temp[25]~18 {} Ula32:ALU|carry_temp[27]~19 {} Ula32:ALU|carry_temp[29]~20 {} Ula32:ALU|carry_temp[31]~21 {} Ula32:ALU|Maior~0 {} PCWCtrl~0 {} Registrador:PC|Saida[27] {} } { 0.000ns 0.693ns 0.263ns 0.604ns 0.211ns 0.222ns 0.234ns 0.208ns 0.555ns 0.219ns 0.218ns 0.221ns 0.373ns 0.233ns 0.305ns 0.233ns 0.401ns 0.350ns 0.545ns 0.838ns } { 0.000ns 0.228ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.746ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:PC|Saida[27] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[27] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|ALUOp[2] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|ALUOp[2] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|PCCond\[0\] reset clock 5.824 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|PCCond\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.824 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.199 ns + Longest pin register " "Info: + Longest pin to register delay is 8.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 15; PIN Node = 'reset'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.743 ns) + CELL(0.228 ns) 5.835 ns UnidadeControle:CtrlUnit\|PCCond\[1\]~0 2 COMB LCCOMB_X23_Y14_N10 2 " "Info: 2: + IC(4.743 ns) + CELL(0.228 ns) = 5.835 ns; Loc. = LCCOMB_X23_Y14_N10; Fanout = 2; COMB Node = 'UnidadeControle:CtrlUnit\|PCCond\[1\]~0'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { reset UnidadeControle:CtrlUnit|PCCond[1]~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.053 ns) 6.884 ns UnidadeControle:CtrlUnit\|PCCond\[1\]~2 3 COMB LCCOMB_X15_Y15_N18 1 " "Info: 3: + IC(0.996 ns) + CELL(0.053 ns) = 6.884 ns; Loc. = LCCOMB_X15_Y15_N18; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|PCCond\[1\]~2'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { UnidadeControle:CtrlUnit|PCCond[1]~0 UnidadeControle:CtrlUnit|PCCond[1]~2 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.746 ns) 8.199 ns UnidadeControle:CtrlUnit\|PCCond\[0\] 4 REG LCFF_X15_Y14_N1 3 " "Info: 4: + IC(0.569 ns) + CELL(0.746 ns) = 8.199 ns; Loc. = LCFF_X15_Y14_N1; Fanout = 3; REG Node = 'UnidadeControle:CtrlUnit\|PCCond\[0\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { UnidadeControle:CtrlUnit|PCCond[1]~2 UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 23.06 % ) " "Info: Total cell delay = 1.891 ns ( 23.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.308 ns ( 76.94 % ) " "Info: Total interconnect delay = 6.308 ns ( 76.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.199 ns" { reset UnidadeControle:CtrlUnit|PCCond[1]~0 UnidadeControle:CtrlUnit|PCCond[1]~2 UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.199 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|PCCond[1]~0 {} UnidadeControle:CtrlUnit|PCCond[1]~2 {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 4.743ns 0.996ns 0.569ns } { 0.000ns 0.864ns 0.228ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 258 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 258; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns UnidadeControle:CtrlUnit\|PCCond\[0\] 3 REG LCFF_X15_Y14_N1 3 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X15_Y14_N1; Fanout = 3; REG Node = 'UnidadeControle:CtrlUnit\|PCCond\[0\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.199 ns" { reset UnidadeControle:CtrlUnit|PCCond[1]~0 UnidadeControle:CtrlUnit|PCCond[1]~2 UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.199 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|PCCond[1]~0 {} UnidadeControle:CtrlUnit|PCCond[1]~2 {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 4.743ns 0.996ns 0.569ns } { 0.000ns 0.864ns 0.228ns 0.053ns 0.746ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|PCCond[0] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|PCCond[0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MDROut\[4\] Instr_Reg:IR\|Instr15_0\[4\] 7.455 ns register " "Info: tco from clock \"clock\" to destination pin \"MDROut\[4\]\" through register \"Instr_Reg:IR\|Instr15_0\[4\]\" is 7.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 258 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 258; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns Instr_Reg:IR\|Instr15_0\[4\] 3 REG LCFF_X22_Y14_N23 16 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X22_Y14_N23; Fanout = 16; REG Node = 'Instr_Reg:IR\|Instr15_0\[4\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl Instr_Reg:IR|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl Instr_Reg:IR|Instr15_0[4] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr15_0[4] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.880 ns + Longest register pin " "Info: + Longest register to pin delay is 4.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:IR\|Instr15_0\[4\] 1 REG LCFF_X22_Y14_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N23; Fanout = 16; REG Node = 'Instr_Reg:IR\|Instr15_0\[4\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:IR|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(2.124 ns) 4.880 ns MDROut\[4\] 2 PIN PIN_P6 0 " "Info: 2: + IC(2.756 ns) + CELL(2.124 ns) = 4.880 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'MDROut\[4\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { Instr_Reg:IR|Instr15_0[4] MDROut[4] } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 43.52 % ) " "Info: Total cell delay = 2.124 ns ( 43.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.756 ns ( 56.48 % ) " "Info: Total interconnect delay = 2.756 ns ( 56.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { Instr_Reg:IR|Instr15_0[4] MDROut[4] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.880 ns" { Instr_Reg:IR|Instr15_0[4] {} MDROut[4] {} } { 0.000ns 2.756ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl Instr_Reg:IR|Instr15_0[4] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:IR|Instr15_0[4] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { Instr_Reg:IR|Instr15_0[4] MDROut[4] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.880 ns" { Instr_Reg:IR|Instr15_0[4] {} MDROut[4] {} } { 0.000ns 2.756ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[6\] reset clock -0.100 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[6\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 258 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 258; COMB Node = 'clock~clkctrl'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns UnidadeControle:CtrlUnit\|state\[6\] 3 REG LCFF_X27_Y15_N17 22 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y15_N17; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.734 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 15; PIN Node = 'reset'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.397 ns) 2.734 ns UnidadeControle:CtrlUnit\|state\[6\] 2 REG LCFF_X27_Y15_N17 22 " "Info: 2: + IC(1.473 ns) + CELL(0.397 ns) = 2.734 ns; Loc. = LCFF_X27_Y15_N17; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit\|state\[6\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 46.12 % ) " "Info: Total cell delay = 1.261 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.473 ns ( 53.88 % ) " "Info: Total interconnect delay = 1.473 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 1.473ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { reset UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[6] {} } { 0.000ns 0.000ns 1.473ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 23:56:50 2019 " "Info: Processing ended: Thu May 16 23:56:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
