// Seed: 151509462
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4
    , id_13,
    output uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input uwire id_8,
    output tri id_9,
    output wand id_10,
    input wire id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
