`timescale 1ns/1ns 

module exp41test; 
reg clk,rst; 
reg[23:0]data; 
wire[2:0] state;
wire z,x; 

assign x = data[23]; 
always  #10 clk = ~clk;
always@(posedge clk)
    data = {data[22:0],data[23]};   //形成数据向左移环行流，最高位与x连接
initial 
begin 
clk = 0; 
rst = 1; 
#2 rst = 0; 
#30 rst = 1; //复位信号 
data='b1100_1001_0000_1001_0100;  //码流数据
#500 $stop;  //运行500个时钟周期后停止仿真 
end 
exp41  m(.x(x), .z(z), .clk(clk), .rst(rst), .state(state)); //调用序列检测器模块 

endmodule 
