Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/raul/Desktop/485-project/cpu/tb_registers_isim_beh.exe -prj /home/raul/Desktop/485-project/cpu/tb_registers_beh.prj work.tb_registers 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/raul/Desktop/485-project/cpu/registers.vhd" into library work
Parsing VHDL file "/home/raul/Desktop/485-project/cpu/tb_registers.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97576 KB
Fuse CPU Usage: 910 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity registers [registers_default]
Compiling architecture behavior of entity tb_registers
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/raul/Desktop/485-project/cpu/tb_registers_isim_beh.exe
Fuse Memory Usage: 669168 KB
Fuse CPU Usage: 980 ms
GCC CPU Usage: 1250 ms
