 
set ::env(PROJECT_NAME) aes_1cycle_1stage
set ::env(DESIGN_TOP) aes_cipher_top
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/aes-encryption/rtl/aes_1cycle_1stage
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/aes-encryption/rtl/aes_1cycle_1stage/aes_cipher_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design