multiline_comment|/*&n; * BRIEF MODULE DESCRIPTION&n; *&t;Galileo EV96100 setup.&n; *&n; * Copyright 2000 MontaVista Software Inc.&n; * Author: MontaVista Software, Inc.&n; *         &t;ppopov@mvista.com or source@mvista.com&n; *&n; * This file was derived from Carsten Langgaard&squot;s&n; * arch/mips/mips-boards/atlas/atlas_setup.c.&n; *&n; * Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 1999,2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/string.h&gt;
macro_line|#include &lt;linux/ctype.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;asm/cpu.h&gt;
macro_line|#include &lt;asm/bootinfo.h&gt;
macro_line|#include &lt;asm/mipsregs.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;asm/gt64120.h&gt;
macro_line|#include &lt;asm/galileo-boards/ev96100int.h&gt;
r_extern
r_char
op_star
id|__init
id|prom_getcmdline
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|mips_reboot_setup
c_func
(paren
r_void
)paren
suffix:semicolon
DECL|variable|mac_0_1
r_int
r_char
id|mac_0_1
(braket
l_int|12
)braket
suffix:semicolon
DECL|function|ev96100_setup
r_static
r_void
id|__init
id|ev96100_setup
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|config
op_assign
id|read_c0_config
c_func
(paren
)paren
suffix:semicolon
r_int
r_int
id|status
op_assign
id|read_c0_status
c_func
(paren
)paren
suffix:semicolon
r_int
r_int
id|info
op_assign
id|read_c0_info
c_func
(paren
)paren
suffix:semicolon
id|u32
id|tmp
suffix:semicolon
r_char
op_star
id|argptr
suffix:semicolon
id|clear_c0_status
c_func
(paren
id|ST0_FR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|config
op_amp
l_int|0x8
)paren
id|printk
c_func
(paren
l_string|&quot;Secondary cache is enabled&bslash;n&quot;
)paren
suffix:semicolon
r_else
id|printk
c_func
(paren
l_string|&quot;Secondary cache is disabled&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|status
op_amp
(paren
l_int|1
op_lshift
l_int|27
)paren
)paren
id|printk
c_func
(paren
l_string|&quot;User-mode cache ops enabled&bslash;n&quot;
)paren
suffix:semicolon
r_else
id|printk
c_func
(paren
l_string|&quot;User-mode cache ops disabled&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;CP0 info reg: %x&bslash;n&quot;
comma
(paren
r_int
)paren
id|info
)paren
suffix:semicolon
r_if
c_cond
(paren
id|info
op_amp
(paren
l_int|1
op_lshift
l_int|28
)paren
)paren
id|printk
c_func
(paren
l_string|&quot;burst mode Scache RAMS&bslash;n&quot;
)paren
suffix:semicolon
r_else
id|printk
c_func
(paren
l_string|&quot;pipelined Scache RAMS&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|info
op_amp
l_int|0x1
)paren
id|printk
c_func
(paren
l_string|&quot;Atomic Enable is set&bslash;n&quot;
)paren
suffix:semicolon
id|argptr
op_assign
id|prom_getcmdline
c_func
(paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_SERIAL_CONSOLE
r_if
c_cond
(paren
id|strstr
c_func
(paren
id|argptr
comma
l_string|&quot;console=&quot;
)paren
op_eq
l_int|NULL
)paren
(brace
id|argptr
op_assign
id|prom_getcmdline
c_func
(paren
)paren
suffix:semicolon
id|strcat
c_func
(paren
id|argptr
comma
l_string|&quot; console=ttyS0,115200&quot;
)paren
suffix:semicolon
)brace
macro_line|#endif
id|mips_reboot_setup
c_func
(paren
)paren
suffix:semicolon
id|set_io_port_base
c_func
(paren
id|KSEG1
)paren
suffix:semicolon
id|ioport_resource.start
op_assign
id|GT_PCI_IO_BASE
suffix:semicolon
id|ioport_resource.end
op_assign
id|GT_PCI_IO_BASE
op_plus
l_int|0x01ffffff
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_INITRD
id|ROOT_DEV
op_assign
id|MKDEV
c_func
(paren
id|RAMDISK_MAJOR
comma
l_int|0
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Setup GT controller master bit so we can do config cycles&n;&t; */
multiline_comment|/* Clear cause register bits */
id|GT_WRITE
c_func
(paren
id|GT_INTRCAUSE_OFS
comma
op_complement
(paren
id|GT_INTRCAUSE_MASABORT0_BIT
op_or
id|GT_INTRCAUSE_TARABORT0_BIT
)paren
)paren
suffix:semicolon
multiline_comment|/* Setup address */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|PCI_COMMAND
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|2
)paren
suffix:semicolon
id|tmp
op_assign
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
)paren
suffix:semicolon
id|tmp
op_or_assign
(paren
id|PCI_COMMAND_IO
op_or
id|PCI_COMMAND_MEMORY
op_or
id|PCI_COMMAND_MASTER
op_or
id|PCI_COMMAND_SERR
)paren
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|PCI_COMMAND
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|2
)paren
suffix:semicolon
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
comma
id|tmp
)paren
suffix:semicolon
multiline_comment|/* Setup address */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|PCI_COMMAND
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|2
)paren
suffix:semicolon
id|tmp
op_assign
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
)paren
suffix:semicolon
)brace
DECL|variable|ev96100_setup
id|early_initcall
c_func
(paren
id|ev96100_setup
)paren
suffix:semicolon
DECL|function|get_gt_devid
r_int
r_int
id|get_gt_devid
c_func
(paren
r_void
)paren
(brace
id|u32
id|gt_devid
suffix:semicolon
multiline_comment|/* Figure out if this is a gt96100 or gt96100A */
id|GT_WRITE
c_func
(paren
id|GT_PCI0_CFGADDR_OFS
comma
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_BUSNUM_SHF
)paren
op_or
(paren
l_int|0
op_lshift
id|GT_PCI0_CFGADDR_FUNCTNUM_SHF
)paren
op_or
(paren
(paren
id|PCI_VENDOR_ID
op_div
l_int|4
)paren
op_lshift
id|GT_PCI0_CFGADDR_REGNUM_SHF
)paren
op_or
id|GT_PCI0_CFGADDR_CONFIGEN_BIT
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|4
)paren
suffix:semicolon
id|gt_devid
op_assign
id|GT_READ
c_func
(paren
id|GT_PCI0_CFGDATA_OFS
)paren
suffix:semicolon
r_return
id|gt_devid
op_rshift
l_int|16
suffix:semicolon
)brace
eof
