
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 17 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
WARNING: [Common 17-376] Your XILINX_EDK environment variable is undefined. You may not be able to run some features properly. Please set up your XILINX_EDK environment to get full functionality.
source C:/NIFPGA/jobs/rSegnwd_xnLvD18/planAheadScript.tcl
# create_project -part xc5vlx50ff676-1 NuecesRTop C:/NIFPGA/jobs/rSegnwd_xnLvD18
# add_files C:/NIFPGA/jobs/rSegnwd_xnLvD18
# set_property top NuecesRTop [get_property srcset [current_run]]
# open_rtl_design
Design is defaulting to project part: xc5vlx50ff676-1
Using Verific elaboration
Parsing VHDL file "C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
Parsing VHDL file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'IoPort2Wrapper(16,false,false,false)' instantiated as 'IoPort2Wrapperx' [C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd:633]
Resolution: File names need to match cell names: an EDIF definition will be found in IoPort2Wrapper(16,false,false,false).edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'NI1483Core(false)' instantiated as 'NI1483Corex' [C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd:835]
Resolution: File names need to match cell names: an EDIF definition will be found in NI1483Core(false).edf; an HDL definition may be placed in any Verilog/VHDL file.
Release 14.4 - ngc2edif P.49d (nt64)

Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Reading design SafePowerForLVFPGA.ngc ...

WARNING:NetListWriters:298 - No output is written to SafePowerForLVFPGA.xncf,

   ignored.

Processing design ...

   Preping design's networks ...

   Preping design's macros ...

WARNING:NetListWriters:306 - Signal bus cPoclDebugPort_mux0006<7 : 4> on block

   SafePowerForLVFPGA is not reconstructed, because there are some missing bus

   signals.

  finished :Prep

Writing EDIF netlist file SafePowerForLVFPGA.edif ...

ngc2edif: Total memory usage is 79468 kilobytes



Reading core file 'C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafePowerForLVFPGA.ngc' for (cell view 'SafePowerForLVFPGA', library 'work', file 'NuecesRTop.vhd')
Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/SafePowerForLVFPGA.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/SafePowerForLVFPGA.edif]
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'InvisibleResholder(2,1)' instantiated as 'n_InvisibleResholder' [C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd:1272]
Resolution: File names need to match cell names: an EDIF definition will be found in InvisibleResholder(2,1).edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BuiltinFIFOCoreFPGAwFIFOn0' instantiated as 'BuiltinFifoIP' [C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd:504]
Resolution: File names need to match cell names: an EDIF definition will be found in BuiltinFIFOCoreFPGAwFIFOn0.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BuiltinFIFOCoreFPGAwFIFOn1' instantiated as 'BuiltinFifoIP' [C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd:504]
Resolution: File names need to match cell names: an EDIF definition will be found in BuiltinFIFOCoreFPGAwFIFOn1.edf; an HDL definition may be placed in any Verilog/VHDL file.
Release 14.4 - ngc2edif P.49d (nt64)

Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Reading design FlexRio_Fifo128Bit_InputFifo_v100.ngc ...

WARNING:NetListWriters:298 - No output is written to

   FlexRio_Fifo128Bit_InputFifo_v100.xncf, ignored.

Processing design ...

   Preping design's networks ...

   Preping design's macros ...

  finished :Prep

Writing EDIF netlist file FlexRio_Fifo128Bit_InputFifo_v100.edif ...

ngc2edif: Total memory usage is 79468 kilobytes



Reading core file 'C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRio_Fifo128Bit_InputFifo_v100.ngc' for (cell view 'FlexRio_Fifo128Bit_InputFifo_v100', library 'work', file 'FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd')
Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/FlexRio_Fifo128Bit_InputFifo_v100.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/FlexRio_Fifo128Bit_InputFifo_v100.edif]
Release 14.4 - ngc2edif P.49d (nt64)

Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Reading design FlexRio_Fifo128Bit_OutputFifo_v100.ngc ...

WARNING:NetListWriters:298 - No output is written to

   FlexRio_Fifo128Bit_OutputFifo_v100.xncf, ignored.

Processing design ...

   Preping design's networks ...

   Preping design's macros ...

  finished :Prep

Writing EDIF netlist file FlexRio_Fifo128Bit_OutputFifo_v100.edif ...

ngc2edif: Total memory usage is 79468 kilobytes



Reading core file 'C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRio_Fifo128Bit_OutputFifo_v100.ngc' for (cell view 'FlexRio_Fifo128Bit_OutputFifo_v100', library 'work', file 'FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd')
Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/FlexRio_Fifo128Bit_OutputFifo_v100.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/FlexRio_Fifo128Bit_OutputFifo_v100.edif]
Release 14.4 - ngc2edif P.49d (nt64)

Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Reading design Pack80To256.ngc ...

WARNING:NetListWriters:298 - No output is written to Pack80To256.xncf, ignored.

Processing design ...

   Preping design's networks ...

   Preping design's macros ...

  finished :Prep

Writing EDIF netlist file Pack80To256.edif ...

ngc2edif: Total memory usage is 81516 kilobytes



Reading core file 'C:/NIFPGA/jobs/rSegnwd_xnLvD18/Pack80To256.ngc' for (cell view 'Pack80To256', library 'work', file 'NiLvFpgaClipContainer.vhd')
Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/Pack80To256.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/Pack80To256.edif]
Release 14.4 - ngc2edif P.49d (nt64)

Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Reading design Pack256To64.ngc ...

WARNING:NetListWriters:298 - No output is written to Pack256To64.xncf, ignored.

Processing design ...

   Preping design's networks ...

   Preping design's macros ...

  finished :Prep

Writing EDIF netlist file Pack256To64.edif ...

ngc2edif: Total memory usage is 80492 kilobytes



Reading core file 'C:/NIFPGA/jobs/rSegnwd_xnLvD18/Pack256To64.ngc' for (cell view 'Pack256To64', library 'work', file 'NiLvFpgaClipContainer.vhd')
Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/Pack256To64.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7428-/ngc2edif/Pack256To64.edif]
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'dram32IntfA("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11)' instantiated as 'GenBank0Mig.DDR2MIG0' [C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd:373]
Resolution: File names need to match cell names: an EDIF definition will be found in dram32IntfA("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11).edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'dram32IntfB("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11)' instantiated as 'GenBank1Mig.DDR2MIG1' [C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd:524]
Resolution: File names need to match cell names: an EDIF definition will be found in dram32IntfB("IODELAY_MIG",3,1,2,10,1,2,0,4,32,8,4,5,2,2,13,1,4,0,3,0,64,1,0,1,1,0,7800,40000,15000,195000,15000,7500,15000,7500,true,0,0,5000,1)(1,11).edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\parts/xilinx/virtex5/virtex5lx/xc5vlx50/ClockRegion.xml
Loading clock buffers from C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\parts/xilinx/virtex5/virtex5lx/xc5vlx50/ClockBuffers.xml
Loading package from C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\parts/xilinx/virtex5/virtex5lx/xc5vlx50/ff676/Package.xml
Loading io standards from C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\parts/xilinx/virtex5/virtex5lx/xc5vlx50/ff676/SSORules.xml
Loading list of drcs for the architecture : C:/NIFPGA/programs/Xilinx14_4/PlanAhead/data\./parts/xilinx/virtex5/drc.xml
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 056fccaa
open_rtl_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 474.402 ; gain = 355.813
# report_resources -file NuecesRTop_planAheadResults.xml -format xml
INFO: [Designutils 20-301] Performing resource estimation on NuecesRTop targeting virtex5...
INFO: [Designutils 20-286] Found 8154 primitives in netlist
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849_Diagram/n_Feedback_Node_1905/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[1].  Adding 64 LUTs and 65 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849_Diagram/n_Feedback_Node_9213/SctlLogic.RegisterWithin.ActualRegisterCorex/NiFpgaRegisterCoreBasex/cRegArray[1].  Adding 16 LUTs and 17 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.oPushToggle1.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iRdyPushToggle.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkRdy.iReset.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.SyncOReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkOut.SyncOReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/cCL_DataValid_din/cSecondRegister[0].  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/oWriteCountUnsigned.  Adding 12 LUTs and 13 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/iReadCountUnsigned.  Adding 12 LUTs and 13 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/oWriteCountUnsigned.  Adding 12 LUTs and 13 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/iReadCountUnsigned.  Adding 12 LUTs and 13 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/Pack_80_to_256_cReady_din/cSecondRegister[0].  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/DRAM_Bank_1_rReadAvailable_din/cSecondRegister[0].  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/DRAM_Bank_0_rReadAvailable_din/cSecondRegister[0].  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/Pack_256_to_64_cReady_din/cSecondRegister[0].  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/DRAM_Bank_1_rReadDataHigh_din/cSecondRegister.  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/DRAM_Bank_1_rReadDataLow_din/cSecondRegister.  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/DRAM_Bank_0_rReadDataHigh_din/cSecondRegister.  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/DRAM_Bank_0_rReadDataLow_din/cSecondRegister.  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/Pack_256_to_64_cValid_din/cSecondRegister[0].  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/Pack_256_to_64_cDataOut64_din/cSecondRegister.  Adding 0 LUTs and 1 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/OClkToIClkCrossing.SyncToIClk/oPushRcvd.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/OClkToIClkCrossing.SyncToIClk/iAckRcvd.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWritesDisabledLoc.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFromClk2.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Designutils 20-295] Found reset/set on shift register ending at NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetLcl.  Adding 1 LUTs and 2 Flops to estimation.
INFO: [Common 17-14] Message 'Designutils 20-295' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Designutils 20-303] Reporting estimation...
INFO: [Designutils 20-300] Optimized 136 multiplexer trees
INFO: [Designutils 20-298] Merged 95 multiplexers with driving combinational logic
INFO: [Designutils 20-285] Found 249 multiplexers used for register control logic
INFO: [Designutils 20-296] Inferred 242 shift registers using 250 SRL32s
INFO: [Designutils 20-275]      2-bit shift registers : 234
INFO: [Designutils 20-275]      5-bit shift registers : 4
INFO: [Designutils 20-275]     12-bit shift registers : 1
INFO: [Designutils 20-275]     25-bit shift registers : 3
INFO: [Designutils 20-289] Found 2 registers consumed by IOBs
INFO: [Designutils 20-297] Merged 484 bitwise logic elements
INFO: [Designutils 20-283] Found 894 elements classified as dangling or disabled logic
INFO: [Designutils 20-282] Found 10 ROMs
WARNING: [Designutils 20-278] Estimation does not include 7 empty CellViews (see warnings)
INFO: [Designutils 20-277] Completed resource estimation on NuecesRTop - Slices: 2481, LUTs: 5275, Flops: 6668, BRAMs: 12, DSP48s: 0
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 14 10:56:19 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
NuecesRTop 
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.xst" -ofn "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.syr"
Reading design: NuecesRTop.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/nt/cpld_det_ver' in file C:/NIFPGA/programs/Xilinx14_4/ISE/vhdl/xst/nt/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/nt/unimacro_ver' in file C:/NIFPGA/programs/Xilinx14_4/ISE/vhdl/xst/nt/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/verilog/xst/nt/unisim_ver' in file C:/NIFPGA/programs/Xilinx14_4/ISE/vhdl/xst/nt/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiUtilities.vhd" into library work
Parsing package <PkgNiUtilities>.
Parsing package body <PkgNiUtilities>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiFpgaUtilities.vhd" into library work
Parsing package <PkgNiFpgaUtilities>.
Parsing package body <PkgNiFpgaUtilities>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgFxp.vhd" into library work
Parsing package <PkgFxp>.
Parsing package body <PkgFxp>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgFxpArithmetic.vhd" into library work
Parsing package <PkgFxpArithmetic>.
Parsing package body <PkgFxpArithmetic>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FxpShiftCore.vhd" into library work
Parsing entity <FxpShiftCore>.
Parsing architecture <rtl> of entity <fxpshiftcore>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgFloat.vhd" into library work
Parsing package <PkgFloat>.
Parsing package body <PkgFloat>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandlerSlv.vhd" into library work
Parsing entity <NiLvFxpEnableHandlerSlv>.
Parsing architecture <rtl> of entity <nilvfxpenablehandlerslv>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FxpDynamicShift.vhd" into library work
Parsing entity <FxpDynamicShift>.
Parsing architecture <rtl> of entity <fxpdynamicshift>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandler.vhd" into library work
Parsing entity <NiLvFxpEnableHandler>.
Parsing architecture <rtl> of entity <nilvfxpenablehandler>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatToFixedCore.vhd" into library work
Parsing entity <NiLvFloatToFixedCore>.
Parsing architecture <rtl> of entity <nilvfloattofixedcore>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FxpNormalize.vhd" into library work
Parsing entity <FxpNormalize>.
Parsing architecture <rtl> of entity <fxpnormalize>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgOneHot.vhd" into library work
Parsing package <pkgOneHot>.
Parsing package body <pkgOneHot>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiLvPrims.vhd" into library work
Parsing package <PkgNiLvPrims>.
Parsing package body <PkgNiLvPrims>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgFpgaDeviceSpecs.vhd" into library work
Parsing package <PkgFpgaDeviceSpecs>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgADPRAM36KUtil.vhd" into library work
Parsing package <PkgADPRAM36KUtil>.
Parsing package body <PkgADPRAM36KUtil>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCoerce.vhd" into library work
Parsing entity <NiLvFxpCoerce>.
Parsing architecture <rtl> of entity <nilvfxpcoerce>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatToFixed.vhd" into library work
Parsing entity <NiLvFloatToFixed>.
Parsing architecture <rtl> of entity <nilvfloattofixed>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFixedToFloat.vhd" into library work
Parsing entity <NiLvFixedToFloat>.
Parsing architecture <rtl> of entity <nilvfixedtofloat>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlop.vhd" into library work
Parsing entity <DFlop>.
Parsing architecture <rtl> of entity <dflop>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PulseSyncBase.vhd" into library work
Parsing entity <PulseSyncBase>.
Parsing architecture <behavior> of entity <pulsesyncbase>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgChinch.vhd" into library work
Parsing package <PkgChinch>.
Parsing package body <PkgChinch>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgByteArray.vhd" into library work
Parsing package <PkgByteArray>.
Parsing package body <PkgByteArray>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvToInteger.vhd" into library work
Parsing entity <NiLvToInteger>.
Parsing architecture <rtl> of entity <nilvtointeger>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvToFloatingPoint.vhd" into library work
Parsing entity <NiLvToFloatingPoint>.
Parsing architecture <rtl> of entity <nilvtofloatingpoint>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvToFixedPoint.vhd" into library work
Parsing entity <NiLvToFixedPoint>.
Parsing architecture <rtl> of entity <nilvtofixedpoint>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd" into library work
Parsing entity <NiFpgaRegisterCoreBase>.
Parsing architecture <rtl> of entity <nifpgaregistercorebase>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncAsyncInBase.vhd" into library work
Parsing entity <DoubleSyncAsyncInBase>.
Parsing architecture <rtl> of entity <doublesyncasyncinbase>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd" into library work
Parsing entity <DFlopSlvResetVal>.
Parsing architecture <rtl> of entity <dflopslvresetval>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopFallingEdge.vhd" into library work
Parsing entity <DFlopFallingEdge>.
Parsing architecture <rtl> of entity <dflopfallingedge>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ADPRAM36K.vhd" into library work
Parsing entity <ADPRAM36K>.
Parsing architecture <rtl> of entity <adpram36k>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PulseSyncBool.vhd" into library work
Parsing entity <PulseSyncBool>.
Parsing architecture <behavior> of entity <pulsesyncbool>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgGray.vhd" into library work
Parsing package <PkgGray>.
Parsing package body <PkgGray>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgCommIntConfiguration.vhd" into library work
Parsing package <PkgCommIntConfiguration>.
Parsing package body <PkgCommIntConfiguration>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgChinchConfig.vhd" into library work
Parsing package <PkgChinchConfig>.
Parsing package body <PkgChinchConfig>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatAddCore.vhd" into library work
Parsing entity <NiLvFloatAddCore>.
Parsing architecture <rtl> of entity <nilvfloataddcore>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCoerce.vhd" into library work
Parsing entity <NiLvCoerce>.
Parsing architecture <rtl> of entity <nilvcoerce>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd" into library work
Parsing entity <NiFpgaRegisterCore>.
Parsing architecture <rtl> of entity <nifpgaregistercore>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaPulseSyncBaseWrapper.vhd" into library work
Parsing entity <NiFpgaPulseSyncBaseWrapper>.
Parsing architecture <rtl> of entity <nifpgapulsesyncbasewrapper>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DPRAM32Bits.vhd" into library work
Parsing entity <DPRAM32Bits>.
Parsing architecture <rtl> of entity <dpram32bits>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncBase.vhd" into library work
Parsing entity <DoubleSyncBase>.
Parsing architecture <behavior> of entity <doublesyncbase>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopBoolFallingEdge.vhd" into library work
Parsing entity <DFlopBoolFallingEdge>.
Parsing architecture <rtl> of entity <dflopboolfallingedge>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopBool.vhd" into library work
Parsing entity <DFlopBool>.
Parsing architecture <rtl> of entity <dflopbool>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ResetSync.vhd" into library work
Parsing entity <ResetSync>.
Parsing architecture <rtl> of entity <resetsync>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgSwitchedChinch.vhd" into library work
Parsing package <PkgSwitchedChinch>.
Parsing package body <PkgSwitchedChinch>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiFpgaBoolOp.vhd" into library work
Parsing package <PkgNiFpgaBoolOp>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgInStrmFifoUtil.vhd" into library work
Parsing package <PkgInStrmFifoUtil>.
Parsing package body <PkgInStrmFifoUtil>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgDataPackingFifo.vhd" into library work
Parsing package <PkgDataPackingFifo>.
Parsing package body <PkgDataPackingFifo>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgCommunicationInterface.vhd" into library work
Parsing package <PkgCommunicationInterface>.
Parsing package body <PkgCommunicationInterface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd" into library work
Parsing entity <NiLvFxpCompare>.
Parsing architecture <rtl> of entity <nilvfxpcompare>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpAdd.vhd" into library work
Parsing entity <NiLvFxpAdd>.
Parsing architecture <rtl> of entity <nilvfxpadd>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatCompareCore.vhd" into library work
Parsing entity <NiLvFloatCompareCore>.
Parsing architecture <rtl> of entity <nilvfloatcomparecore>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatAdd.vhd" into library work
Parsing entity <NiLvFloatAdd>.
Parsing architecture <rtl> of entity <nilvfloatadd>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPortReset.vhd" into library work
Parsing entity <NiFpgaFifoPortReset>.
Parsing architecture <rtl> of entity <nifpgafifoportreset>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBase.vhd" into library work
Parsing entity <HandshakeBase>.
Parsing architecture <behavior> of entity <handshakebase>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FifoPtrClockCrossing.vhd" into library work
Parsing entity <FifoPtrClockCrossing>.
Parsing architecture <rtl> of entity <fifoptrclockcrossing>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FeedbackNonSctlCore.vhd" into library work
Parsing entity <FeedbackNonSctlCore>.
Parsing architecture <rtl> of entity <feedbacknonsctlcore>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DPRAM64Bits.vhd" into library work
Parsing entity <DPRAM64Bits>.
Parsing architecture <rtl> of entity <dpram64bits>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncBool.vhd" into library work
Parsing entity <DoubleSyncBool>.
Parsing architecture <behavior> of entity <doublesyncbool>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TimeoutManager.vhd" into library work
Parsing entity <TimeoutManager>.
Parsing architecture <rtl> of entity <timeoutmanager>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd" into library work
Parsing entity <SubVICtlOrIndOpt>.
Parsing architecture <rtl> of entity <subvictlorindopt>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrInd.vhd" into library work
Parsing entity <SubVICtlOrInd>.
Parsing architecture <rtl> of entity <subvictlorind>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_w_opt.vhd" into library work
Parsing entity <resholder_w_opt>.
Parsing architecture <rtl> of entity <resholder_w_opt>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_r_opt.vhd" into library work
Parsing entity <resholder_r_opt>.
Parsing architecture <rtl> of entity <resholder_r_opt>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgStreamStates.vhd" into library work
Parsing package <PkgStreamStates>.
Parsing package body <PkgStreamStates>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiFpgaFifo.vhd" into library work
Parsing package <PkgNiFpgaFifo>.
Parsing package body <PkgNiFpgaFifo>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgChinchCommunicationInterface.vhd" into library work
Parsing package <PkgChinchCommunicationInterface>.
Parsing package body <PkgChinchCommunicationInterface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\OutStrmFifoFlags.vhd" into library work
Parsing entity <OutStrmFifoFlags>.
Parsing architecture <rtl> of entity <outstrmfifoflags>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\OutStrmDPRAM.vhd" into library work
Parsing entity <OutStrmDPRAM>.
Parsing architecture <rtl> of entity <outstrmdpram>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpIncrement.vhd" into library work
Parsing entity <NiLvFxpIncrement>.
Parsing architecture <rtl> of entity <nilvfxpincrement>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompareToZero.vhd" into library work
Parsing entity <NiLvFxpCompareToZero>.
Parsing architecture <rtl> of entity <nilvfxpcomparetozero>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatIncrement.vhd" into library work
Parsing entity <NiLvFloatIncrement>.
Parsing architecture <rtl> of entity <nilvfloatincrement>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatCompareToZero.vhd" into library work
Parsing entity <NiLvFloatCompareToZero>.
Parsing architecture <rtl> of entity <nilvfloatcomparetozero>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFloatCompare.vhd" into library work
Parsing entity <NiLvFloatCompare>.
Parsing architecture <rtl> of entity <nilvfloatcompare>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvAdd.vhd" into library work
Parsing entity <NiLvAdd>.
Parsing architecture <rtl> of entity <nilvadd>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd" into library work
Parsing entity <NiFpgaSelect>.
Parsing architecture <rtl> of entity <nifpgaselect>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFlipFlopFifo.vhd" into library work
Parsing entity <NiFpgaFlipFlopFifo>.
Parsing architecture <rtl> of entity <nifpgaflipflopfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoClearControl.vhd" into library work
Parsing entity <NiFpgaFifoClearControl>.
Parsing architecture <rtl> of entity <nifpgafifoclearcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDiRead.vhd" into library work
Parsing entity <NiFpgaDiRead>.
Parsing architecture <rtl> of entity <nifpgadiread>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOpNot.vhd" into library work
Parsing entity <NiFpgaBoolOpNot>.
Parsing architecture <rtl> of entity <nifpgaboolopnot>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOp.vhd" into library work
Parsing entity <NiFpgaBoolOp>.
Parsing architecture <rtl> of entity <nifpgaboolop>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmRAMArray.vhd" into library work
Parsing entity <InStrmRAMArray>.
Parsing architecture <rtl> of entity <instrmramarray>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifoFlags.vhd" into library work
Parsing entity <InStrmFifoFlags>.
Parsing architecture <rtl> of entity <instrmfifoflags>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV_Ack.vhd" into library work
Parsing entity <HandshakeSLV_Ack>.
Parsing architecture <struct> of entity <handshakeslv_ack>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV.vhd" into library work
Parsing entity <HandshakeSLV>.
Parsing architecture <struct> of entity <handshakeslv>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd" into library work
Parsing entity <HandshakeBaseResetCross>.
Parsing architecture <rtl> of entity <handshakebaseresetcross>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd" into library work
Parsing entity <FloatingFeedbackGInit>.
Parsing architecture <rtl> of entity <floatingfeedbackginit>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TimedLoopDomainCrosser.vhd" into library work
Parsing entity <TimedLoopDomainCrosser>.
Parsing architecture <rtl> of entity <timedloopdomaincrosser>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TimedLoopController.vhd" into library work
Parsing entity <TimedLoopController>.
Parsing architecture <rtl> of entity <timedloopcontroller>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" into library work
Parsing entity <Rising_Edge_Detect_vi_colon_Clone2>.
Parsing architecture <vhdl_labview> of entity <rising_edge_detect_vi_colon_clone2>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_w_scl.vhd" into library work
Parsing entity <resholder_w_scl>.
Parsing architecture <rtl> of entity <resholder_w_scl>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgDmaFifos.vhd" into library work
Parsing package <PkgDmaFifos>.
Parsing package body <PkgDmaFifos>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\OutStrmFifo.vhd" into library work
Parsing entity <OutStrmFifo>.
Parsing architecture <rtl> of entity <outstrmfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvIncrement.vhd" into library work
Parsing entity <NiLvIncrement>.
Parsing architecture <rtl> of entity <nilvincrement>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCompareToZero.vhd" into library work
Parsing entity <NiLvCompareToZero>.
Parsing architecture <rtl> of entity <nilvcomparetozero>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCompare.vhd" into library work
Parsing entity <NiLvCompare>.
Parsing architecture <rtl> of entity <nilvcompare>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPopBuffer.vhd" into library work
Parsing entity <NiFpgaFifoPopBuffer>.
Parsing architecture <rtl> of entity <nifpgafifopopbuffer>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoCountControl.vhd" into library work
Parsing entity <NiFpgaFifoCountControl>.
Parsing architecture <rtl> of entity <nifpgafifocountcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDoWrite.vhd" into library work
Parsing entity <NiFpgaDoWrite>.
Parsing architecture <rtl> of entity <nifpgadowrite>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000131_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000131_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000131_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012d_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000012d_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000012d_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000129_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000129_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000129_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructure_177.vhd" into library work
Parsing entity <NiFpgaAG_0000005e_CaseStructure_177>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_0000005e_casestructure_177>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000005e_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000005e_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000005e_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000005e_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000005e_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000005e_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000005e_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000005e_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000022_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000022_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifo.vhd" into library work
Parsing entity <InStrmFifo>.
Parsing architecture <rtl> of entity <instrmfifo>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSlAsyncIn.vhd" into library work
Parsing entity <DoubleSyncSlAsyncIn>.
Parsing architecture <rtl> of entity <doublesyncslasyncin>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSL.vhd" into library work
Parsing entity <DoubleSyncSL>.
Parsing architecture <behavior> of entity <doublesyncsl>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" into library work
Parsing entity <Counter_vi_colon_Clone1>.
Parsing architecture <vhdl_labview> of entity <counter_vi_colon_clone1>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStreamStateEnableChain.vhd" into library work
Parsing entity <ChinchDmaComponentStreamStateEnableChain>.
Parsing architecture <rtl> of entity <chinchdmacomponentstreamstateenablechain>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" into library work
Parsing entity <ChinchDmaComponentStateTransitionEnableChain>.
Parsing architecture <rtl> of entity <chinchdmacomponentstatetransitionenablechain>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentOutputStateHolder.vhd" into library work
Parsing entity <ChinchDmaComponentOutputStateHolder>.
Parsing architecture <rtl> of entity <chinchdmacomponentoutputstateholder>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentInputStateHolder.vhd" into library work
Parsing entity <ChinchDmaComponentInputStateHolder>.
Parsing architecture <rtl> of entity <chinchdmacomponentinputstateholder>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentEnableChain.vhd" into library work
Parsing entity <ChinchDmaComponentEnableChain>.
Parsing architecture <rtl> of entity <chinchdmacomponentenablechain>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ArrayIndexNode_310.vhd" into library work
Parsing entity <ArrayIndexNode_310>.
Parsing architecture <rtl> of entity <arrayindexnode_310>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\XDataNodeOut.vhd" into library work
Parsing entity <XDataNodeOut>.
Parsing architecture <rtl> of entity <xdatanodeout>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\XDataNode.vhd" into library work
Parsing entity <XDataNode>.
Parsing architecture <rtl> of entity <xdatanode>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TimedLoopCore.vhd" into library work
Parsing entity <TimedLoopCore>.
Parsing architecture <rtl> of entity <timedloopcore>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiFpgaIrqRegisters.vhd" into library work
Parsing package <PkgNiFpgaIrqRegisters>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLvJoinNumbers.vhd" into library work
Parsing entity <NiFpgaLvJoinNumbers>.
Parsing architecture <rtl> of entity <nifpgalvjoinnumbers>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderWrite.vhd" into library work
Parsing entity <NiFpgaLocalResHolderWrite>.
Parsing architecture <rtl> of entity <nifpgalocalresholderwrite>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderRead.vhd" into library work
Parsing entity <NiFpgaLocalResHolderRead>.
Parsing architecture <rtl> of entity <nifpgalocalresholderread>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbPowerOf2.vhd" into library work
Parsing entity <NiFpgaArbPowerOf2>.
Parsing architecture <rtl> of entity <nifpgaarbpowerof2>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000174_CustomNode.vhd" into library work
Parsing entity <NiFpgaAG_00000174_CustomNode>.
Parsing architecture <rtl> of entity <nifpgaag_00000174_customnode>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000142_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000142_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000140_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000140_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000140_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000013d_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000013d_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000013a_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000013a_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_0000012f_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000012f_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_0000012f_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000012f_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000012f_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000012f_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_0000012f_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000012f_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructure_336.vhd" into library work
Parsing entity <NiFpgaAG_00000128_CaseStructure_336>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000128_casestructure_336>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0003.vhd" into library work
Parsing entity <NiFpgaAG_00000128_CaseStructureFrame_0003>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000128_casestructureframe_0003>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0002.vhd" into library work
Parsing entity <NiFpgaAG_00000128_CaseStructureFrame_0002>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000128_casestructureframe_0002>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000128_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000128_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000128_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000128_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000f2_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000f2_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000ec_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000ec_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000e8_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e8_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000000e6_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e6_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000000e6_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e6_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e3_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000e3_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e3_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e0_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000e0_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000e0_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000da_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000da_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000d3_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000d3_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000cf_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000cf_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cd_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000cd_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000cd_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cb_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000cb_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000cb_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c9_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000c9_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000c9_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000000c6_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000c6_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000000c6_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000c6_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c2_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_000000c2_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000c2_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructure_275.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructure_275>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_000000bf_casestructure_275>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_000000bf_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_000000bf_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000031_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000031_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000017_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000017_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000017_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncWithResetValueSL.vhd" into library work
Parsing entity <DoubleSyncWithResetValueSL>.
Parsing architecture <behavior> of entity <doublesyncwithresetvaluesl>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSLV.vhd" into library work
Parsing entity <DoubleSyncSLV>.
Parsing architecture <struct> of entity <doublesyncslv>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncBoolAsyncIn.vhd" into library work
Parsing entity <DoubleSyncBoolAsyncIn>.
Parsing architecture <rtl> of entity <doublesyncboolasyncin>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaOutputFifoInterface.vhd" into library work
Parsing entity <ChinchDmaOutputFifoInterface>.
Parsing architecture <structure> of entity <chinchdmaoutputfifointerface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" into library work
Parsing entity <ChinchDmaInputFifoInterface>.
Parsing architecture <structure> of entity <chinchdmainputfifointerface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into library work
Parsing entity <B0_Tap_8_dash_Bit_vi_colon_Clone7>.
Parsing architecture <vhdl_labview> of entity <b0_tap_8_dash_bit_vi_colon_clone7>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" into library work
Parsing entity <Acquisition_State_Machine_vi_colon_Clone0>.
Parsing architecture <vhdl_labview> of entity <acquisition_state_machine_vi_colon_clone0>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" into library work
Parsing entity <Serial_Interface_vi_colon_Clone6>.
Parsing architecture <vhdl_labview> of entity <serial_interface_vi_colon_clone6>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd" into library work
Parsing entity <SafeBusCrossing>.
Parsing architecture <rtl> of entity <safebuscrossing>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgRegister.vhd" into library work
Parsing package <PkgRegister>.
Parsing package body <PkgRegister>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiFpgaViControlRegister.vhd" into library work
Parsing package <PkgNiFpgaViControlRegister>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiFpgaArbiter.vhd" into library work
Parsing package <PkgNiFpgaArbiter>.
Parsing package body <PkgNiFpgaArbiter>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgDmaRegs.vhd" into library work
Parsing package <PkgDmaRegs>.
Parsing package body <PkgDmaRegs>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgChinchArbiter.vhd" into library work
Parsing package <PkgCHInChArbiter>.
Parsing package body <PkgCHInChArbiter>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegFrameworkShiftReg.vhd" into library work
Parsing entity <NiFpgaRegFrameworkShiftReg>.
Parsing architecture <rtl> of entity <nifpgaregframeworkshiftreg>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd" into library work
Parsing entity <NiFpgaHostAccessibleRegister>.
Parsing architecture <rtl> of entity <nifpgahostaccessibleregister>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPushPopControl.vhd" into library work
Parsing entity <NiFpgaFifoPushPopControl>.
Parsing architecture <rtl> of entity <nifpgafifopushpopcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBuiltInFifoResetControl.vhd" into library work
Parsing entity <NiFpgaBuiltInFifoResetControl>.
Parsing architecture <rtl> of entity <nifpgabuiltinfiforesetcontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBuiltinFifoCounter.vhd" into library work
Parsing entity <NiFpgaBuiltinFifoCounter>.
Parsing architecture <rtl> of entity <nifpgabuiltinfifocounter>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbSerializeAccess.vhd" into library work
Parsing entity <NiFpgaArbSerializeAccess>.
Parsing architecture <rtl> of entity <nifpgaarbserializeaccess>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbDelayer.vhd" into library work
Parsing entity <NiFpgaArbDelayer>.
Parsing architecture <rtl> of entity <nifpgaarbdelayer>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_30.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_30>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_30>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_293.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_293>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_293>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000173_CaseStructure_374.vhd" into library work
Parsing entity <NiFpgaAG_00000173_CaseStructure_374>.
Parsing architecture <vhdl_modgen> of entity <nifpgaag_00000173_casestructure_374>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000173_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000173_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000173_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_0000015b_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000015b_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000159_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000159_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000159_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000157_CaseStructureFrame_0001.vhd" into library work
Parsing entity <NiFpgaAG_00000157_CaseStructureFrame_0001>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000157_casestructureframe_0001>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000157_CaseStructureFrame_0000.vhd" into library work
Parsing entity <NiFpgaAG_00000157_CaseStructureFrame_0000>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000157_casestructureframe_0000>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_00000021_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000021_timedloopdiagram>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_00000015_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000015_timedloopdiagram>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000001_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000001_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncWithResetValueSLV.vhd" into library work
Parsing entity <DoubleSyncWithResetValueSLV>.
Parsing architecture <struct> of entity <doublesyncwithresetvalueslv>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaIrq.vhd" into library work
Parsing entity <ChinchLvFpgaIrq>.
Parsing architecture <rtl> of entity <chinchlvfpgairq>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaFifos.vhd" into library work
Parsing entity <ChinchDmaFifos>.
Parsing architecture <struct> of entity <chinchdmafifos>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\whileloop.vhd" into library work
Parsing entity <whileloop>.
Parsing architecture <rtl> of entity <whileloop>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ViSignature.vhd" into library work
Parsing entity <ViSignature>.
Parsing architecture <rtl> of entity <visignature>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ViControl.vhd" into library work
Parsing entity <ViControl>.
Parsing architecture <rtl> of entity <vicontrol>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TopEnablePassThru.vhd" into library work
Parsing entity <TopEnablePassThru>.
Parsing architecture <rtl> of entity <topenablepassthru>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\StrmArbiter.vhd" into library work
Parsing entity <StrmArbiter>.
Parsing architecture <rtl> of entity <strmarbiter>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SinkStreamTcrUpdateController.vhd" into library work
Parsing entity <SinkStreamTcrUpdateController>.
Parsing architecture <rtl> of entity <sinkstreamtcrupdatecontroller>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SinkStreamDataReceiver.vhd" into library work
Parsing entity <SinkStreamDataReceiver>.
Parsing architecture <rtl> of entity <sinkstreamdatareceiver>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\OutStrmOutputHandler.vhd" into library work
Parsing entity <OutStrmOutputHandler>.
Parsing architecture <rtl> of entity <outstrmoutputhandler>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd" into library work
Parsing entity <NiLvFpgaStockDigitalOutput>.
Parsing architecture <rtl> of entity <nilvfpgastockdigitaloutput>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalInput.vhd" into library work
Parsing entity <NiLvFpgaStockDigitalInput>.
Parsing architecture <rtl> of entity <nilvfpgastockdigitalinput>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" into library work
Parsing entity <NiFpgaCtrlIndRegister>.
Parsing architecture <rtl> of entity <nifpgactrlindregister>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbRW.vhd" into library work
Parsing entity <NiFpgaArbRW>.
Parsing architecture <rtl> of entity <nifpgaarbrw>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_375.vhd" into library work
Parsing entity <NiFpgaAG_TimedLoopControllerContainer_375>.
Parsing architecture <rtl> of entity <nifpgaag_timedloopcontrollercontainer_375>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000172_WhileLoop.vhd" into library work
Parsing entity <NiFpgaAG_00000172_WhileLoop>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000172_whileloop>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" into library work
Parsing entity <NiFpgaAG_00000127_TimedLoopDiagram>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000127_timedloopdiagram>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000001f_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_0000001f_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_0000001f_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000013_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000013_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000013_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000000_SequenceFrame.vhd" into library work
Parsing entity <NiFpgaAG_00000000_SequenceFrame>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_00000000_sequenceframe>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InvisibleResholder.vhd" into library work
Parsing entity <InvisibleResholder>.
Parsing architecture <rtl> of entity <invisibleresholder>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" into library work
Parsing entity <Interface>.
Parsing architecture <rtl> of entity <interface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" into library work
Parsing entity <FPGAwFIFOn1>.
Parsing architecture <rtl> of entity <fpgawfifon1>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" into library work
Parsing entity <FPGAwFIFOn0>.
Parsing architecture <rtl> of entity <fpgawfifon0>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into library work
Parsing entity <FlexRIO_FIFO128Bit_DRAMTypeB_v110>.
Parsing architecture <rtl> of entity <flexrio_fifo128bit_dramtypeb_v110>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DiagramReset.vhd" into library work
Parsing entity <DiagramReset>.
Parsing architecture <rtl> of entity <diagramreset>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_transmit_ctl_20rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_set_baud_rate_ctl_23rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_rx_ready_ind_27rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_receive_ctl_21rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforuart_byte_mode_ctl_22rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd" into library work
Parsing entity <CustomArbForTopEnablesPortOnResTopEnablePassThru>.
Parsing architecture <rtl> of entity <customarbfortopenablesportonrestopenablepassthru>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForMiteIoLikePortOnResInterface.vhd" into library work
Parsing entity <CustomArbForMiteIoLikePortOnResInterface>.
Parsing architecture <rtl> of entity <customarbformiteiolikeportonresinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_spare_active_high_ctl_3rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_lval_active_high_ctl_1rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_line_scan_ctl_4rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_fval_active_high_ctl_0rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforcl_config_dval_active_high_ctl_2rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_initialize_ctl_7rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_ignore_dval_ctl_8rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_frames_to_acq_ctl_10rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_cancel_acq_ctl_12rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold.vhd" into library work
Parsing entity <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold>.
Parsing architecture <rtl> of entity <customarbforacq_control_acquire_ctl_9rhfpgareadportonresbushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchInterfaceDmaRegisters.vhd" into library work
Parsing entity <ChinchInterfaceDmaRegisters>.
Parsing architecture <behavior> of entity <chinchinterfacedmaregisters>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaSourceStreamStateController.vhd" into library work
Parsing entity <ChinchDmaSourceStreamStateController>.
Parsing architecture <behavior> of entity <chinchdmasourcestreamstatecontroller>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaSinkStreamStateController.vhd" into library work
Parsing entity <ChinchDmaSinkStreamStateController>.
Parsing architecture <behavior> of entity <chinchdmasinkstreamstatecontroller>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaOutputController.vhd" into library work
Parsing entity <ChinchDmaOutputController>.
Parsing architecture <rtl> of entity <chinchdmaoutputcontroller>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputController.vhd" into library work
Parsing entity <ChinchDmaInputController>.
Parsing architecture <rtl> of entity <chinchdmainputcontroller>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" into library work
Parsing entity <bushold>.
Parsing architecture <rtl> of entity <bushold>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgIoPort2.vhd" into library work
Parsing package <PkgIoPort2>.
Parsing package body <PkgIoPort2>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PacketSink.vhd" into library work
Parsing entity <PacketSink>.
Parsing architecture <rtl> of entity <packetsink>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaClipContainer.vhd" into library work
Parsing entity <NiLvFpgaClipContainer>.
Parsing architecture <ClipContainer_VHDL> of entity <nilvfpgaclipcontainer>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" into library work
Parsing entity <NiFpgaAG_FPGA_Image_Acquisition_FPGA>.
Parsing architecture <vhdl_labview> of entity <nifpgaag_fpga_image_acquisition_fpga>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\IoPort2LvFpga.vhd" into library work
Parsing entity <IoPort2LvFpga>.
Parsing architecture <rtl> of entity <ioport2lvfpga>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ddr2_infrastructure.vhd" into library work
Parsing entity <ddr2_infrastructure>.
Parsing architecture <syn> of entity <ddr2_infrastructure>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ddr2_idelay_ctrl.vhd" into library work
Parsing entity <ddr2_idelay_ctrl>.
Parsing architecture <syn> of entity <ddr2_idelay_ctrl>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchSinkStream.vhd" into library work
Parsing entity <ChinchSinkStream>.
Parsing architecture <structure> of entity <chinchsinkstream>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchRegisterAccess.vhd" into library work
Parsing entity <ChinchRegisterAccess>.
Parsing architecture <rtl> of entity <chinchregisteraccess>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchIrqInterface.vhd" into library work
Parsing entity <ChinchIrqInterface>.
Parsing architecture <rtl> of entity <chinchirqinterface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaOutput.vhd" into library work
Parsing entity <ChinchDmaOutput>.
Parsing architecture <structure> of entity <chinchdmaoutput>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInput.vhd" into library work
Parsing entity <ChinchDmaInput>.
Parsing architecture <structure> of entity <chinchdmainput>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchCommIfcArbiterBase.vhd" into library work
Parsing entity <CHInChCommIfcArbiterBase>.
Parsing architecture <rtl> of entity <chinchcommifcarbiterbase>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd" into library work
Parsing entity <TheWindow>.
Parsing architecture <behavioral> of entity <thewindow>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgLvFpgaConst.vhd" into library work
Parsing package <PkgLvFpgaConst>.
Parsing package body <PkgLvFpgaConst>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesDramMain.vhd" into library work
Parsing entity <NuecesDramMain>.
Parsing architecture <Struct> of entity <nuecesdrammain>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ClockGenXilinxV5.vhd" into library work
Parsing entity <ClockGenXilinxV5>.
Parsing architecture <RTL> of entity <clockgenxilinxv5>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" into library work
Parsing entity <ChinchLvFpgaInterface>.
Parsing architecture <struct> of entity <chinchlvfpgainterface>.
Parsing VHDL file "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" into library work
Parsing entity <NuecesRTop>.
Parsing architecture <rtl> of entity <nuecesrtop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <NuecesRTop> (architecture <rtl>) from library <work>.

Elaborating entity <ChinchLvFpgaInterface> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" Line 269: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" Line 335: Range is empty (null range)

Elaborating entity <ChinchRegisterAccess> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchRegisterAccess.vhd" Line 620. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchRegisterAccess.vhd" Line 716. Case statement is complete. others clause is never selected

Elaborating entity <ChinchDmaInput> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaInputController> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputController.vhd" Line 859. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputController.vhd" Line 1299. Case statement is complete. others clause is never selected

Elaborating entity <ChinchInterfaceDmaRegisters> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ChinchDmaSourceStreamStateController> (architecture <behavior>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaSourceStreamStateController.vhd" Line 410. Case statement is complete. others clause is never selected

Elaborating entity <ChinchIrqInterface> (architecture <rtl>) with generics from library <work>.

Elaborating entity <IoPort2LvFpga> (architecture <rtl>) from library <work>.

Elaborating entity <PacketSink> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PacketSink.vhd" Line 189. Case statement is complete. others clause is never selected

Elaborating entity <CHInChCommIfcArbiterBase> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchCommIfcArbiterBase.vhd" Line 100: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchCommIfcArbiterBase.vhd" Line 101: Range is empty (null range)
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchCommIfcArbiterBase.vhd" Line 653. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchCommIfcArbiterBase.vhd" Line 113: Net <sInStrmsArbHighDone> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchCommIfcArbiterBase.vhd" Line 114: Net <sOutStrmsArbHighDone> does not have a driver.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" Line 952: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" Line 984: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" Line 1017: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" Line 1044: Range is empty (null range)
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 360: <ioport2wrapper> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 677: Assignment to bclientoutputstreaminterfacefromfifo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 678: Assignment to bclientinputstreaminterfacefromfifo ignored, since the identifier is never used

Elaborating entity <ClockGenXilinxV5> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ClockGenXilinxV5.vhd" Line 102: Net <bLclClockGenDebug[1][7]> does not have a driver.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 405: <pll_adv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 354: <bufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 348: <ibufg> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 468: <ni1483core> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" Line 572: <safepowerforlvfpga> remains a black-box since it has no binding entity.

Elaborating entity <TheWindow> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd" Line 433: Assignment to internal_apocldebugport_din ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd" Line 506: Assignment to chinchclkthrubuf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd" Line 507: Assignment to imagedataclockthrubuf ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd" Line 508: Assignment to rioclk40thrubuf ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_FPGA_Image_Acquisition_FPGA> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000000_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000000_SequenceFrame.vhd" Line 71: Using initial value "1" for s_io_module_bksl_cl_control_enable_34193 since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000001_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000013_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <XDataNode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000015_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000017_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <XDataNodeOut> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_30> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TimedLoopDomainCrosser> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV_Ack> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <PulseSyncBool> (architecture <behavior>) from library <work>.

Elaborating entity <PulseSyncBase> (architecture <behavior>) from library <work>.

Elaborating entity <HandshakeSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <TimedLoopController> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000001f_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000021_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 289: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 298: Using initial value "0" for s_constant_23603 since it is never assigned

Elaborating entity <B0_Tap_8_dash_Bit_vi_colon_Clone7> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000022_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" Line 116: Assignment to eo00000003 ignored, since the identifier is never used

Elaborating entity <resholder_w_scl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 569: Assignment to eo00000004 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 573: Assignment to eo00000006 ignored, since the identifier is never used

Elaborating entity <NiFpgaLvJoinNumbers> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLvJoinNumbers> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLvJoinNumbers> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000031_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 993: Assignment to eo0000002f ignored, since the identifier is never used

Elaborating entity <Acquisition_State_Machine_vi_colon_Clone0> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 105: Using initial value "00000000000000000000000000000001" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 106: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 107: Using initial value "00000000000000000000000000000000" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 108: Using initial value "00000000000000000000000000000001" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 109: Using initial value "00000000000000000000000000000000" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 110: Using initial value "00000000000000000000000000000000" for output_6 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 111: Using initial value "00000000000000000000000000000001" for output_7 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 112: Using initial value "00000000000000000000000000000000" for output_8 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 113: Using initial value "00000000000000000000000000000000" for output_9 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 172: Using initial value "0000000000000000" for s_constant_3223 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 179: Using initial value "0" for s_acquire_991 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 192: Using initial value "0" for s_constant_2690 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 201: Using initial value "0" for s_constant_2773 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 210: Using initial value "1" for s_constant_2861 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 220: Using initial value "0" for s_constant_1601 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 227: Using initial value "00000000000000000000000000000000" for s_count_3403 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 237: Using initial value "00000000000000000000000000000000" for s_constant_3491 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 247: Using initial value "00000000000000000000000000000000" for s_count_3566 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 257: Using initial value "0" for s_constant_1061 since it is never assigned

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 670: Assignment to eo00000015 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 674: Assignment to eo00000017 ignored, since the identifier is never used

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Rising_Edge_Detect_vi_colon_Clone2> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" Line 25: Using initial value "1" for s_fv_94 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaBoolOpNot> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Counter_vi_colon_Clone1> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" Line 40: Using initial value "00000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" Line 41: Using initial value "00000000000000000000000000000001" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" Line 52: Using initial value "00000000000000000000000000000000" for output_4 since it is never assigned

Elaborating entity <NiLvAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandler> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd" Line 57: Using initial value '0' for cdummyoverflowloc since it is never assigned

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd" Line 92: Using initial value "0" for cdummyfxp since it is never assigned

Elaborating entity <NiLvCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompareToZero> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000005e_CaseStructure_177> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_0000005e_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 39: Using initial value "0000000000000010" for s_constant_3675 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 40: Using initial value "0000000000000000" for s_constant_4040 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 41: Using initial value "1" for s_constant_1504 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 42: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 43: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 44: Using initial value "0" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 45: Using initial value "0" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 46: Using initial value "0" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" Line 47: Using initial value "0" for output_6 since it is never assigned

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaSelect> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpEnableHandlerSlv> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000005e_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" Line 39: Using initial value "1" for s_constant_601 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" Line 40: Using initial value "1" for s_constant_595 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" Line 41: Using initial value "0000000000000000" for s_constant_4256 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" Line 42: Using initial value "0000000000000011" for s_constant_4640 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" Line 43: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" Line 44: Using initial value "0" for output_2 since it is never assigned

Elaborating entity <NiFpgaAG_0000005e_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" Line 39: Using initial value "1" for s_constant_746 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" Line 40: Using initial value "0000000000000000" for s_constant_5038 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" Line 41: Using initial value "0000000000000010" for s_constant_5426 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" Line 42: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" Line 43: Using initial value "0" for output_2 since it is never assigned

Elaborating entity <NiFpgaBoolOp> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000005e_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 39: Using initial value "0000000000000001" for s_constant_5831 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 40: Using initial value "1" for s_constant_3132 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 41: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 42: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 43: Using initial value "0" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 44: Using initial value "0" for output_4 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 45: Using initial value "0" for output_5 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" Line 46: Using initial value "0" for output_6 since it is never assigned

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrInd> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2348. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2363. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2378. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2393. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2408. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2423. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2438. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" Line 2453. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructure_275> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0" for s_timed_out_ques_71125 since it is never assigned

Elaborating entity <NiFpgaAG_000000bf_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" Line 29: Using initial value "00000000000000000000000000000000" for s_timeout_17762 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" Line 40: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" Line 43: Assignment to eo00000003 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" Line 49: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd" Line 52: Assignment to eo00000005 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000c2_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 1286: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 1289: Assignment to eo0000004e ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 1349: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 1352: Assignment to eo00000054 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000c6_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd" Line 24: Using initial value "0000000000000000" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd" Line 25: Using initial value "0000000000000000000000000000000000000000000000000000000000000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd" Line 26: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_000000c6_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" Line 29: Using initial value "00000000000000000000000000000000" for s_timeout_13979 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" Line 30: Using initial value "1" for s_constant_26455 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" Line 42: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" Line 45: Assignment to eo00000001 ignored, since the identifier is never used
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" Line 52: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd" Line 55: Assignment to eo00000003 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000c9_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000cb_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000cd_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDoWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000cf_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000d3_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_000000da_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000e0_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 1634: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 1637: Assignment to eo00000075 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000e3_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000e6_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000e6_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd" Line 25: Using initial value "00000000000000000000000000000000" for s_timeout_13062 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd" Line 32: Using initial value '0' for cerrorstatus since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd" Line 35: Assignment to eo00000002 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_000000e8_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000ec_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_000000f2_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 1980. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 2016. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 2029. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" Line 2042. Case statement is complete. others clause is never selected

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_293> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000127_TimedLoopDiagram> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" Line 95: Using initial value "0" for output since it is never assigned

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaLocalResHolderRead> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" Line 294: Assignment to eo0000000e ignored, since the identifier is never used

Elaborating entity <Serial_Interface_vi_colon_Clone6> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 63: Using initial value "00000000" for s_constant_19408 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 70: Using initial value "0000000000000000" for s_constant_10884 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 77: Using initial value "00000000" for s_io_module_bksl_ruartdataout_249 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 136: Using initial value "0000000000000000" for s_constant_3648 since it is never assigned

Elaborating entity <FloatingFeedbackGInit> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCore> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaRegisterCoreBase> (architecture <rtl>) with generics from library <work>.

Elaborating entity <resholder_r_opt> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 341: Assignment to eo0000000c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 345: Assignment to eo0000000e ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 353: Assignment to eo00000010 ignored, since the identifier is never used

Elaborating entity <NiFpgaAG_00000128_CaseStructure_336> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000128_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" Line 30: Using initial value "0000000000000001" for s_t_5548 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" Line 34: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_00000129_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000128_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0001.vhd" Line 27: Using initial value "1" for s_constant_5595 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0001.vhd" Line 28: Using initial value "0000000000000010" for s_t_5592 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0001.vhd" Line 29: Using initial value "0" for output since it is never assigned

Elaborating entity <NiFpgaAG_00000128_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0002.vhd" Line 30: Using initial value "1" for s_constant_6046 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0002.vhd" Line 31: Using initial value "0000000000000011" for s_t_6043 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0002.vhd" Line 35: Using initial value "0" for output_2 since it is never assigned

Elaborating entity <NiFpgaAG_0000012d_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaDiRead> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000128_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0003.vhd" Line 27: Using initial value "1" for s_constant_6099 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0003.vhd" Line 28: Using initial value "0000000000000000" for s_t_6096 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0003.vhd" Line 29: Using initial value "0" for output since it is never assigned

Elaborating entity <NiFpgaAG_0000012f_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" Line 31: Using initial value "00000000" for s_constant_1526 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" Line 32: Using initial value "0000000000000001" for s_constant_4546 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" Line 33: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" Line 34: Using initial value "00000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" Line 35: Using initial value "0" for output_3 since it is never assigned

Elaborating entity <NiFpgaAG_0000012f_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" Line 33: Using initial value "0000000000000010" for s_constant_7032 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" Line 37: Using initial value "0" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" Line 38: Using initial value "00000000" for output_3 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" Line 39: Using initial value "0" for output_4 since it is never assigned

Elaborating entity <NiFpgaAG_00000131_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000012f_CaseStructureFrame_0002> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" Line 33: Using initial value "1" for s_constant_1664 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" Line 34: Using initial value "0000000000000011" for s_constant_9601 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" Line 35: Using initial value "0" for output since it is never assigned

Elaborating entity <NiLvCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvToInteger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCoerce> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpIncrement> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpAdd> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ArrayIndexNode_310> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000012f_CaseStructureFrame_0003> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" Line 33: Using initial value "0000000000000000" for s_constant_2717 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" Line 34: Using initial value "0000000000000001" for s_constant_9818 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" Line 35: Using initial value "0" for output since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" Line 36: Using initial value "00000000" for output_2 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" Line 37: Using initial value "00000000000000000000000000001010" for output_3 since it is never assigned

Elaborating entity <NiLvCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFxpCompare> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_0000013a_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_0000013d_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000140_SequenceFrame> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000142_SequenceFrame> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 631: Assignment to eo0000003d ignored, since the identifier is never used

Elaborating entity <resholder_w_opt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SubVICtlOrIndOpt> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 730. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 745. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 760. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 775. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 810. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 825. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 840. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 855. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" Line 870. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" Line 354: Assignment to eo00000012 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" Line 358: Assignment to eo00000014 ignored, since the identifier is never used

Elaborating entity <NiFpgaLocalResHolderWrite> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000157_CaseStructureFrame_0000> (architecture <vhdl_labview>) from library <work>.

Elaborating entity <NiFpgaAG_00000157_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000157_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0" for s_uart_receive_8342 since it is never assigned

Elaborating entity <NiFpgaAG_00000159_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000159_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0" for s_uart_receive_7311 since it is never assigned

Elaborating entity <NiFpgaAG_0000015b_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd" Line 24: Using initial value "0" for s_uart_transmit_7346 since it is never assigned

Elaborating entity <NiFpgaAG_TimedLoopControllerContainer_375> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaAG_00000172_WhileLoop> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000172_WhileLoop.vhd" Line 29: Using initial value "0" for s_constant_7570 since it is never assigned

Elaborating entity <NiFpgaAG_00000173_CaseStructure_374> (architecture <vhdl_modgen>) from library <work>.

Elaborating entity <NiFpgaAG_00000173_CaseStructureFrame_0001> (architecture <vhdl_labview>) from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000173_CaseStructureFrame_0001.vhd" Line 26: Using initial value "00000000" for s_irq_number_7327 since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000173_CaseStructureFrame_0001.vhd" Line 27: Using initial value "1" for s_wait_until_cleared_7361 since it is never assigned

Elaborating entity <NiFpgaAG_00000174_CustomNode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <whileloop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InvisibleResholder> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <bushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBool> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ResetSync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBool> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlop> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopBoolFallingEdge> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopFallingEdge> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ResetSync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 809: Using initial value 0 for imagedataclocksrcount since it is never assigned
WARNING:HDLCompiler:871 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 810: Using initial value false for cregread since it is never assigned
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 814: Assignment to ccount ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 815: Assignment to imagedataclockwideread ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 816: Assignment to imagedataclockwidewrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 826: Assignment to imagedataclockwidedataout ignored, since the identifier is never used

Elaborating entity <NiFpgaRegFrameworkShiftReg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncBoolAsyncIn> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncSlAsyncIn> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncAsyncInBase> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 1556: Assignment to chinchclkwidewrite ignored, since the identifier is never used

Elaborating entity <NiFpgaRegFrameworkShiftReg> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" Line 808: Net <ImageDataClockShifter.ImageDataClockSrDataOut[31]> does not have a driver.

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <TopEnablePassThru> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FPGAwFIFOn0> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" Line 233: <builtinfifocorefpgawfifon0> remains a black-box since it has no binding entity.

Elaborating entity <NiFpgaBuiltinFifoCounter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <DoubleSyncSL> (architecture <behavior>) from library <work>.

Elaborating entity <DoubleSyncBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" Line 257: Net <iDisablePushFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" Line 271: Net <oDisablePopFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" Line 294: Net <oReset> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" Line 299: Net <iCountEmptyCountLoc[9]> does not have a driver.

Elaborating entity <FPGAwFIFOn1> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoPushPopControl> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" Line 233: <builtinfifocorefpgawfifon1> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" Line 257: Net <iDisablePushFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" Line 271: Net <oDisablePopFromClearControl> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" Line 294: Net <oReset> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" Line 299: Net <iCountEmptyCountLoc[9]> does not have a driver.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiLvFpgaStockDigitalInput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Interface> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 175: Range is empty (null range)
WARNING:HDLCompiler:220 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 175: Assignment ignored

Elaborating entity <ChinchDmaFifos> (architecture <struct>) from library <work>.

Elaborating entity <ChinchDmaInputFifoInterface> (architecture <structure>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaFifoClearControl> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoClearControl.vhd" Line 229. Case statement is complete. others clause is never selected

Elaborating entity <DoubleSyncBool> (architecture <behavior>) from library <work>.

Elaborating entity <NiFpgaFifoPortReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaPulseSyncBaseWrapper> (architecture <rtl>) from library <work>.

Elaborating entity <InStrmFifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <InStrmFifoFlags> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FifoPtrClockCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FifoPtrClockCrossing.vhd" Line 154. Case statement is complete. others clause is never selected

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifoFlags.vhd" Line 457: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifoFlags.vhd" Line 456: Range is empty (null range)
WARNING:HDLCompiler:220 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifoFlags.vhd" Line 456: Assignment ignored

Elaborating entity <InStrmRAMArray> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmRAMArray.vhd" Line 211: Range is empty (null range)

Elaborating entity <ADPRAM36K> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmRAMArray.vhd" Line 256: Range is empty (null range)

Elaborating entity <NiFpgaFifoCountControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentStreamStateEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentStreamStateEnableChain> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentStateTransitionEnableChain> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" Line 223. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ChinchDmaComponentInputStateHolder> (architecture <rtl>) from library <work>.

Elaborating entity <ChinchLvFpgaIrq> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaIrq.vhd" Line 370. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.

Elaborating entity <HandshakeSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <HandshakeBase> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 52: Net <DmaClkArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 54: Net <DmaRwDataInArray[1][63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 56: Net <DmaRwTimeoutArray[1][31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 57: Net <DmaRwEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 59: Net <DmaRwEnableOutClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 60: Net <DmaCtEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 62: Net <DmaCtEnableOutClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 64: Net <DmaStreamStateEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 66: Net <DmaStreamStateEnableClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 68: Net <dStreamStateEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 70: Net <dStreamStateEnableClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 73: Net <dStartRequestEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 75: Net <dStartRequestEnableClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 76: Net <dStopRequestEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 78: Net <dStopRequestEnableClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 79: Net <dStopWithFlushRequestEnableInArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 81: Net <dStopWithFlushRequestEnableClearArray[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" Line 82: Net <dStopWithFlushRequestTimeoutArray[1][31]> does not have a driver.

Elaborating entity <NiLvFpgaStockDigitalOutput> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ViControl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SafeBusCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd" Line 215. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ViControl.vhd" Line 562. Case statement is complete. others clause is never selected

Elaborating entity <DiagramReset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SafeBusCrossing> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd" Line 215. Case statement is complete. others clause is never selected

Elaborating entity <HandshakeBaseResetCross> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DFlopSlvResetVal> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DiagramReset.vhd" Line 710. Case statement is complete. others clause is never selected

Elaborating entity <ViSignature> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" Line 59: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" Line 60: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PkgNiUtilities.vhd" Line 403: Range is empty (null range)

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" Line 56: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" Line 57: Range is empty (null range)

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaHostAccessibleRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaCtrlIndRegister> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncWithResetValueSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <DoubleSyncWithResetValueSL> (architecture <behavior>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForTopEnablesPortOnResTopEnablePassThru> (architecture <rtl>) with generics from library <work>.

Elaborating entity <DoubleSyncSLV> (architecture <struct>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <NiFpgaArbRW> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbRW.vhd" Line 91: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbRW.vhd" Line 92: Range is empty (null range)
WARNING:HDLCompiler:746 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbRW.vhd" Line 101: Range is empty (null range)

Elaborating entity <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPortOnResbushold> (architecture <rtl>) with generics from library <work>.

Elaborating entity <CustomArbForMiteIoLikePortOnResInterface> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForMiteIoLikePortOnResInterface.vhd" Line 53: Assignment to interfaceclockregportin ignored, since the identifier is never used

Elaborating entity <NiLvFpgaClipContainer> (architecture <ClipContainer_VHDL>) from library <work>.

Elaborating entity <FlexRIO_FIFO128Bit_DRAMTypeB_v110> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" Line 57: <flexrio_fifo128bit_inputfifo_v100> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" Line 72: <flexrio_fifo128bit_outputfifo_v100> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaClipContainer.vhd" Line 83: <pack80to256> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaClipContainer.vhd" Line 100: <pack256to64> remains a black-box since it has no binding entity.

Elaborating entity <NuecesDramMain> (architecture <Struct>) with generics from library <work>.

Elaborating entity <ddr2_idelay_ctrl> (architecture <syn>) with generics from library <work>.

Elaborating entity <ddr2_infrastructure> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesDramMain.vhd" Line 143: <dram32intfa> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesDramMain.vhd" Line 222: <dram32intfb> remains a black-box since it has no binding entity.
WARNING:Xst:2972 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" line 114. All outputs of instance <n_Output_Node_103_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_00000015_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1923. All outputs of instance <n_Output_Node_57206_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_00000021_TimedLoopDiagram>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1190. All outputs of instance <n_Feedback_Node_718> of block <FloatingFeedbackGInit> are unconnected in block <Acquisition_State_Machine_vi_colon_Clone0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 249. All outputs of instance <n_SubVICtlOrInd> of block <SubVICtlOrInd> are unconnected in block <Counter_vi_colon_Clone1>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 274. All outputs of instance <n_SubVICtlOrInd_2> of block <SubVICtlOrInd> are unconnected in block <Counter_vi_colon_Clone1>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 299. All outputs of instance <n_SubVICtlOrInd_3> of block <SubVICtlOrInd> are unconnected in block <Counter_vi_colon_Clone1>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 595. All outputs of instance <n_Output_Node_10692_Diagram> of block <XDataNodeOut> are unconnected in block <NiFpgaAG_00000127_TimedLoopDiagram>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NuecesRTop>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientInputStreamInterfaceToFifo[0]_BytesRead> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientInputStreamInterfaceToFifo[0]_StreamState> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_WriteLengthInBytes> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_FifoData> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_NumWriteSpaces> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_StreamState> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientInputStreamInterfaceToFifo[0]_DmaReset> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientInputStreamInterfaceToFifo[0]_Pop> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientInputStreamInterfaceToFifo[0]_UpdateByteLanePtr> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_DmaReset> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_FifoWrite> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_RsrvWriteSpaces> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 598: Output port <bClientOutputStreamInterfaceToFifo[0]_ReportDisabledToDiagram> of the instance <ChinchLvFpgaInterfacex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 633: Output port <bRegAddr> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 633: Output port <bRegWriteData> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 633: Output port <aDebugOut> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 633: Output port <aConfigEnabled> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 633: Output port <bRegStart> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 633: Output port <bRegWrite> of the instance <IoPort2Wrapperx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <DO> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKOUT5> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <DRDY> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKOUTDCM0> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKOUTDCM1> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKOUTDCM2> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKOUTDCM3> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKOUTDCM4> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKOUTDCM5> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 706: Output port <CLKFBDCM> of the instance <NuecesPll> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortA> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortB> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortC> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortD> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortE> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortF> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortG> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortH> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortI> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_PortJ> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_FrameValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_LineValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_DataValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_Spare> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 835: Output port <pCL_OutputValid> of the instance <NI1483Corex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 979: Output port <TopLevelClkOut> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 979: Output port <tDiagramActive> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 979: Output port <ReliableClkOut> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 979: Output port <aDiagramReset> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 979: Output port <rDerivedClockLostLockError> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesRTop.vhd" line 979: Output port <aSafeToEnableGatedClks> of the instance <NuecesRTheWindow> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rBaseClksValid_ms>.
    Found 1-bit register for signal <rBaseClksValid>.
    Found 1-bit register for signal <bBusReset_ms>.
    Found 1-bit register for signal <bBusReset>.
    Found 1-bit tristate buffer for signal <aInterrupt<1>> created at line 60
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<8>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<7>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<6>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<5>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<4>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<3>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<2>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputDataTristate<1>> created at line 964
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<8>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<7>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<6>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<5>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<4>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<3>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<2>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigTTL_OutputEnableTristate<1>> created at line 966
    Found 1-bit tristate buffer for signal <aTrigISO_OutTristate_n<2>> created at line 968
    Found 1-bit tristate buffer for signal <aTrigISO_OutTristate_n<1>> created at line 968
    Found 1-bit tristate buffer for signal <aTrigISO_OutTristate_n<0>> created at line 968
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  20 Tristate(s).
Unit <NuecesRTop> synthesized.

Synthesizing Unit <ChinchLvFpgaInterface>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd".
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_FifoDataOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_FifoFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_ByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_EmptyCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_HostReadableFullCount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_StateInDefaultClkDomain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[15]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[14]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[13]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[12]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[11]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[10]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[9]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[8]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[7]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[6]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[5]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[4]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[3]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[2]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo[1]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[15]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[14]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[13]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[12]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[11]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[10]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[9]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[8]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[7]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[6]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[5]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[4]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[3]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[2]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[1]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceFromFifo[0]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_FifoOverflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_StopStreamWithFlushRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientInputStreamInterfaceFromFifo[0]_WritesDisabled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_ResetDone> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_RsrvdSpacesFilled> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_FifoUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_StartStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientOutputStreamInterfaceFromFifo[0]_StopStreamRequest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" line 898: Output port <sOutStrmsAccGnt> of the instance <ChinchCommIfcArbiterBasex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" line 898: Output port <sStatusPushAccGnt> of the instance <ChinchCommIfcArbiterBasex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaInterface.vhd" line 898: Output port <sMsiAccGnt> of the instance <ChinchCommIfcArbiterBasex> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bClientInputStreamInterfaceToFifo[0]_BytesRead> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientInputStreamInterfaceToFifo[0]_StreamState> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_WriteLengthInBytes> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_FifoData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_NumWriteSpaces> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <bClientOutputStreamInterfaceToFifo[0]_StreamState> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'bClientInputStreamInterfaceToFifo[0]_DmaReset', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientInputStreamInterfaceToFifo[0]_Pop', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientInputStreamInterfaceToFifo[0]_UpdateByteLanePtr', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_DmaReset', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_FifoWrite', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_RsrvWriteSpaces', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'bClientOutputStreamInterfaceToFifo[0]_ReportDisabledToDiagram', unconnected in block 'ChinchLvFpgaInterface', is tied to its initial value (0).
    Summary:
	no macro.
Unit <ChinchLvFpgaInterface> synthesized.

Synthesizing Unit <ChinchRegisterAccess>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchRegisterAccess.vhd".
WARNING:Xst:647 - Input <bInputRx_ReadyForRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bRegPortOutDel_Ready>.
    Found 1-bit register for signal <bTimeoutOccurred>.
    Found 1-bit register for signal <bZeroLengthRead>.
    Found 1-bit register for signal <bRegPortIn_Rd>.
    Found 1-bit register for signal <bRegPortIn_Wt>.
    Found 1-bit register for signal <bRegPortOutDel_DataValid>.
    Found 1-bit register for signal <bReadCompleterZeroLength>.
    Found 2-bit register for signal <bReadCompleterState>.
    Found 28-bit register for signal <bAddressReg>.
    Found 8-bit register for signal <bLabelReg>.
    Found 32-bit register for signal <bReadDataReg>.
    Found 32-bit register for signal <bWriteDataReg>.
    Found 32-bit register for signal <bRegPortOutDel_Data>.
    Found 32-bit register for signal <bReadCompleterData>.
    Found 4-bit register for signal <bResponseEndpoint>.
    Found 64-bit register for signal <bResponseHeader>.
    Found 11-bit register for signal <bTimeoutCounterReg>.
    Found 3-bit register for signal <bRegAccessState>.
    Found finite state machine <FSM_0> for signal <bReadCompleterState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bRegAccessState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 31                                             |
    | Inputs             | 13                                             |
    | Outputs            | 7                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <bTimeoutCounterReg[10]_GND_23_o_add_76_OUT> created at line 1241.
    Found 64-bit 3-to-1 multiplexer for signal <bInputTx_Data> created at line 646.
    Found 1-bit 3-to-1 multiplexer for signal <bArbiterDoneStrobe> created at line 646.
    Found 10-bit comparator greater for signal <GND_23_o_bOutputTx_Data[26]_LessThan_23_o> created at line 467
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 250 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ChinchRegisterAccess> synthesized.

Synthesizing Unit <ChinchDmaInput>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInput.vhd".
WARNING:Xst:647 - Input <bInputStreamInterfaceFromFifo_FifoFullCount<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInput.vhd" line 332: Output port <bPeerAddress> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInput.vhd" line 332: Output port <bSatcrUpdatesEnabled> of the instance <ChinchInterfaceDmaRegistersx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInput.vhd" line 380: Output port <bDisable> of the instance <ChinchDmaSourceStreamStateControllerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ChinchDmaInput> synthesized.

Synthesizing Unit <ChinchDmaInputController>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputController.vhd".
WARNING:Xst:647 - Input <bMaxPktSize<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputRx_ReadyForRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bHeaderWord>.
    Found 1-bit register for signal <bLastWord>.
    Found 1-bit register for signal <bReady>.
    Found 1-bit register for signal <bSatcrWriteStrobe>.
    Found 1-bit register for signal <bStateEntry>.
    Found 1-bit register for signal <bLastPop>.
    Found 1-bit register for signal <bResetFifo>.
    Found 1-bit register for signal <bArbiterNormalReq>.
    Found 1-bit register for signal <bArbiterEmergencyReq>.
    Found 1-bit register for signal <HandleArbiterRequests.bPopDelay>.
    Found 1-bit register for signal <HandleArbiterRequests.bPopDelay2>.
    Found 1-bit register for signal <FifoController.bPopDelay>.
    Found 8-bit register for signal <bDataWordCounter>.
    Found 8-bit register for signal <HandleArbiterRequests.bEvictionCounter>.
    Found 64-bit register for signal <bDataOut>.
    Found 64-bit register for signal <FifoController.bDff0>.
    Found 64-bit register for signal <FifoController.bDff1>.
    Found 3-bit register for signal <bLastBytesRead>.
    Found 3-bit register for signal <bHeaderByteLane>.
    Found 10-bit register for signal <bPacketLength>.
    Found 11-bit register for signal <HandleArbiterRequests.bFifoFullCountDelay>.
    Found 11-bit register for signal <HandleArbiterRequests.bFifoFullCountDelay2>.
    Found 2-bit register for signal <FifoController.bFifoState>.
    Found 4-bit register for signal <bDmaInputState>.
    Found finite state machine <FSM_2> for signal <FifoController.bFifoState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | directfifo                                     |
    | Power Up State     | directfifo                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bDmaInputState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 16                                             |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | disabled                                       |
    | Power Up State     | disablerequest                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <GND_26_o_GND_26_o_add_21_OUT> created at line 691.
    Found 3-bit adder for signal <GND_26_o_GND_26_o_sub_27_OUT<2:0>> created at line 710.
    Found 10-bit adder for signal <n0310> created at line 727.
    Found 10-bit adder for signal <n0237> created at line 1241.
    Found 8-bit adder for signal <HandleArbiterRequests.bEvictionCounter[7]_GND_26_o_add_88_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_26_o_GND_26_o_sub_40_OUT<7:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_26_o_GND_26_o_sub_25_OUT<2:0>> created at line 695.
    Found 1-bit 3-to-1 multiplexer for signal <FifoController.bDff0Load> created at line 1229.
    Found 1-bit 3-to-1 multiplexer for signal <FifoController.bDff0SelFifo> created at line 1229.
    Found 4-bit comparator greater for signal <GND_26_o_GND_26_o_LessThan_23_o> created at line 691
    Found 8-bit comparator greater for signal <GND_26_o_bDataWordCounter[7]_LessThan_33_o> created at line 755
    Found 8-bit comparator greater for signal <GND_26_o_bDataWordCounter[7]_LessThan_38_o> created at line 798
    Found 11-bit comparator greater for signal <HandleArbiterRequests.bFifoFullCountDelay2[10]_HandleArbiterRequests.bFifoFullCountDelay[10]_LessThan_83_o> created at line 1051
    Found 11-bit comparator equal for signal <HandleArbiterRequests.bFifoFullCountDelay[10]_HandleArbiterRequests.bFifoFullCountDelay2[10]_equal_84_o> created at line 1052
    Found 11-bit comparator lessequal for signal <n0153> created at line 1062
    Found 8-bit comparator greater for signal <HandleArbiterRequests.bEvictionTimeoutFlag_INV_60_o> created at line 1068
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 258 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  79 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ChinchDmaInputController> synthesized.

Synthesizing Unit <ChinchInterfaceDmaRegisters>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchInterfaceDmaRegisters.vhd".
    Found 1-bit register for signal <InterruptRegister.bUnderflowStatus>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamStatus>.
    Found 1-bit register for signal <InterruptRegister.bFlushingStatus>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorStatus>.
    Found 1-bit register for signal <InterruptRegister.bOverflowMask>.
    Found 1-bit register for signal <InterruptRegister.bUnderflowMask>.
    Found 1-bit register for signal <InterruptRegister.bStartStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bStopStreamMask>.
    Found 1-bit register for signal <InterruptRegister.bFlushingMask>.
    Found 1-bit register for signal <InterruptRegister.bStreamErrorMask>.
    Found 1-bit register for signal <bDmaResetReg>.
    Found 1-bit register for signal <ControlStatusRegister.bLinkedReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostEnableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostDisableReg>.
    Found 1-bit register for signal <ControlStatusRegister.bHostFlushReg>.
    Found 1-bit register for signal <bOverflowStatusReg>.
    Found 1-bit register for signal <bUnderflowStatusReg>.
    Found 1-bit register for signal <bFlushingStatus>.
    Found 1-bit register for signal <bFlushingFailedStatus>.
    Found 1-bit register for signal <bStreamErrorStatusReg>.
    Found 1-bit register for signal <SatcrRegister.bSatcrRegWrite>.
    Found 1-bit register for signal <bRegPortOut_DataValid>.
    Found 1-bit register for signal <InterruptRegister.bOverflowStatus>.
    Found 1-bit register for signal <bEnableAlignment>.
    Found 1-bit register for signal <SatcrRegister.bDisabledLast>.
    Found 2-bit register for signal <n0304>.
    Found 16-bit register for signal <bNextBoundary>.
    Found 16-bit register for signal <bMaxPayloadSize>.
    Found 32-bit register for signal <bSatcr>.
    Found 32-bit register for signal <SatcrRegister.bSatcrAddAmt>.
    Found 32-bit register for signal <bRegPortOut_Data>.
    Found 10-bit register for signal <bMaxPktSize>.
    Found 10-bit register for signal <SatcrRegister.bBytesToAlignment>.
    Found 32-bit adder for signal <bSatcr[31]_SatcrRegister.bSatcrAddAmt[31]_add_16_OUT> created at line 1113.
    Found 32-bit subtractor for signal <GND_29_o_GND_29_o_sub_19_OUT<31:0>> created at line 1112.
    Found 10-bit subtractor for signal <GND_29_o_GND_29_o_sub_24_OUT<9:0>> created at line 1148.
    Found 32-bit comparator greater for signal <GND_29_o_SatcrRegister.bSatcrNx[31]_LessThan_22_o> created at line 1120
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <ChinchInterfaceDmaRegisters> synthesized.

Synthesizing Unit <ChinchDmaSourceStreamStateController>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaSourceStreamStateController.vhd".
    Found 1-bit register for signal <bDisableController>.
    Found 1-bit register for signal <bEnableReg>.
    Found 1-bit register for signal <bEnableRequestReg>.
    Found 1-bit register for signal <bFlushReg>.
    Found 1-bit register for signal <bFlushIrqStrobe>.
    Found 1-bit register for signal <bSatcrWriteReceived>.
    Found 1-bit register for signal <bOutstandingEnableIrq>.
    Found 2-bit register for signal <bState>.
    Found 2-bit register for signal <bStreamState>.
    Found finite state machine <FSM_4> for signal <bStreamState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | BusClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | unlinked                                       |
    | Power Up State     | unlinked                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <bStreamStateNx> created at line 269.
    Found 1-bit 4-to-1 multiplexer for signal <bSetEnableIrq> created at line 269.
    Found 1-bit 3-to-1 multiplexer for signal <bResetFirstSatcrWriteTracker> created at line 269.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaSourceStreamStateController> synthesized.

Synthesizing Unit <ChinchIrqInterface>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchIrqInterface.vhd".
WARNING:Xst:647 - Input <bLvFpgaIrq[0][32]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][31]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][30]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][29]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][28]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][27]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][26]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][25]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][24]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][23]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][22]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][21]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][20]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][19]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][18]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][17]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][16]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][15]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][14]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][13]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][12]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][11]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][10]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][9]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][8]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][7]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][6]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][5]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][4]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][3]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][2]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][1]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bLvFpgaIrq[0][0]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[15]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[14]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[13]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[12]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[11]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[10]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[9]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[8]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[7]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[6]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[5]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[4]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[3]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[2]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[1]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bDmaIrq[0]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bClientIrq[0]_Clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bIrq>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <ChinchIrqInterface> synthesized.

Synthesizing Unit <IoPort2LvFpga>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\IoPort2LvFpga.vhd".
WARNING:Xst:647 - Input <bIoPort2OutputTx_RFR_Delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputTx_HeaderWord> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bLastWord>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IoPort2LvFpga> synthesized.

Synthesizing Unit <PacketSink>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PacketSink.vhd".
WARNING:Xst:647 - Input <bOutputTx_Data<63:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bOutputRx_Accept>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PacketSink> synthesized.

Synthesizing Unit <CHInChCommIfcArbiterBase>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchCommIfcArbiterBase.vhd".
WARNING:Xst:647 - Input <sOutStrmsAccReqHigh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sOutStrmsAccReqNorm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'sInStrmsArbHighDone', unconnected in block 'CHInChCommIfcArbiterBase', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'sInStrmsArbNormDone', unconnected in block 'CHInChCommIfcArbiterBase', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'sOutStrmsArbHighDone', unconnected in block 'CHInChCommIfcArbiterBase', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'sOutStrmsArbNormDone', unconnected in block 'CHInChCommIfcArbiterBase', is tied to its initial value (0).
    Found 1-bit register for signal <SmLogicAndFFs.sStatusPushAccGntLoc>.
    Found 1-bit register for signal <SmLogicAndFFs.sMsiAccGntLoc>.
    Found 1-bit register for signal <SmLogicAndFFs.sMemReplyAccGntLoc>.
    Found 3-bit register for signal <SmLogicAndFFs.sMainArbSt>.
    Found finite state machine <FSM_5> for signal <SmLogicAndFFs.sMainArbSt>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 74                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 6-to-1 multiplexer for signal <SmLogicAndFFs.sNextMemReplyAccGntLoc> created at line 383.
    Found 1-bit 6-to-1 multiplexer for signal <SmLogicAndFFs.sNextStatusPushAccGntLoc> created at line 383.
    Found 1-bit 6-to-1 multiplexer for signal <SmLogicAndFFs.sNextMsiAccGntLoc> created at line 383.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CHInChCommIfcArbiterBase> synthesized.

Synthesizing Unit <ClockGenXilinxV5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ClockGenXilinxV5.vhd".
WARNING:Xst:647 - Input <bClockGenOut_UpdateConfiguration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'bLclClockGenDebug<1>', unconnected in block 'ClockGenXilinxV5', is tied to its initial value (00000000).
WARNING:Xst:2935 - Signal 'bLclClockGenDebug<0>', unconnected in block 'ClockGenXilinxV5', is tied to its initial value (00000000).
    Found 1-bit register for signal <bTxPllReset>.
    Found 1-bit register for signal <TxDcm.bTxClockMayBeLocked_ms>.
    Found 1-bit register for signal <bTxClockMayBeLocked>.
    Found 1-bit register for signal <bTxClockLocked>.
    Found 14-bit register for signal <TxDcm.bTxLockedFilterCount>.
    Found 26-bit register for signal <RxDcm.bRxUnResetClockCounter>.
    Found 1-bit register for signal <bRxPllReset>.
    Found 1-bit register for signal <bDlyCtrlRdy_ms>.
    Found 1-bit register for signal <bDlyCtrlRdy>.
    Found 1-bit register for signal <RxDcm.bRxClockMayBeLocked_ms>.
    Found 1-bit register for signal <bRxClockMayBeLocked>.
    Found 1-bit register for signal <bRxClockLocked>.
    Found 13-bit register for signal <RxDcm.bRxLockedFilterCount>.
    Found 25-bit register for signal <TxDcm.bTxUnResetClockCounter>.
    Found 25-bit adder for signal <TxDcm.bTxUnResetClockCounter[24]_GND_254_o_add_3_OUT> created at line 152.
    Found 14-bit adder for signal <TxDcm.bTxLockedFilterCount[13]_GND_254_o_add_8_OUT> created at line 235.
    Found 26-bit adder for signal <RxDcm.bRxUnResetClockCounter[25]_GND_254_o_add_13_OUT> created at line 282.
    Found 13-bit adder for signal <RxDcm.bRxLockedFilterCount[12]_GND_254_o_add_18_OUT> created at line 384.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
Unit <ClockGenXilinxV5> synthesized.

Synthesizing Unit <TheWindow>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd".
WARNING:Xst:647 - Input <aPoclDebugPort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DramClkDiv100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DramClk200> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cCL_Spare> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPoclPowerIsOn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigSmbInputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL1InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL2InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL3InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL4InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL5InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL6InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL7InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigTTL8InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigISO_In0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigISO_In1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigISO_In2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigQE_PhA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigQE_PhB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI0InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI1InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI2InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI3InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI4InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI5InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI6InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aTrigRTSI7InputData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aIMAQ1000_Connected> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd" line 546: Output port <rAssumeExternalClkInvalid> of the instance <theVI> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TheWindow.vhd" line 546: Output port <rDcmPllSourceClksValidOut> of the instance <theVI> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TheWindow> synthesized.

Synthesizing Unit <NiFpgaAG_FPGA_Image_Acquisition_FPGA>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 1194: Output port <iClkTimeOut> of the instance <n_Timed_Loop_2528> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 1194: Output port <iClkLoopinit> of the instance <n_Timed_Loop_2528> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 1218: Output port <cErrorOut> of the instance <n_Output_Node_12610_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 1248: Output port <loopinit> of the instance <n_whileloop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2195: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2195: Output port <iReturnTopEnIn> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2195: Output port <oReturnTopEnIn> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2195: Output port <cClearEnableOut> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2195: Output port <iCountEnableOut> of the instance <FPGAwFIFOn0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2253: Output port <iCountEmptyCount> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2253: Output port <iReturnTopEnIn> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2253: Output port <oReturnTopEnIn> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2253: Output port <cClearEnableOut> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 2253: Output port <iCountEnableOut> of the instance <FPGAwFIFOn1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3091: Output port <rDataValueOut> of the instance <CL_Config_FVAL_Active_High_ctl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3124: Output port <rDataValueOut> of the instance <CL_Config_LVAL_Active_High_ctl_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3157: Output port <rDataValueOut> of the instance <CL_Config_Spare_Active_High_ctl_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3190: Output port <rDataValueOut> of the instance <CL_Config_Line_Scan_ctl_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3223: Output port <rDataValueOut> of the instance <CL_Config_Signal_Mapping_ctl_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3256: Output port <rDataValueOut> of the instance <CL_Config_Configuration_ctl_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3289: Output port <rDataValueOut> of the instance <Acq_Control_Initialize_ctl_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3322: Output port <rDataValueOut> of the instance <Acq_Control_Ignore_DVAL_ctl_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3355: Output port <rDataValueOut> of the instance <Acq_Control_Acquire_ctl_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3388: Output port <rDataValueOut> of the instance <Acq_Control_Frames_To_Acq_ctl_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3421: Output port <rDataValueOut> of the instance <Acq_Control_Line_Scan_Height_ctl_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3454: Output port <rDataValueOut> of the instance <Acq_Control_Cancel_Acq_ctl_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3487: Output port <rDataValueOut> of the instance <Acq_Status_Initialized_ind_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3520: Output port <rDataValueOut> of the instance <Acq_Status_Acq_In_Progress_ind_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3553: Output port <rDataValueOut> of the instance <Acq_Status_Clocks_Per_Line_ind_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3586: Output port <rDataValueOut> of the instance <Acq_Status_Lines_Per_Frame_ind_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3619: Output port <rDataValueOut> of the instance <Acq_Status_Frames_Acq_apost_d_ind_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3652: Output port <rDataValueOut> of the instance <Acq_Status_DMA_Write_Timeout_ind_18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3685: Output port <rDataValueOut> of the instance <UART_Tx_Data_ctl_19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3718: Output port <rDataValueOut> of the instance <UART_Transmit_ctl_20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3751: Output port <rDataValueOut> of the instance <UART_Receive_ctl_21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3784: Output port <rDataValueOut> of the instance <UART_Byte_Mode_ctl_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3817: Output port <rDataValueOut> of the instance <UART_Set_Baud_Rate_ctl_23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3850: Output port <rDataValueOut> of the instance <UART_Baud_Rate_ctl_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3883: Output port <rDataValueOut> of the instance <UART_Rx_Data_ind_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3916: Output port <rDataValueOut> of the instance <UART_Tx_Ready_ind_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3949: Output port <rDataValueOut> of the instance <UART_Rx_Ready_ind_27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 3982: Output port <rDataValueOut> of the instance <UART_Break_Indicator_ind_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 4015: Output port <rDataValueOut> of the instance <UART_Framing_Error_ind_29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 4048: Output port <rDataValueOut> of the instance <UART_Overrun_Error_ind_30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd" line 4081: Output port <rDataValueOut> of the instance <CL_Config_DVAL_Active_High_ctl_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_FPGA_Image_Acquisition_FPGA> synthesized.

Synthesizing Unit <NiFpgaAG_00000000_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000000_SequenceFrame.vhd".
    Summary:
	no macro.
Unit <NiFpgaAG_00000000_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clockDataOutInternal>.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_1> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cEnableOut>.
    Found 1-bit register for signal <clockDelayedEnableIn>.
    Found 8-bit register for signal <clockDataOutInternal>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiFpgaLocalResHolderRead_2> synthesized.

Synthesizing Unit <NiLvCoerce_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCoerce.vhd".
    Summary:
	no macro.
Unit <NiLvCoerce_1> synthesized.

Synthesizing Unit <NiLvToInteger_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvToInteger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_1> synthesized.

Synthesizing Unit <NiLvFxpCoerce_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_1> synthesized.

Synthesizing Unit <NiFpgaAG_00000001_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 79: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 79: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 97: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 97: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 115: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 115: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 133: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 133: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 151: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 151: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 169: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 169: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 187: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 187: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 205: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000001_SequenceFrame.vhd" line 205: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13333_Diagram_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000001_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_1> synthesized.

Synthesizing Unit <NiFpgaDoWrite_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_2> synthesized.

Synthesizing Unit <NiFpgaAG_00000013_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000013_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000013_SequenceFrame.vhd" line 84: Output port <oClkTimeOut> of the instance <n_Timed_Loop_53> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000013_SequenceFrame.vhd" line 84: Output port <iClkLoopinit> of the instance <n_Timed_Loop_53> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000013_SequenceFrame.vhd" line 109: Output port <cErrorOut> of the instance <n_Output_Node_85_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000013_SequenceFrame> synthesized.

Synthesizing Unit <XDataNode>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\XDataNode.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <XDataNode> synthesized.

Synthesizing Unit <NiFpgaAG_00000015_TimedLoopDiagram>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" line 51: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" line 68: Output port <cEnableOut> of the instance <n_Input_Node_113_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" line 81: Output port <enable_out> of the instance <n_NiFpgaAG_00000017_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" line 96: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" line 114: Output port <cErrorOut> of the instance <n_Output_Node_103_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000015_TimedLoopDiagram.vhd" line 114: Output port <cEnableOut> of the instance <n_Output_Node_103_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000015_TimedLoopDiagram> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000017_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000017_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000017_SequenceFrame.vhd" line 38: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000017_SequenceFrame.vhd" line 38: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000017_SequenceFrame.vhd" line 57: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000017_SequenceFrame.vhd" line 57: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000017_SequenceFrame.vhd" line 57: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_39860_Diagram_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000017_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_1> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_1> synthesized.

Synthesizing Unit <XDataNodeOut>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\XDataNodeOut.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <XDataNodeOut> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_30>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_30.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_30> synthesized.

Synthesizing Unit <TimedLoopCore>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TimedLoopCore.vhd".
    Summary:
	no macro.
Unit <TimedLoopCore> synthesized.

Synthesizing Unit <TimedLoopDomainCrosser>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TimedLoopDomainCrosser.vhd".
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <oLEnableOut>.
    Found 1-bit register for signal <iEnableClrDelayed>.
    Found 3-bit register for signal <iEnableInDelays>.
    Found 2-bit register for signal <iEoState>.
    Found finite state machine <FSM_6> for signal <iEoState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | IClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitingforloopenableoutassertion               |
    | Power Up State     | waitingforloopenableoutassertion               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TimedLoopDomainCrosser> synthesized.

Synthesizing Unit <HandshakeSLV_Ack>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV_Ack.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV_Ack.vhd" line 57: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_Ack> synthesized.

Synthesizing Unit <HandshakeBase_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 33-bit register for signal <iLclStoredData>.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <HandshakeBase_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_1> synthesized.

Synthesizing Unit <DFlop_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlop.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlop_1> synthesized.

Synthesizing Unit <PulseSyncBool>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PulseSyncBool.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PulseSyncBool.vhd" line 58: Output port <iStatusOfoSig> of the instance <PulseSyncBasex> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PulseSyncBool.vhd" line 58: Output port <oSig> of the instance <PulseSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PulseSyncBool> synthesized.

Synthesizing Unit <PulseSyncBase>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\PulseSyncBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <iSigOut_ms>.
    Set property "syn_maxfan = 1000000" for signal <oHoldSigIn_ms>.
    Summary:
	no macro.
Unit <PulseSyncBase> synthesized.

Synthesizing Unit <HandshakeSLV_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV.vhd" line 55: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_1> synthesized.

Synthesizing Unit <TimedLoopController>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TimedLoopController.vhd".
    Found 1-bit register for signal <iLEnableOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <TimedLoopController> synthesized.

Synthesizing Unit <NiFpgaAG_0000001f_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000001f_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000001f_SequenceFrame.vhd" line 496: Output port <oClkTimeOut> of the instance <n_Timed_Loop_56849> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000001f_SequenceFrame.vhd" line 496: Output port <iClkLoopinit> of the instance <n_Timed_Loop_56849> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000001f_SequenceFrame.vhd" line 521: Output port <cErrorOut> of the instance <n_Output_Node_73848_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000001f_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000021_TimedLoopDiagram>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_800000d1<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_800000d3<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_800000d5<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 538: Output port <enable_out> of the instance <n_B0_Tap_8_dash_Bit_vi_colon_Clone7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 585: Output port <cEnableOut> of the instance <n_Join_Numbers_7825> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 607: Output port <cEnableOut> of the instance <n_Join_Numbers_7728> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 629: Output port <cEnableOut> of the instance <n_Join_Numbers_9143> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 651: Output port <cEnableOut> of the instance <n_Join_Numbers_7625> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 673: Output port <cEnableOut> of the instance <n_Join_Numbers_7544> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 695: Output port <cEnableOut> of the instance <n_Join_Numbers_9238> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 717: Output port <cEnableOut> of the instance <n_Join_Numbers_9653> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 765: Output port <cEnableOut> of the instance <n_Join_Numbers_6936> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 813: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 830: Output port <cEnableOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 847: Output port <cEnableOut> of the instance <n_Control_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 864: Output port <cEnableOut> of the instance <n_Control_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 910: Output port <cEnableOut> of the instance <n_Control_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 927: Output port <cEnableOut> of the instance <n_Input_Node_57762_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 940: Output port <enable_out> of the instance <n_NiFpgaAG_00000031_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 961: Output port <cEnableOut> of the instance <n_Or_7980> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 999: Output port <cEnableOut> of the instance <n_LocalReaderCL_Config_Line_Scan> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1016: Output port <ctrlind_14_Acquiring> of the instance <n_SubVI_Acquisition_State_Machine_vi_87> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1016: Output port <enable_out> of the instance <n_SubVI_Acquisition_State_Machine_vi_87> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1109: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1127: Output port <cEnableOut> of the instance <n_Indicator_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1145: Output port <cEnableOut> of the instance <n_Indicator_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1163: Output port <cEnableOut> of the instance <n_Indicator_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1224: Output port <cEnableOut> of the instance <n_Or_1607> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1255: Output port <cEnableOut> of the instance <n_Indicator_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1273: Output port <enable_out> of the instance <n_NiFpgaAG_000000c2_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1295: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_43952> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1317: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_12478> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1358: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_43944> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1380: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_12478_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1454: Output port <enable_out> of the instance <n_NiFpgaAG_000000c9_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1466: Output port <enable_out> of the instance <n_NiFpgaAG_000000cb_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1478: Output port <enable_out> of the instance <n_NiFpgaAG_000000cd_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1490: Output port <enable_out> of the instance <n_NiFpgaAG_000000cf_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1508: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_13069> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1539: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_13069_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1570: Output port <enable_out> of the instance <n_NiFpgaAG_000000d3_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1597: Output port <enable_out> of the instance <n_NiFpgaAG_000000da_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1621: Output port <enable_out> of the instance <n_NiFpgaAG_000000e0_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1643: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_23577> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1665: Output port <cEnableOut> of the instance <n_And_22833> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1696: Output port <enable_out> of the instance <n_NiFpgaAG_000000e3_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1711: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_000000e6_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1711: Output port <enable_out> of the instance <n_NiFpgaAG_000000e6_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1748: Output port <enable_out> of the instance <n_NiFpgaAG_000000e8_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1766: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1788: Output port <cEnableOut> of the instance <n_NotPrimitive_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1810: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_26587> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1841: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_26587_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1872: Output port <enable_out> of the instance <n_NiFpgaAG_000000ec_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1896: Output port <enable_out> of the instance <n_NiFpgaAG_000000f2_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1923: Output port <cErrorOut> of the instance <n_Output_Node_57206_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000021_TimedLoopDiagram.vhd" line 1923: Output port <cEnableOut> of the instance <n_Output_Node_57206_Diagram> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_8000001e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000020> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000022> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <NiFpgaAG_00000021_TimedLoopDiagram> synthesized.

Synthesizing Unit <B0_Tap_8_dash_Bit_vi_colon_Clone7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" line 76: Output port <enable_out> of the instance <n_NiFpgaAG_00000022_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" line 128: Output port <enable_out> of the instance <n_resholder_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" line 145: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <B0_Tap_8_dash_Bit_vi_colon_Clone7> synthesized.

Synthesizing Unit <NiFpgaAG_00000022_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 103: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 103: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 122: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 122: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 141: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 141: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 160: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 160: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 179: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 179: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 198: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 198: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 217: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 217: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 236: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 236: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 255: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 255: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 274: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000022_SequenceFrame.vhd" line 274: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_43_Diagram_10> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000022_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_2> synthesized.

Synthesizing Unit <resholder_w_scl>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_w_scl.vhd".
WARNING:Xst:647 - Input <res_wi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_scl> synthesized.

Synthesizing Unit <SubVICtlOrInd_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 80-bit register for signal <cReg>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SubVICtlOrInd_1> synthesized.

Synthesizing Unit <NiFpgaLvJoinNumbers_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLvJoinNumbers.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvJoinNumbers_1> synthesized.

Synthesizing Unit <NiFpgaLvJoinNumbers_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLvJoinNumbers.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvJoinNumbers_2> synthesized.

Synthesizing Unit <NiFpgaLvJoinNumbers_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLvJoinNumbers.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLvJoinNumbers_3> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_1> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_1> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 64-bit register for signal <cRegArray<1>>.
    Found 64-bit register for signal <cMuxData<1>>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <NiFpgaRegisterCoreBase_1> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_2> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_2> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 16-bit register for signal <cRegArray<1>>.
    Found 16-bit register for signal <cMuxData<1>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NiFpgaRegisterCoreBase_2> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_4> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_3> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_3> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000031_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 55: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 55: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 74: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 74: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 93: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 93: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 112: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000031_SequenceFrame.vhd" line 112: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_16001_Diagram_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000031_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaBoolOp_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOp.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOp.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_1> synthesized.

Synthesizing Unit <NiLvToInteger_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvToInteger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_2> synthesized.

Synthesizing Unit <NiLvFxpCoerce_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_2> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_2> synthesized.

Synthesizing Unit <Acquisition_State_Machine_vi_colon_Clone0>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd".
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_8000000b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 463: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 480: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 523: Output port <enable_out> of the instance <n_resholder_r_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 566: Output port <enable_out> of the instance <n_resholder_r_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 609: Output port <enable_out> of the instance <n_resholder_r_opt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 652: Output port <enable_out> of the instance <n_resholder_r_opt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 842: Output port <enable_out> of the instance <n_SubVI_Rising_Edge_Detect_vi_3453> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 855: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 906: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 952: Output port <enable_out> of the instance <n_resholder_w_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 998: Output port <cEnableOut> of the instance <n_Not_3382> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1079: Output port <enable_out> of the instance <n_resholder_w_opt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1126: Output port <enable_out> of the instance <n_resholder_w_opt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1173: Output port <enable_out> of the instance <n_resholder_w_opt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1190: Output port <cLeftDataOut> of the instance <n_Feedback_Node_718> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1190: Output port <cLeftEnableOut> of the instance <n_Feedback_Node_718> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1245: Output port <enable_out> of the instance <n_SubVI_Counter_vi_1436> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1290: Output port <enable_out> of the instance <n_SubVI_Counter_vi_1303> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1363: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_1033> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1394: Output port <cEnableOut> of the instance <n_And_1141> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1451: Output port <cEnableOut> of the instance <n_Not_Equal_To_0_ques_974> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1473: Output port <enable_out> of the instance <n_SubVI_Rising_Edge_Detect_vi_1309> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1486: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_6939> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1543: Output port <cEnableOut> of the instance <n_Or_1454> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1574: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_2129> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1632: Output port <cEnableOut> of the instance <n_Greater_Or_Equal_ques_1063> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1690: Output port <cEnableOut> of the instance <n_Or_1526> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1721: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_6939_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1752: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_6939_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1905: Output port <enable_out> of the instance <n_SubVI_Counter_vi_1547> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1924: Output port <cEnableOut> of the instance <n_And_9032> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1955: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1955: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1979: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 1979: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2003: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2003: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2027: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2027: Output port <data> of the instance <n_SubVICtlOrIndOpt_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2051: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2051: Output port <data> of the instance <n_SubVICtlOrIndOpt_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2075: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2075: Output port <data> of the instance <n_SubVICtlOrIndOpt_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2099: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2124: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2149: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2174: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2199: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2224: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Acquisition_State_Machine_vi_colon_Clone0.vhd" line 2224: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000006> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000008> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000012> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000014> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000016> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000018> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000001a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000001c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000001e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000020> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000022> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000024> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000026> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000028> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000002a> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000002c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000002e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000030> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000032> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000034> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000036> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000038> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 4-to-1 multiplexer for signal <s_Next_state_5893_2> created at line 2343.
    Found 1-bit 4-to-1 multiplexer for signal <s_Currently_acquiring_frames_ques_1069_2> created at line 2358.
    Found 1-bit 4-to-1 multiplexer for signal <s_7186_2> created at line 2373.
    Found 1-bit 4-to-1 multiplexer for signal <s_7195_2> created at line 2388.
    Found 1-bit 4-to-1 multiplexer for signal <s_1447_2> created at line 2403.
    Found 1-bit 4-to-1 multiplexer for signal <s_7231_2> created at line 2418.
    Found 1-bit 4-to-1 multiplexer for signal <s_7249_2> created at line 2433.
    Found 1-bit 4-to-1 multiplexer for signal <s_7258> created at line 2448.
    Summary:
	inferred   8 Multiplexer(s).
Unit <Acquisition_State_Machine_vi_colon_Clone0> synthesized.

Synthesizing Unit <resholder_r_opt_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_1> synthesized.

Synthesizing Unit <resholder_r_opt_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_4> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_4> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 32-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NiFpgaRegisterCoreBase_4> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cInitEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FloatingFeedbackGInit_5> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_5> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiFpgaRegisterCoreBase_5> synthesized.

Synthesizing Unit <resholder_r_opt_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_3> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_6> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_6> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 16-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_6> synthesized.

Synthesizing Unit <Rising_Edge_Detect_vi_colon_Clone2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" line 81: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" line 103: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" line 120: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" line 151: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" line 168: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" line 168: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Rising_Edge_Detect_vi_colon_Clone2.vhd" line 192: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Rising_Edge_Detect_vi_colon_Clone2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_7> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_7> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 1-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_7> synthesized.

Synthesizing Unit <NiFpgaBoolOpNot>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOpNot.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOpNot.vhd" line 143: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOpNot> synthesized.

Synthesizing Unit <NiFpgaBoolOp_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOp.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOp.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_2> synthesized.

Synthesizing Unit <resholder_w_opt_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_1> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_1> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_2> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_8>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_8> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_8>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_8> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_8>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 32-bit register for signal <cRegArray<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_8> synthesized.

Synthesizing Unit <resholder_w_opt_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_2> synthesized.

Synthesizing Unit <Counter_vi_colon_Clone1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd".
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 106: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 123: Output port <cEnableOut> of the instance <n_Add_201> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 164: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 181: Output port <enable_out> of the instance <n_resholder_r_opt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 198: Output port <cEnableOut> of the instance <n_Or_654> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 229: Output port <cEnableOut> of the instance <n_Select_143> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 249: Output port <res_wo> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 249: Output port <res_ro> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 249: Output port <data> of the instance <n_SubVICtlOrInd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 274: Output port <res_wo> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 274: Output port <res_ro> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 274: Output port <data> of the instance <n_SubVICtlOrInd_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 299: Output port <res_wo> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 299: Output port <res_ro> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 299: Output port <data> of the instance <n_SubVICtlOrInd_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 324: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 349: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 349: Output port <data> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 373: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Counter_vi_colon_Clone1.vhd" line 373: Output port <data> of the instance <n_SubVICtlOrIndOpt_3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000004> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Counter_vi_colon_Clone1> synthesized.

Synthesizing Unit <NiLvAdd>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvAdd.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvAdd> synthesized.

Synthesizing Unit <NiLvFxpAdd_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpAdd.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 33-bit adder for signal <n0015> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_1> synthesized.

Synthesizing Unit <NiLvFxpEnableHandler_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandler.vhd".
    Summary:
	no macro.
Unit <NiLvFxpEnableHandler_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_3> synthesized.

Synthesizing Unit <NiFpgaSelect_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_1> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_3> synthesized.

Synthesizing Unit <NiLvCompare_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_1> synthesized.

Synthesizing Unit <NiLvFxpCompare_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 34-bit subtractor for signal <n0013> created at line 1624.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpCompare_1> synthesized.

Synthesizing Unit <NiLvCompareToZero>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvCompareToZero> synthesized.

Synthesizing Unit <NiLvFxpCompareToZero>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompareToZero.vhd".
    Summary:
	no macro.
Unit <NiLvFxpCompareToZero> synthesized.

Synthesizing Unit <NiLvFxpCompare_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCompare_2> synthesized.

Synthesizing Unit <NiFpgaAG_0000005e_CaseStructure_177>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructure_177.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_0000005e_CaseStructure_177> synthesized.

Synthesizing Unit <NiFpgaAG_0000005e_CaseStructureFrame_0000>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_grtr_equal_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" line 65: Output port <cEnableOut> of the instance <n_Not_1828> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" line 87: Output port <cEnableOut> of the instance <n_Not_3388> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" line 109: Output port <cEnableOut> of the instance <n_Select_2928> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" line 129: Output port <cEnableOut> of the instance <n_Select_458> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd" line 149: Output port <cEnableOut> of the instance <n_Select_1377> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000005e_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaSelect_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_2> synthesized.

Synthesizing Unit <NiFpgaSelect_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaSelect.vhd" line 75: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaSelect_3> synthesized.

Synthesizing Unit <NiLvFxpEnableHandlerSlv_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpEnableHandlerSlv.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFxpEnableHandlerSlv_4> synthesized.

Synthesizing Unit <NiFpgaAG_0000005e_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_grtr_equal_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" line 56: Output port <cEnableOut> of the instance <n_And_3240> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" line 87: Output port <cEnableOut> of the instance <n_Select_581> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd" line 107: Output port <cEnableOut> of the instance <n_Select_1643> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000005e_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000005e_CaseStructureFrame_0002>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd".
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 73: Output port <cEnableOut> of the instance <n_Not_2514> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 95: Output port <cEnableOut> of the instance <n_And_2307> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 126: Output port <cEnableOut> of the instance <n_Not_Or_1910> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 157: Output port <cEnableOut> of the instance <n_Select_1048> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 177: Output port <cEnableOut> of the instance <n_Not_1650> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 199: Output port <cEnableOut> of the instance <n_NotPrimitive> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 221: Output port <cEnableOut> of the instance <n_Compound_Arithmetic_4074> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 252: Output port <cEnableOut> of the instance <n_Select_2574> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd" line 272: Output port <cEnableOut> of the instance <n_Select_682> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000005e_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaBoolOp_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOp.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBoolOp.vhd" line 233: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerSlvx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaBoolOp_3> synthesized.

Synthesizing Unit <NiFpgaAG_0000005e_CaseStructureFrame_0003>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd".
WARNING:Xst:647 - Input <tunnel_x_or_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_and_y_ques_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_x_grtr_equal_y_ques> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd" line 52: Output port <cEnableOut> of the instance <n_Select_1041> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000005e_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_4> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_5> synthesized.

Synthesizing Unit <SubVICtlOrInd_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrInd.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cReg>.
    Found 1-bit register for signal <cWriteEnableOut>.
    WARNING:Xst:2404 -  FFs/Latches <cPrevWriteEnableIn<0:0>> (without init value) have a constant value of 0 in block <SubVICtlOrInd_4>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SubVICtlOrInd_4> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_2> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructure_275>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructure_275.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_000000bf_CaseStructure_275> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0000>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000000bf_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000bf_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000000c2_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c2_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c2_SequenceFrame.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40946_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c2_SequenceFrame.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40946_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000c2_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResource<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_3> synthesized.

Synthesizing Unit <NiFpgaAG_000000c6_CaseStructureFrame_0000>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000c6_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000000c6_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<17:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000003<65:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000c6_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000000c9_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c9_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c9_SequenceFrame.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40040_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c9_SequenceFrame.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_40040_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000c9_SequenceFrame.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40040_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000c9_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000cb_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cb_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cb_SequenceFrame.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40644_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cb_SequenceFrame.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_40644_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cb_SequenceFrame.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40644_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000cb_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   1 Multiplexer(s).
Unit <NiFpgaDoWrite_3> synthesized.

Synthesizing Unit <NiFpgaAG_000000cd_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cd_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cd_SequenceFrame.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_40342_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cd_SequenceFrame.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_40342_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cd_SequenceFrame.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_40342_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000cd_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDoWrite_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDoWrite.vhd".
WARNING:Xst:647 - Input <cFromEnableResource> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cToEnableResource> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaDoWrite_4> synthesized.

Synthesizing Unit <NiFpgaAG_000000cf_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd" line 47: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8009_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd" line 47: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8009_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd" line 66: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8009_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd" line 66: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8009_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd" line 85: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_8009_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000cf_SequenceFrame.vhd" line 85: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_8009_Diagram_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000cf_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000d3_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 69: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 69: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 88: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 88: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 107: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 107: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 126: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 126: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 145: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 145: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 145: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 163: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 163: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000d3_SequenceFrame.vhd" line 163: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_13086_Diagram_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000d3_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResource<192:65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_4> synthesized.

Synthesizing Unit <NiFpgaAG_000000da_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 58: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 58: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 58: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 76: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 76: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 76: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 94: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 94: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 94: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 112: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 112: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 112: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 130: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 130: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000da_SequenceFrame.vhd" line 130: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_17007_Diagram_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000da_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000e0_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e0_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e0_SequenceFrame.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_21699_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e0_SequenceFrame.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_21699_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e0_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000e3_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e3_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e3_SequenceFrame.vhd" line 38: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_22119_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e3_SequenceFrame.vhd" line 38: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_22119_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e3_SequenceFrame.vhd" line 57: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_22119_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e3_SequenceFrame.vhd" line 57: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_22119_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e3_SequenceFrame.vhd" line 57: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_22119_Diagram_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e3_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000e6_CaseStructureFrame_0000>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_EIOSignal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e6_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_000000e6_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ImageDataClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e6_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_000000e8_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd" line 47: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_25365_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd" line 47: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_25365_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd" line 66: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_25365_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd" line 66: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_25365_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd" line 85: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_25365_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000e8_SequenceFrame.vhd" line 85: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_25365_Diagram_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000e8_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000ec_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 62: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 62: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 81: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 81: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 100: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 100: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 119: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 119: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 138: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 138: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000ec_SequenceFrame.vhd" line 138: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_26602_Diagram_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000ec_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_000000f2_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 65: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 65: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 65: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 83: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 83: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 83: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 101: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 101: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 101: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 119: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 119: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 119: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 137: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 137: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 137: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 155: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 155: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_000000f2_SequenceFrame.vhd" line 155: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_23585_Diagram_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_000000f2_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_293>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_293.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_293.vhd" line 64: Output port <oEnableOut> of the instance <TimeLoopCoreFromRioClk40ToImageDataClock> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_293> synthesized.

Synthesizing Unit <NiFpgaAG_00000127_TimedLoopDiagram>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 191: Output port <cEnableOut> of the instance <n_Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 208: Output port <cEnableOut> of the instance <n_Control_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 225: Output port <cEnableOut> of the instance <n_Control_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 242: Output port <cEnableOut> of the instance <n_Control_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 259: Output port <cEnableOut> of the instance <n_Control_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 276: Output port <cEnableOut> of the instance <n_Control_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 302: Output port <enable_out> of the instance <n_SubVI_Serial_Interface_vi_11470> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 369: Output port <cEnableOut> of the instance <n_Indicator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 387: Output port <cEnableOut> of the instance <n_Indicator_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 405: Output port <cEnableOut> of the instance <n_Indicator_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 423: Output port <cEnableOut> of the instance <n_Indicator_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 441: Output port <cEnableOut> of the instance <n_Indicator_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 459: Output port <cEnableOut> of the instance <n_Indicator_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 477: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_00000157_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 477: Output port <enable_out> of the instance <n_NiFpgaAG_00000157_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 512: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_00000159_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 512: Output port <enable_out> of the instance <n_NiFpgaAG_00000159_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 547: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_0000015b_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 547: Output port <enable_out> of the instance <n_NiFpgaAG_0000015b_CaseStructure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 582: Output port <cEnableOut> of the instance <n_Input_Node_3525_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 595: Output port <cErrorOut> of the instance <n_Output_Node_10692_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000127_TimedLoopDiagram.vhd" line 595: Output port <cEnableOut> of the instance <n_Output_Node_10692_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000127_TimedLoopDiagram> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_5> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderRead_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderRead.vhd".
WARNING:Xst:647 - Input <cFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderRead_6> synthesized.

Synthesizing Unit <Serial_Interface_vi_colon_Clone6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 323: Output port <enable_out> of the instance <n_resholder_r_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 561: Output port <enable_out> of the instance <n_NiFpgaAG_0000013a_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 576: Output port <enable_out> of the instance <n_NiFpgaAG_0000013d_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 591: Output port <enable_out> of the instance <n_NiFpgaAG_00000140_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 603: Output port <enable_out> of the instance <n_NiFpgaAG_00000142_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 642: Output port <enable_out> of the instance <n_resholder_w_opt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 659: Output port <res_wo> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 659: Output port <data> of the instance <n_SubVICtlOrIndOpt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Serial_Interface_vi_colon_Clone6.vhd" line 683: Output port <res_ro> of the instance <n_SubVICtlOrIndOpt_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_8000000c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_8000000e> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000010> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <res_80000012> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit 4-to-1 multiplexer for signal <s_8845_2> created at line 725.
    Found 1-bit 4-to-1 multiplexer for signal <s_8842> created at line 740.
    Found 8-bit 4-to-1 multiplexer for signal <s_8836_2> created at line 755.
    Found 1-bit 4-to-1 multiplexer for signal <s_11269> created at line 770.
    Found 16-bit 4-to-1 multiplexer for signal <s_2700_2> created at line 805.
    Found 1-bit 4-to-1 multiplexer for signal <s_44> created at line 820.
    Found 8-bit 4-to-1 multiplexer for signal <s_19364_2> created at line 835.
    Found 8-bit 4-to-1 multiplexer for signal <s_2688> created at line 850.
    Found 1-bit 4-to-1 multiplexer for signal <s_18117> created at line 865.
    Summary:
	inferred   9 Multiplexer(s).
Unit <Serial_Interface_vi_colon_Clone6> synthesized.

Synthesizing Unit <FloatingFeedbackGInit_9>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FloatingFeedbackGInit.vhd".
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResTopEnablePassThruTopEnables<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cLeftEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MuxAfterRegisterInit.cState>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FloatingFeedbackGInit_9> synthesized.

Synthesizing Unit <NiFpgaRegisterCore_9>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCore.vhd".
    Summary:
	no macro.
Unit <NiFpgaRegisterCore_9> synthesized.

Synthesizing Unit <NiFpgaRegisterCoreBase_9>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegisterCoreBase.vhd".
    Found 8-bit register for signal <cRegArray<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaRegisterCoreBase_9> synthesized.

Synthesizing Unit <resholder_r_opt_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_r_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_r_opt_4> synthesized.

Synthesizing Unit <NiFpgaAG_00000128_CaseStructure_336>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructure_336.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <NiFpgaAG_00000128_CaseStructure_336> synthesized.

Synthesizing Unit <NiFpgaAG_00000128_CaseStructureFrame_0000>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" line 45: Output port <enable_out> of the instance <n_NiFpgaAG_00000129_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" line 57: Output port <cEnableOut> of the instance <n_And_5511> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0000.vhd" line 88: Output port <cEnableOut> of the instance <n_Select_5522> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000128_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000129_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000129_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000129_SequenceFrame.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_5101_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000129_SequenceFrame.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_5101_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000129_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000128_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000128_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000128_CaseStructureFrame_0002>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0002.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0002.vhd" line 39: Output port <enable_out> of the instance <n_NiFpgaAG_0000012d_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000128_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiFpgaAG_0000012d_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012d_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012d_SequenceFrame.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_5627_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012d_SequenceFrame.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_5627_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000012d_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaDiRead_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaDiRead.vhd".
    Set property "syn_maxfan = 1000000" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResource<24:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaDiRead_5> synthesized.

Synthesizing Unit <NiFpgaAG_00000128_CaseStructureFrame_0003>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000128_CaseStructureFrame_0003.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000128_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiFpgaAG_0000012f_CaseStructureFrame_0000>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd" line 41: Output port <cEnableOut> of the instance <n_Select_1512> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000012f_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_0000012f_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" line 46: Output port <enable_out> of the instance <n_NiFpgaAG_00000131_SequenceFrame_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd" line 58: Output port <cEnableOut> of the instance <n_Select_4750> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000012f_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000131_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000131_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000131_SequenceFrame.vhd" line 31: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_4850_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000131_SequenceFrame.vhd" line 31: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_4850_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000131_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_0000012f_CaseStructureFrame_0002>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" line 47: Output port <cEnableOut> of the instance <n_prim_CVT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" line 79: Output port <cEnableOut> of the instance <n_Increment_1609> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd" line 112: Output port <enable_out> of the instance <n_Index_Array_1597> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_0000012f_CaseStructureFrame_0002> synthesized.

Synthesizing Unit <NiLvCoerce_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCoerce.vhd".
    Summary:
	no macro.
Unit <NiLvCoerce_2> synthesized.

Synthesizing Unit <NiLvToInteger_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvToInteger.vhd".
    Summary:
	no macro.
Unit <NiLvToInteger_3> synthesized.

Synthesizing Unit <NiLvFxpCoerce_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCoerce.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCoerce.vhd" line 170: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCoerce_3> synthesized.

Synthesizing Unit <NiLvIncrement>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvIncrement.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvIncrement> synthesized.

Synthesizing Unit <NiLvFxpIncrement>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpIncrement.vhd".
    Summary:
	no macro.
Unit <NiLvFxpIncrement> synthesized.

Synthesizing Unit <NiLvFxpAdd_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpAdd.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpAdd.vhd" line 137: Output port <cOverflow> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Found 9-bit adder for signal <n0014> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <NiLvFxpAdd_2> synthesized.

Synthesizing Unit <ArrayIndexNode_310>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ArrayIndexNode_310.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 12-to-1 multiplexer for signal <data_outL1unclipped> created at line 33.
    Found 4-bit comparator greater for signal <idxLowerGT1> created at line 49
    Summary:
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ArrayIndexNode_310> synthesized.

Synthesizing Unit <NiFpgaAG_0000012f_CaseStructureFrame_0003>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tunnel_output_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_80000001<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" line 49: Output port <cEnableOut> of the instance <n_Equal_ques_1729> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" line 80: Output port <cEnableOut> of the instance <n_Or_9177> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd" line 111: Output port <cEnableOut> of the instance <n_Select_5102> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <res_80000002> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <NiFpgaAG_0000012f_CaseStructureFrame_0003> synthesized.

Synthesizing Unit <NiLvCompare_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvCompare.vhd".
WARNING:Xst:647 - Input <cTopLevelEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvCompare_2> synthesized.

Synthesizing Unit <NiLvFxpCompare_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFxpCompare.vhd" line 240: Output port <cOut> of the instance <NiLvFxpEnableHandlerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiLvFxpCompare_3> synthesized.

Synthesizing Unit <NiFpgaAG_0000013a_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd" line 37: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_2081_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd" line 37: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_2081_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd" line 37: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_2081_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd" line 55: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_2081_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd" line 55: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_2081_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013a_SequenceFrame.vhd" line 55: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_2081_Diagram_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000013a_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_0000013d_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd" line 37: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_2380_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd" line 37: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_2380_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd" line 37: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_2380_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd" line 55: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_2380_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd" line 55: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_2380_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000013d_SequenceFrame.vhd" line 55: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_2380_Diagram_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000013d_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000140_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000140_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000140_SequenceFrame.vhd" line 30: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6106_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000140_SequenceFrame.vhd" line 30: Output port <cToEnableResource> of the instance <n_FPGA_I_slash_O_Node_6106_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000140_SequenceFrame.vhd" line 30: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6106_Diagram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000140_SequenceFrame> synthesized.

Synthesizing Unit <NiFpgaAG_00000142_SequenceFrame>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 71: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 71: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 90: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 90: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 109: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 109: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 128: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 128: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 147: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 147: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 166: Output port <cErrorOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000142_SequenceFrame.vhd" line 166: Output port <cEnableOut> of the instance <n_FPGA_I_slash_O_Node_6405_Diagram_6> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000142_SequenceFrame> synthesized.

Synthesizing Unit <resholder_w_opt_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\resholder_w_opt.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <resholder_w_opt_3> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_6> synthesized.

Synthesizing Unit <SubVICtlOrIndOpt_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SubVICtlOrIndOpt.vhd".
WARNING:Xst:647 - Input <res_ri<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <res_wi<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SubVICtlOrIndOpt_7> synthesized.

Synthesizing Unit <NiFpgaLocalResHolderWrite_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaLocalResHolderWrite.vhd".
WARNING:Xst:647 - Input <cFromRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaLocalResHolderWrite_3> synthesized.

Synthesizing Unit <NiFpgaAG_00000157_CaseStructureFrame_0000>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000157_CaseStructureFrame_0000.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000157_CaseStructureFrame_0000> synthesized.

Synthesizing Unit <NiFpgaAG_00000157_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000157_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000157_CaseStructureFrame_0001.vhd" line 29: Output port <cEnableOut> of the instance <n_LocalWriterUART_Set_Baud_Rate> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000157_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000159_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000159_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000159_CaseStructureFrame_0001.vhd" line 29: Output port <cEnableOut> of the instance <n_LocalWriterUART_Receive> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000159_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_0000015b_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd" line 29: Output port <cEnableOut> of the instance <n_LocalWriterUART_Transmit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_0000015b_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_TimedLoopControllerContainer_375>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_375.vhd".
WARNING:Xst:647 - Input <iClkSubdiag_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_TimedLoopControllerContainer_375.vhd" line 57: Output port <iEnableOut> of the instance <TimeLoopControllerx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_TimedLoopControllerContainer_375> synthesized.

Synthesizing Unit <NiFpgaAG_00000172_WhileLoop>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000172_WhileLoop.vhd".
WARNING:Xst:647 - Input <iteration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000172_WhileLoop.vhd" line 64: Output port <binenc_muxselect> of the instance <n_NiFpgaAG_00000173_CaseStructure> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaAG_00000172_WhileLoop> synthesized.

Synthesizing Unit <NiFpgaAG_00000173_CaseStructure_374>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000173_CaseStructure_374.vhd".
    Found 2-bit register for signal <subdiag_en>.
    Found 1-bit register for signal <binenc_muxselect>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaAG_00000173_CaseStructure_374> synthesized.

Synthesizing Unit <NiFpgaAG_00000173_CaseStructureFrame_0001>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000173_CaseStructureFrame_0001.vhd".
WARNING:Xst:647 - Input <casesel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaAG_00000173_CaseStructureFrame_0001> synthesized.

Synthesizing Unit <NiFpgaAG_00000174_CustomNode>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaAG_00000174_CustomNode.vhd".
WARNING:Xst:647 - Input <IRQ_Number_0<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FromResInterfaceMiteIrqStatus0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <l_enable_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiFpgaAG_00000174_CustomNode> synthesized.

Synthesizing Unit <whileloop>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\whileloop.vhd".
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <lp_iteration>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_st                                        |
    | Power Up State     | idle_st                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <lp_iteration[31]_GND_4102_o_add_16_OUT> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <whileloop> synthesized.

Synthesizing Unit <InvisibleResholder>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InvisibleResholder.vhd".
WARNING:Xst:647 - Input <FromResbusholddummy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ToResbusholddummy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <InvisibleResholder> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
    Found 1-bit register for signal <cSyncRegister>.
    Found 1-bit register for signal <cEnableOut>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_1> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
    Found 1-bit register for signal <cEnableOut>.
    Found 8-bit register for signal <cSyncRegister>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_2> synthesized.

Synthesizing Unit <bushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd".
WARNING:Xst:647 - Input <dummyFromReshold> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_FVAL_Active_High_ctl_0HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_LVAL_Active_High_ctl_1HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_Spare_Active_High_ctl_3HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResCL_Config_Line_Scan_ctl_4HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_Signal_Mapping_ctl_5HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_Configuration_ctl_6HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Initialize_ctl_7HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Ignore_DVAL_ctl_8HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Acquire_ctl_9HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Frames_To_Acq_ctl_10HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Line_Scan_Height_ctl_11HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Control_Cancel_Acq_ctl_12HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Initialized_ind_13HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Acq_In_Progress_ind_14HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Clocks_Per_Line_ind_15HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Lines_Per_Frame_ind_16HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_Frames_Acq_apost_d_ind_17HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <imageDataClockFromResAcq_Status_DMA_Write_Timeout_ind_18HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Tx_Data_ctl_19HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Transmit_ctl_20HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Receive_ctl_21HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Byte_Mode_ctl_22HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Set_Baud_Rate_ctl_23HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Baud_Rate_ctl_24HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Rx_Data_ind_25HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Tx_Ready_ind_26HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Rx_Ready_ind_27HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Break_Indicator_ind_28HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Framing_Error_ind_29HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResUART_Overrun_Error_ind_30HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rioClk40FromResCL_Config_DVAL_Active_High_ctl_2HostWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 744: Output port <iStoredData> of the instance <ImageDataClockCrossing.ImageDataClockFromInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 760: Output port <iStoredData> of the instance <ImageDataClockCrossing.ImageDataClockToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 760: Output port <iReady> of the instance <ImageDataClockCrossing.ImageDataClockToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 760: Output port <iOResetStatus> of the instance <ImageDataClockCrossing.ImageDataClockToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 1076: Output port <iStoredData> of the instance <RioClk40Crossing.RioClk40FromInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 1092: Output port <iStoredData> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 1092: Output port <iReady> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 1092: Output port <iOResetStatus> of the instance <RioClk40Crossing.RioClk40ToInterface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 1581: Output port <cRegDataOut> of the instance <ChinchClkShifter.ShiftRegister> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\bushold.vhd" line 1581: Output port <cRegWrite> of the instance <ChinchClkShifter.ShiftRegister> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dummyToReshold> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResViControlHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResViControlHostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResDiagramResetHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResDiagramResetHostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <chinchClkToResViSignatureHostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_FVAL_Active_High_ctl_0HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_FVAL_Active_High_ctl_0HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_LVAL_Active_High_ctl_1HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_LVAL_Active_High_ctl_1HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Spare_Active_High_ctl_3HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Spare_Active_High_ctl_3HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResCL_Config_Line_Scan_ctl_4HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResCL_Config_Line_Scan_ctl_4HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Signal_Mapping_ctl_5HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Signal_Mapping_ctl_5HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Configuration_ctl_6HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_Configuration_ctl_6HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Initialize_ctl_7HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Initialize_ctl_7HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Ignore_DVAL_ctl_8HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Ignore_DVAL_ctl_8HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Acquire_ctl_9HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Acquire_ctl_9HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Frames_To_Acq_ctl_10HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Frames_To_Acq_ctl_10HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Line_Scan_Height_ctl_11HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Line_Scan_Height_ctl_11HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Cancel_Acq_ctl_12HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Control_Cancel_Acq_ctl_12HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Initialized_ind_13HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Initialized_ind_13HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Acq_In_Progress_ind_14HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Acq_In_Progress_ind_14HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Clocks_Per_Line_ind_15HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Clocks_Per_Line_ind_15HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Lines_Per_Frame_ind_16HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Lines_Per_Frame_ind_16HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Frames_Acq_apost_d_ind_17HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_Frames_Acq_apost_d_ind_17HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_DMA_Write_Timeout_ind_18HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <imageDataClockToResAcq_Status_DMA_Write_Timeout_ind_18HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Data_ctl_19HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Data_ctl_19HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Transmit_ctl_20HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Transmit_ctl_20HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Receive_ctl_21HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Receive_ctl_21HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Byte_Mode_ctl_22HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Byte_Mode_ctl_22HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Set_Baud_Rate_ctl_23HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Set_Baud_Rate_ctl_23HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Baud_Rate_ctl_24HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Baud_Rate_ctl_24HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Data_ind_25HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Data_ind_25HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Ready_ind_26HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Tx_Ready_ind_26HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Ready_ind_27HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Rx_Ready_ind_27HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Break_Indicator_ind_28HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Break_Indicator_ind_28HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Framing_Error_ind_29HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Framing_Error_ind_29HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Overrun_Error_ind_30HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResUART_Overrun_Error_ind_30HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_DVAL_Active_High_ctl_2HostRead<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rioClk40ToResCL_Config_DVAL_Active_High_ctl_2HostWrite<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ImageDataClockShifter.ImageDataClockSrDataOut> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 17-bit comparator greater for signal <ImageDataClockCrossing.ImageDataClockAddrInThisDomain> created at line 718
    Found 17-bit comparator greater for signal <iRegPortInRioClk40_Address[16]_GND_4106_o_LessThan_87_o> created at line 1050
    Summary:
	inferred   2 Comparator(s).
	inferred  74 Multiplexer(s).
Unit <bushold> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
INFO:Xst:2774 - HDL ADVISOR - INIT, KEEP properties attached to signal iPush may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_1> synthesized.

Synthesizing Unit <DFlopBool_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopBool.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBool_1> synthesized.

Synthesizing Unit <DFlopSlvResetVal_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_2> synthesized.

Synthesizing Unit <ResetSync_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ResetSync.vhd".
    Set property "equivalent_register_removal = no".
    Found 1-bit register for signal <c1ResetFromClk2_ms>.
    Found 1-bit register for signal <c1ResetFromClk2>.
    Found 1-bit register for signal <c2ResetLcl>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ResetSync_1> synthesized.

Synthesizing Unit <DFlopBool_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopBool.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBool_2> synthesized.

Synthesizing Unit <DFlop_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlop.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlop_2> synthesized.

Synthesizing Unit <DFlopBoolFallingEdge>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopBoolFallingEdge.vhd".
    Set property "syn_preserve = true".
    Summary:
	no macro.
Unit <DFlopBoolFallingEdge> synthesized.

Synthesizing Unit <DFlopFallingEdge>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopFallingEdge.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "use_clock_enable = yes" for signal <cQ>.
    Summary:
	no macro.
Unit <DFlopFallingEdge> synthesized.

Synthesizing Unit <ResetSync_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ResetSync.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ResetSync.vhd" line 150: Output port <cQ> of the instance <c2ResetFe_msx> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <c1ResetFromClk2_ms>.
    Found 1-bit register for signal <c1ResetFromClk2>.
    Found 1-bit register for signal <c2ResetLcl>.
    Found 1-bit register for signal <c2ResetRe_ms>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ResetSync_2> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
INFO:Xst:2774 - HDL ADVISOR - INIT, KEEP properties attached to signal iPush may hinder XST clustering optimizations.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_2> synthesized.

Synthesizing Unit <DFlopSlvResetVal_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_3> synthesized.

Synthesizing Unit <NiFpgaRegFrameworkShiftReg_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegFrameworkShiftReg.vhd".
    Found 1-bit register for signal <ReadBlk.cRegReadLoc>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse1>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse2>.
    Found 1-bit register for signal <cReadShift>.
    Found 64-bit register for signal <cShiftReg>.
    Found 2-bit register for signal <cCounter>.
    Found 2-bit subtractor for signal <GND_4508_o_GND_4508_o_sub_5_OUT<1:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <NiFpgaRegFrameworkShiftReg_1> synthesized.

Synthesizing Unit <DoubleSyncBoolAsyncIn>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncBoolAsyncIn.vhd".
    Summary:
	no macro.
Unit <DoubleSyncBoolAsyncIn> synthesized.

Synthesizing Unit <DoubleSyncSlAsyncIn>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSlAsyncIn.vhd".
    Summary:
	no macro.
Unit <DoubleSyncSlAsyncIn> synthesized.

Synthesizing Unit <DoubleSyncAsyncInBase>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncAsyncInBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <oSig_ms>.
    Set property "syn_keep = true" for signal <oSig_ms>.
    Summary:
	no macro.
Unit <DoubleSyncAsyncInBase> synthesized.

Synthesizing Unit <NiFpgaRegFrameworkShiftReg_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaRegFrameworkShiftReg.vhd".
    Found 1-bit register for signal <ReadBlk.cRegReadLoc>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse1>.
    Found 1-bit register for signal <WriteBlk.cDelayedWritePulse2>.
    Found 96-bit register for signal <cShiftReg>.
    Found 3-bit register for signal <cCounter>.
    Found 1-bit register for signal <cReadShift>.
    Found 3-bit subtractor for signal <GND_4512_o_GND_4512_o_sub_5_OUT<2:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <NiFpgaRegFrameworkShiftReg_2> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalInput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 1-bit register for signal <cSecondRegister>.
    Found 1-bit register for signal <cFirstRegister_ms>.
INFO:Xst:2774 - HDL ADVISOR - IOB, MAX_FANOUT properties attached to signal cFirstRegister_ms may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_1> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cSyncRegister>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalOutput_3> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalInput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 8-bit register for signal <cSecondRegister>.
    Found 8-bit register for signal <cFirstRegister_ms>.
INFO:Xst:2774 - HDL ADVISOR - IOB, MAX_FANOUT properties attached to signal cFirstRegister_ms may hinder XST clustering optimizations.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_2> synthesized.

Synthesizing Unit <TopEnablePassThru>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\TopEnablePassThru.vhd".
WARNING:Xst:647 - Input <clkTopEnablesFromReshold> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <TopEnablePassThru> synthesized.

Synthesizing Unit <FPGAwFIFOn0>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd".
WARNING:Xst:647 - Input <CClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" line 423: Output port <cDisableAck> of the instance <PushControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" line 472: Output port <cDisableAck> of the instance <PopControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" line 532: Output port <iEmptyCount> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn0.vhd" line 532: Output port <iEmpty> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'iCountEmptyCountLoc', unconnected in block 'FPGAwFIFOn0', is tied to its initial value (1000000010).
WARNING:Xst:2935 - Signal 'cClearEnableOut', unconnected in block 'FPGAwFIFOn0', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iCountEnableOut', unconnected in block 'FPGAwFIFOn0', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iDisablePushFromClearControl', unconnected in block 'FPGAwFIFOn0', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oDisablePopFromClearControl', unconnected in block 'FPGAwFIFOn0', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oReset', unconnected in block 'FPGAwFIFOn0', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oPopFromClearControl', unconnected in block 'FPGAwFIFOn0', is tied to its initial value (0).
    Summary:
	no macro.
Unit <FPGAwFIFOn0> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_1> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_2> synthesized.

Synthesizing Unit <NiFpgaBuiltinFifoCounter>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaBuiltinFifoCounter.vhd".
    Found 1-bit register for signal <iEmpty>.
    Found 12-bit register for signal <oWriteCountGray>.
    Found 12-bit register for signal <oWriteCountUnsigned>.
    Found 12-bit register for signal <iWriteCountGray>.
    Found 12-bit register for signal <iReadCountGray>.
    Found 12-bit register for signal <iReadCountUnsigned>.
    Found 12-bit register for signal <oReadCountUnsigned>.
    Found 12-bit register for signal <iWriteCountUnsigned>.
    Found 12-bit register for signal <oReadCountGray>.
    Found 10-bit register for signal <oFullCountReg<9:0>>.
    Found 10-bit register for signal <iEmptyCountReg<9:0>>.
    Found 12-bit adder for signal <oReadCountUnsigned[11]_GND_4522_o_add_20_OUT> created at line 1241.
    Found 12-bit adder for signal <iWriteCountUnsigned[11]_GND_4522_o_add_23_OUT> created at line 1241.
    Found 12-bit subtractor for signal <GND_4522_o_GND_4522_o_sub_3_OUT<11:0>> created at line 170.
    Found 12-bit subtractor for signal <GND_4522_o_GND_4522_o_sub_13_OUT<11:0>> created at line 194.
    Found 12-bit subtractor for signal <GND_4522_o_GND_4522_o_sub_14_OUT<11:0>> created at line 194.
    Found 12-bit comparator greater for signal <GND_4522_o_GND_4522_o_LessThan_2_o> created at line 167
    Found 12-bit comparator equal for signal <iWriteCountUnsigned[11]_iReadCountUnsigned[11]_equal_10_o> created at line 190
    Found 12-bit comparator greater for signal <GND_4522_o_GND_4522_o_LessThan_12_o> created at line 191
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <NiFpgaBuiltinFifoCounter> synthesized.

Synthesizing Unit <DoubleSyncSLV_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSLV.vhd".
    Summary:
	no macro.
Unit <DoubleSyncSLV_1> synthesized.

Synthesizing Unit <DoubleSyncSL>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSL.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSL.vhd" line 53: Output port <iSigOut> of the instance <DoubleSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DoubleSyncSL> synthesized.

Synthesizing Unit <DoubleSyncBase>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncBase.vhd".
    Set property "KEEP_HIERARCHY = TRUE".
    Set property "syn_keep = true" for signal <iDlySig>.
    Summary:
	no macro.
Unit <DoubleSyncBase> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoCountControl.vhd".
    Found 10-bit register for signal <cCountInQualReg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoCountControl_1> synthesized.

Synthesizing Unit <FPGAwFIFOn1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd".
WARNING:Xst:647 - Input <CClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cClearEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iCountEnableOutClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oTopEnIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oClrRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" line 423: Output port <cDisableAck> of the instance <PushControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" line 472: Output port <cDisableAck> of the instance <PopControl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" line 532: Output port <iEmptyCount> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FPGAwFIFOn1.vhd" line 532: Output port <iEmpty> of the instance <GenCounter.FIFOCounter> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'iCountEmptyCountLoc', unconnected in block 'FPGAwFIFOn1', is tied to its initial value (1000000010).
WARNING:Xst:2935 - Signal 'cClearEnableOut', unconnected in block 'FPGAwFIFOn1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iCountEnableOut', unconnected in block 'FPGAwFIFOn1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'iDisablePushFromClearControl', unconnected in block 'FPGAwFIFOn1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oDisablePopFromClearControl', unconnected in block 'FPGAwFIFOn1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oReset', unconnected in block 'FPGAwFIFOn1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'oPopFromClearControl', unconnected in block 'FPGAwFIFOn1', is tied to its initial value (0).
    Summary:
	no macro.
Unit <FPGAwFIFOn1> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_3> synthesized.

Synthesizing Unit <NiFpgaFifoPushPopControl_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPushPopControl.vhd".
WARNING:Xst:647 - Input <cTimeoutValue> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cEnableClr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaFifoPushPopControl_4> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaStockDigitalOutput_4> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaStockDigitalOutput_5> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaStockDigitalOutput_6> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalInput_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalInput.vhd".
    Set property "syn_maxfan = 1000000" for signal <cFirstRegister_ms>.
    Set property "IOB = TRUE" for signal <cFirstRegister_ms>.
    Set property "syn_maxfan = 1000000" for signal <cSecondRegister>.
    Found 64-bit register for signal <cSecondRegister>.
    Found 64-bit register for signal <cFirstRegister_ms>.
INFO:Xst:2774 - HDL ADVISOR - IOB, MAX_FANOUT properties attached to signal cFirstRegister_ms may hinder XST clustering optimizations.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <NiLvFpgaStockDigitalInput_3> synthesized.

Synthesizing Unit <Interface>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd".
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<105:105>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<211:211>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<317:317>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<423:423>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<529:529>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<635:635>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<741:741>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<847:847>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<953:953>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1059:1059>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1165:1165>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1271:1271>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1377:1377>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1483:1483>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1589:1589>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo<1695:1695>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaDataOutArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaCtCountArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <DmaStreamStateOutArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStreamStateOutArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<15>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<14>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<13>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<12>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<11>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<10>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<9>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<8>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<7>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<6>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<5>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<4>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<3>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<2>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<1>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dCurrentStreamStateArray<0>> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStartRequestEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStopRequestEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStopWithFlushRequestEnableOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\Interface.vhd" line 194: Output port <dStopWithFlushRequestTimedOutArray> of the instance <ChinchDmaFifosx> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DmaClkArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwDataInArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwTimeoutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwEnableInArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaRwEnableOutClearArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableInArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaCtEnableOutClearArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateEnableInArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateEnableClearArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateEnableInArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateEnableClearArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStartRequestEnableInArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStartRequestEnableClearArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopRequestEnableInArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopRequestEnableClearArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableInArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableClearArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimeoutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Interface> synthesized.

Synthesizing Unit <ChinchDmaFifos>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaFifos.vhd".
WARNING:Xst:647 - Input <DmaClkArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaDataInArray<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaTimeoutArray<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaEnableInArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaEnableClearArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaCtEnableInArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaCtEnableOutClearArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaStreamStateEnableInArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DmaStreamStateEnableClearArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStreamStateEnableInArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStreamStateEnableClearArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStartRequestEnableInArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStartRequestEnableClearArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopRequestEnableInArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopRequestEnableClearArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestEnableInArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestEnableClearArray<1:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dStopWithFlushRequestTimeoutArray<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[3]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[3]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[2]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[2]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_BytesRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_WriteLengthInBytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_FifoData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_NumWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_StreamState> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[15]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[14]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[13]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[12]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[11]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[10]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[9]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[8]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[7]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[6]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[5]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[4]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[3]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[3]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[3]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[2]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[2]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[2]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bInputStreamInterfaceToFifo[1]_UpdateByteLanePtr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[15]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[14]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[13]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[12]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[11]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[10]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[9]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[8]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[7]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[6]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[5]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[4]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[3]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[2]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[1]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_DmaReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_FifoWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_RsrvWriteSpaces> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bOutputStreamInterfaceToFifo[0]_ReportDisabledToDiagram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DmaCtEnableOutArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateEnableOutArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DmaStreamStateOutArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateEnableOutArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStreamStateOutArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dCurrentStreamStateArray<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStartRequestEnableOutArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopRequestEnableOutArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestEnableOutArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dStopWithFlushRequestTimedOutArray<1:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ChinchDmaFifos> synthesized.

Synthesizing Unit <ChinchDmaInputFifoInterface>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 319: Output port <pDataOut> of the instance <ChinchDmaComponentEnableChainx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 319: Output port <pDisable> of the instance <ChinchDmaComponentEnableChainx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 562: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTransitionRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 562: Output port <vTimedOut> of the instance <StreamStateBlock.StartEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 591: Output port <bTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 591: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 591: Output port <vTimedOut> of the instance <StreamStateBlock.StopEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 620: Output port <vTransitionTimeoutRequestStrobe> of the instance <StreamStateBlock.StopWithFlushEnableChain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 656: Output port <oDataValid> of the instance <StreamStateBlock.GenDefaultStateCrossing.HandshakeStateToDefaultClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 714: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 714: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 714: Output port <oDataValid> of the instance <StreamStateBlock.HandshakeStateToBusClkDomain> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 819: Output port <iStoredData> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 819: Output port <oData> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 819: Output port <iReady> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 819: Output port <iOResetStatus> of the instance <StreamStateBlock.HandshakeOverflowStopRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 890: Output port <iStoredData> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 890: Output port <oData> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaInputFifoInterface.vhd" line 890: Output port <iOResetStatus> of the instance <BlkOverflow.HandshakeOverflow> is unconnected or connected to loadless signal.
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamStateFromController>
    Found 4x2-bit Read Only RAM for signal <vStreamStateFromController>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.dStreamStateValue>
    Found 4x2-bit Read Only RAM for signal <StreamStateBlock.vStreamStateValue>
    Found 11-bit comparator greater for signal <vFullFromFifo> created at line 462
    Summary:
	inferred   4 RAM(s).
	inferred   1 Comparator(s).
Unit <ChinchDmaInputFifoInterface> synthesized.

Synthesizing Unit <ChinchDmaComponentEnableChain>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentEnableChain.vhd".
WARNING:Xst:647 - Input <pTimeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentEnableChain.vhd" line 318: Output port <oPopFromClear> of the instance <Input.FifoClearController> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bEnableOutDly>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaComponentEnableChain> synthesized.

Synthesizing Unit <NiFpgaFifoClearControl>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoClearControl.vhd".
WARNING:Xst:647 - Input <iEmpty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cDisable>.
    Found 1-bit register for signal <oPopFromClear>.
    Found 1-bit register for signal <cEnableOutLoc>.
    Found 1-bit register for signal <ClearRequestNoSCL.cDelayedEnableIn>.
    Found 3-bit register for signal <cDisablerState>.
    Found finite state machine <FSM_8> for signal <cDisablerState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | CClk (rising_edge)                             |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NiFpgaFifoClearControl> synthesized.

Synthesizing Unit <DoubleSyncBool>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncBool.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncBool.vhd" line 58: Output port <iSigOut> of the instance <DoubleSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DoubleSyncBool> synthesized.

Synthesizing Unit <NiFpgaFifoPortReset>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoPortReset.vhd".
    Found 1-bit register for signal <oResetDly>.
    Found 1-bit register for signal <iResetFromPopDly>.
    Found 1-bit register for signal <iResetFromPopDlyDly>.
    Found 1-bit register for signal <oPopDoneState>.
    Found 1-bit register for signal <cPushClearDoneLocDly>.
    Found 1-bit register for signal <iResetDly>.
    Found 1-bit register for signal <iPushDoneState>.
    Found 1-bit register for signal <oResetFromPushDly>.
    Found 1-bit register for signal <oResetFromPushDlyDly>.
    Found 1-bit register for signal <cPopClearDoneLocDly>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <NiFpgaFifoPortReset> synthesized.

Synthesizing Unit <NiFpgaPulseSyncBaseWrapper>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaPulseSyncBaseWrapper.vhd".
    Found 1-bit register for signal <oRegisteredSigAck>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <NiFpgaPulseSyncBaseWrapper> synthesized.

Synthesizing Unit <InStrmFifo>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifo.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifo.vhd" line 146: Output port <iWriteEnables> of the instance <InStrmFifoFlagsx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <InStrmFifo> synthesized.

Synthesizing Unit <InStrmFifoFlags>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmFifoFlags.vhd".
    Found 1-bit register for signal <iWritesDisabledSampPtrUnsGray>.
    Found 1-bit register for signal <iWritesDisabledSampPtrUns>.
    Found 1-bit register for signal <oPush_ms>.
    Found 1-bit register for signal <oPush>.
    Found 11-bit register for signal <oReadAddUns>.
    Found 11-bit register for signal <iWriteSamplePtrUns>.
    Found 11-bit register for signal <iWriteSamplePtrUnsGray>.
    Found 3-bit register for signal <oByteLanePtrLoc>.
    Found 11-bit register for signal <oWriteSamplePtrUns>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGray>.
    Found 1-bit register for signal <oWritesDisabledLoc>.
    Found 11-bit register for signal <oWriteSamplePtrUnsGray_ms>.
    Found 11-bit register for signal <oWriteSamplePtrUnsGray>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGray_ms>.
    Found 1-bit register for signal <oWritesDisabledSamplePtrUnsGrayExtraDelay_ms>.
    Found 3-bit adder for signal <oBytesRead[2]_oByteLanePtrLoc[2]_add_0_OUT> created at line 210.
    Found 11-bit adder for signal <oReadAddUns[10]_GND_4628_o_add_4_OUT> created at line 1241.
    Found 11-bit adder for signal <iWriteSamplePtrUns[10]_GND_4628_o_add_17_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_4628_o_GND_4628_o_sub_15_OUT<10:0>> created at line 322.
    Found 11-bit subtractor for signal <iEmptyCount> created at line 146.
    Found 11-bit subtractor for signal <oFullCount> created at line 149.
    Found 8x4-bit Read Only RAM for signal <_n0231>
    Found 4x2-bit Read Only RAM for signal <_n0236>
    Found 11-bit comparator equal for signal <oReadAddUns[10]_oWriteAddUns[10]_equal_34_o> created at line 474
    Found 3-bit comparator greater for signal <oWriteByteLanePtrLoc[2]_oByteLanePtrLoc[2]_LessThan_35_o> created at line 482
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <InStrmFifoFlags> synthesized.

Synthesizing Unit <FifoPtrClockCrossing>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FifoPtrClockCrossing.vhd".
    Found 1-bit register for signal <iAckRcvd>.
    Found 1-bit register for signal <iAckRcvdDlyd>.
    Found 1-bit register for signal <iTogglePush>.
    Found 1-bit register for signal <iTxSmState>.
    Found 1-bit register for signal <oPushRcvd_ms>.
    Found 1-bit register for signal <oPushRcvd>.
    Found 1-bit register for signal <oPushRcvdDlyd>.
    Found 1-bit register for signal <oAck>.
    Found 1-bit register for signal <iAckRcvd_ms>.
    Found 13-bit register for signal <iDataToPush>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <FifoPtrClockCrossing> synthesized.

Synthesizing Unit <DFlopSlvResetVal_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_4> synthesized.

Synthesizing Unit <InStrmRAMArray>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\InStrmRAMArray.vhd".
    Found 1-bit register for signal <iEnables>.
    Found 11-bit register for signal <iAddrReg>.
    Found 64-bit register for signal <oDataOut>.
    Found 64-bit register for signal <iDataInReg>.
    Summary:
	inferred 140 D-type flip-flop(s).
	inferred  65 Multiplexer(s).
Unit <InStrmRAMArray> synthesized.

Synthesizing Unit <ADPRAM36K>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ADPRAM36K.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ADPRAM36K> synthesized.

Synthesizing Unit <NiFpgaFifoCountControl_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaFifoCountControl.vhd".
    Found 11-bit register for signal <cCountInQualReg>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaFifoCountControl_2> synthesized.

Synthesizing Unit <ChinchDmaComponentStreamStateEnableChain_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStreamStateEnableChain.vhd".
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ViClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ChinchDmaComponentStreamStateEnableChain_1> synthesized.

Synthesizing Unit <ChinchDmaComponentStreamStateEnableChain_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStreamStateEnableChain.vhd".
    Found 1-bit register for signal <vEnableOut>.
    Found 1-bit register for signal <vEnableInDelay>.
    Found 2-bit register for signal <vStreamStateOut>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ChinchDmaComponentStreamStateEnableChain_2> synthesized.

Synthesizing Unit <ChinchDmaComponentStateTransitionEnableChain>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" line 300: Output port <iStoredData> of the instance <HandshakeTransitionRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" line 300: Output port <oData> of the instance <HandshakeTransitionRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" line 300: Output port <iOResetStatus> of the instance <HandshakeTransitionRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" line 342: Output port <iStoredData> of the instance <HandshakeTransitionTimeoutRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" line 342: Output port <oData> of the instance <HandshakeTransitionTimeoutRequest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentStateTransitionEnableChain.vhd" line 342: Output port <iOResetStatus> of the instance <HandshakeTransitionTimeoutRequest> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vEnableOut>.
    Found 1-bit register for signal <vTimedOut>.
    Found 1-bit register for signal <vEnableInDelay>.
    Found 2-bit register for signal <vEnableChainState>.
    Found 32-bit register for signal <vLatchedTimeout>.
    Found finite state machine <FSM_9> for signal <vEnableChainState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | ViClk (rising_edge)                            |
    | Reset              | aReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <vLatchedTimeout[31]_GND_4688_o_sub_8_OUT<31:0>> created at line 1320.
    Found 1-bit 3-to-1 multiplexer for signal <vTransitionRequestStrobeLcl> created at line 148.
    Found 32-bit comparator greater for signal <vLatchedTimeout[31]_GND_4688_o_LessThan_7_o> created at line 208
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ChinchDmaComponentStateTransitionEnableChain> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_3> synthesized.

Synthesizing Unit <DFlopSlvResetVal_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_5> synthesized.

Synthesizing Unit <HandshakeSLV_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV.vhd" line 55: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_2> synthesized.

Synthesizing Unit <HandshakeBase_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 2-bit register for signal <iLclStoredData>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <HandshakeBase_2> synthesized.

Synthesizing Unit <ChinchDmaComponentInputStateHolder>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchDmaComponentInputStateHolder.vhd".
    Found 1-bit register for signal <vFlushingLatch>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ChinchDmaComponentInputStateHolder> synthesized.

Synthesizing Unit <ChinchLvFpgaIrq>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaIrq.vhd".
WARNING:Xst:647 - Input <iIrqAckStatusEnableClear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaIrq.vhd" line 397: Output port <iStoredData> of the instance <HandshakeIrqNum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ChinchLvFpgaIrq.vhd" line 397: Output port <iOResetStatus> of the instance <HandshakeIrqNum> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <iIrqEnableInDly>.
    Found 1-bit register for signal <iPushIrqNumState>.
    Found 1-bit register for signal <iIrqEnableOut>.
    Found 1-bit register for signal <bDiagramReset>.
    Found 2-bit register for signal <n0408[1:0]>.
    Found 2-bit register for signal <n0409[1:0]>.
    Found 2-bit register for signal <n0410[1:0]>.
    Found 2-bit register for signal <n0411[1:0]>.
    Found 2-bit register for signal <n0412[1:0]>.
    Found 2-bit register for signal <n0413[1:0]>.
    Found 2-bit register for signal <n0414[1:0]>.
    Found 2-bit register for signal <n0415[1:0]>.
    Found 2-bit register for signal <n0416[1:0]>.
    Found 2-bit register for signal <n0417[1:0]>.
    Found 2-bit register for signal <n0418[1:0]>.
    Found 2-bit register for signal <n0419[1:0]>.
    Found 2-bit register for signal <n0420[1:0]>.
    Found 2-bit register for signal <n0421[1:0]>.
    Found 2-bit register for signal <n0422[1:0]>.
    Found 2-bit register for signal <n0423[1:0]>.
    Found 2-bit register for signal <n0424[1:0]>.
    Found 2-bit register for signal <n0425[1:0]>.
    Found 2-bit register for signal <n0426[1:0]>.
    Found 2-bit register for signal <n0427[1:0]>.
    Found 2-bit register for signal <n0428[1:0]>.
    Found 2-bit register for signal <n0429[1:0]>.
    Found 2-bit register for signal <n0430[1:0]>.
    Found 2-bit register for signal <n0431[1:0]>.
    Found 2-bit register for signal <n0432[1:0]>.
    Found 2-bit register for signal <n0433[1:0]>.
    Found 2-bit register for signal <n0434[1:0]>.
    Found 2-bit register for signal <n0435[1:0]>.
    Found 2-bit register for signal <n0436[1:0]>.
    Found 2-bit register for signal <n0437[1:0]>.
    Found 2-bit register for signal <n0438[1:0]>.
    Found 2-bit register for signal <n0439[1:0]>.
    Found 2-bit register for signal <n0440[1:0]>.
    Found 2-bit register for signal <n0407[1:0]>.
    Found 2-bit register for signal <n0406>.
    Found 1-bit register for signal <bIeReg>.
    Found 32-bit register for signal <bMaskReg>.
    Found 32-bit register for signal <bStatusReg>.
    Found 32-bit register for signal <bIrqClear>.
    Found 32-bit register for signal <bRegPortOutLcl_Data>.
    Found 1-bit register for signal <bRegPortOutLcl_DataValid>.
    Found 1-bit register for signal <bPushIrqAckHold>.
    Found 1-bit register for signal <bRegPortOutLcl_Ready>.
    Found 32-bit register for signal <bIrqAck>.
    Found 1-bit register for signal <bDiagramReset_ms>.
    Found 5 bit to 32 bit decoder compact to one-hot for signal <bIrqNum[4]_Decoder_110_OUT> created at line 268
    Summary:
	inferred 239 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <ChinchLvFpgaIrq> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_4> synthesized.

Synthesizing Unit <DFlopSlvResetVal_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_6> synthesized.

Synthesizing Unit <HandshakeSLV_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeSLV.vhd" line 55: Output port <iStoredData> of the instance <HBx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HandshakeSLV_3> synthesized.

Synthesizing Unit <HandshakeBase_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBase.vhd".
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iReset_ms>.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iReset>.
    Found 1-bit register for signal <BlkRdy.iReset_ms>.
    Found 1-bit register for signal <iPushToggle>.
    Found 1-bit register for signal <BlkOut.oPushToggle0_ms>.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <oPushToggleToReady>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle_ms>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Found 32-bit register for signal <iLclStoredData>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <HandshakeBase_3> synthesized.

Synthesizing Unit <NiLvFpgaStockDigitalOutput_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaStockDigitalOutput.vhd".
    Set property "IOB = TRUE" for signal <cSyncRegister>.
WARNING:Xst:647 - Input <cFromResholder<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaStockDigitalOutput_7> synthesized.

Synthesizing Unit <ViControl>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ViControl.vhd".
    Set property "equivalent_register_removal = no".
    Set property "syn_keep = true" for signal <rDiagramResetAssertionErr>.
    Set property "syn_keep = true" for signal <rEnableIn>.
    Set property "syn_keep = true" for signal <rEnableClear>.
    Set property "syn_keep = true" for signal <EnableInBlk.tEnableIn_ms>.
    Set property "syn_keep = true" for signal <EnableInBlk.bEnableIn_ms>.
    Set property "syn_keep = true" for signal <EnableClearBlk.bEnableClear_ms>.
    Set property "syn_keep = true" for signal <EnableClearBlk.tEnableClear_ms>.
    Set property "syn_keep = true" for signal <DerivedClkLockBlk.bDerivedClkLostLock_ms>.
    Set property "syn_keep = true" for signal <GatedClkStartupErrBlk.bGatedClkStartupErr_ms>.
    Set property "syn_keep = true" for signal <EnableDeassertionErrBlk.bEnableDeassertionErr_ms>.
    Set property "syn_keep = true" for signal <DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms>.
WARNING:Xst:647 - Input <bHostReadIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<33:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <EnableInBlk.tEnableIn_ms>.
    Found 1-bit register for signal <EnableInBlk.tEnableInLoc>.
    Found 1-bit register for signal <rEnableClear>.
    Found 1-bit register for signal <EnableClearBlk.tEnableClear_ms>.
    Found 1-bit register for signal <EnableClearBlk.tEnableClearLoc>.
    Found 1-bit register for signal <EnableOutBlk.tDiagramEnableOutReg>.
    Found 1-bit register for signal <EnableOutBlk.bEnableOut_ms>.
    Found 1-bit register for signal <bEnableOut>.
    Found 3-bit register for signal <EnableInBlk.rEnableInState>.
    Found 4-bit register for signal <EnableInBlk.rTimerCount>.
    Found 1-bit register for signal <rEnableIn>.
    Found 1-bit register for signal <EnableInBlk.rEnableClksForViRunLoc>.
    Found 1-bit register for signal <EnableInBlk.bEnableIn_ms>.
    Found 1-bit register for signal <bEnableIn>.
    Found 1-bit register for signal <EnableClearBlk.bEnableClear_ms>.
    Found 1-bit register for signal <bEnableClear>.
    Found 1-bit register for signal <bTimeout>.
    Found 1-bit register for signal <DerivedClkLockBlk.rDerivedClkLostLock>.
    Found 1-bit register for signal <DerivedClkLockBlk.bDerivedClkLostLock_ms>.
    Found 1-bit register for signal <bDerivedClkLostLock>.
    Found 1-bit register for signal <GatedClkStartupErrBlk.rGatedClkStartupErr>.
    Found 1-bit register for signal <GatedClkStartupErrBlk.bGatedClkStartupErr_ms>.
    Found 1-bit register for signal <bGatedClkStartupErr>.
    Found 1-bit register for signal <EnableDeassertionErrBlk.rEnableDeassertionErr>.
    Found 1-bit register for signal <EnableDeassertionErrBlk.bEnableDeassertionErr_ms>.
    Found 1-bit register for signal <bEnableDeassertionErr>.
    Found 1-bit register for signal <DiagramResetAssertionErrBlk.bDiagramResetAssertionErr_ms>.
    Found 1-bit register for signal <bDiagramResetAssertionErr>.
INFO:Xst:1799 - State waituntilinternalclocksbecomevalid is never reached in FSM <EnableInBlk.rEnableInState>.
INFO:Xst:1799 - State enableindeassertionnotsupportederr is never reached in FSM <EnableInBlk.rEnableInState>.
    Found finite state machine <FSM_10> for signal <EnableInBlk.rEnableInState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | ReliableClk (rising_edge)                      |
    | Reset              | rDiagramResetStatus (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_5360_o_GND_5360_o_sub_14_OUT<3:0>> created at line 582.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rEnableIn may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ViControl> synthesized.

Synthesizing Unit <SafeBusCrossing_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd" line 280: Output port <iStoredData> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd" line 280: Output port <iOResetStatus> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bPushEnDly>.
    Found 1-bit register for signal <bPushDly>.
    Found 2-bit register for signal <ClockDomainCrossing.bDataDly>.
    Found 1-bit register for signal <bReadyLoc>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <SafeBusCrossing_1> synthesized.

Synthesizing Unit <DiagramReset>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DiagramReset.vhd".
    Set property "equivalent_register_removal = no".
    Set property "syn_maxfan = 100000000" for signal <rDiagramReset>.
    Set property "syn_maxfan = 100000000" for signal <aDiagramReset>.
    Set property "syn_keep = true" for signal <bDiagramResetForHost_ms>.
    Set property "syn_keep = true" for signal <rDiagramResetForHost>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDld>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDldDly>.
    Set property "KEEP = TRUE" for signal <DiagramResetFSM.rStartFsmOnDld_ms>.
    Set property "syn_keep = true" for signal <DiagramResetRegisterBlk.rDiagramResetLoc>.
    Set property "syn_keep = true" for signal <DiagramResetRegisterBlk.aDiagramResetLoc>.
WARNING:Xst:647 - Input <bHostReadIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bHostWriteIn<33:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DiagramReset.vhd" line 374: Output port <rData> of the instance <HostWtAccessBlk.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDld>.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDldDly>.
    Found 4-bit register for signal <DiagramResetFSM.rDiagramResetState>.
    Found 6-bit register for signal <DiagramResetFSM.rTimerCount>.
    Found 1-bit register for signal <DiagramResetFSM.rDcmPllSourceClksValidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rAssumeExternalClkInvalidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rInternalClksValidLoc>.
    Found 1-bit register for signal <DiagramResetFSM.rDiagramResetAssertionErrLoc>.
    Found 1-bit register for signal <rDiagramResetForHost>.
    Found 1-bit register for signal <bDiagramResetForHost_ms>.
    Found 1-bit register for signal <bDiagramResetForHost>.
    Found 1-bit register for signal <DiagramResetFSM.rStartFsmOnDld_ms>.
INFO:Xst:1799 - State waitforclkenablerequest is never reached in FSM <DiagramResetFSM.rDiagramResetState>.
INFO:Xst:1799 - State diagrstassertionnotsupportederr is never reached in FSM <DiagramResetFSM.rDiagramResetState>.
    Found finite state machine <FSM_11> for signal <DiagramResetFSM.rDiagramResetState>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | ReliableClk (rising_edge)                      |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_5460_o_GND_5460_o_sub_25_OUT<5:0>> created at line 728.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DiagramReset> synthesized.

Synthesizing Unit <SafeBusCrossing_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd".
    Set property "equivalent_register_removal = no".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd" line 280: Output port <iStoredData> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\SafeBusCrossing.vhd" line 280: Output port <iOResetStatus> of the instance <ClockDomainCrossing.BusClkToReliableClkHS> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bPushEnDly>.
    Found 1-bit register for signal <bPushDly>.
    Found 1-bit register for signal <bReadyLoc>.
    WARNING:Xst:2404 -  FFs/Latches <ClockDomainCrossing.bDataDly<0><0:0>> (without init value) have a constant value of 0 in block <SafeBusCrossing_2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <SafeBusCrossing_2> synthesized.

Synthesizing Unit <HandshakeBaseResetCross_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd".
    Set property "syn_keep = true" for signal <iPush>.
    Set property "syn_keep = true" for signal <iDlyPush>.
    Set property "syn_keep = true" for signal <iLclReady>.
    Set property "use_clock_enable = yes" for signal <oPushToggleToReady>.
    Set property "syn_maxfan = 1000000" for signal <BlkOut.oPushToggle0_ms>.
    Set property "syn_keep = true" for signal <BlkOut.oDataAckClkEnable>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 1000000" for signal <BlkRdy.iRdyPushToggle_ms>.
WARNING:Xst:647 - Input <aResetToDlyPush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aResetToIResetFast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aPushToggleDly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\HandshakeBaseResetCross.vhd" line 382: Output port <c1ResetFast> of the instance <BlkOut.SyncOReset> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <BlkOut.oPushToggle1>.
    Found 1-bit register for signal <BlkOut.oPushToggle2>.
    Found 1-bit register for signal <oDataValid>.
    Found 1-bit register for signal <BlkRdy.iRdyPushToggle>.
    Found 1-bit register for signal <iLclReady>.
    Found 1-bit register for signal <iDlyPush>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <HandshakeBaseResetCross_5> synthesized.

Synthesizing Unit <DFlopSlvResetVal_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DFlopSlvResetVal.vhd".
    Summary:
	no macro.
Unit <DFlopSlvResetVal_7> synthesized.

Synthesizing Unit <ViSignature>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ViSignature.vhd".
WARNING:Xst:647 - Input <clkHostReadFromReshold<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ViSignature> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_1> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd".
    Found 1-bit register for signal <cQ>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_1> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_2> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd".
    Found 1-bit register for signal <cQ>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_2> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_3> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd".
    Found 8-bit register for signal <cQ>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_3> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_4> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd".
    Found 8-bit register for signal <cQ>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_4> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_5> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd".
    Found 32-bit register for signal <cQ>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_5> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_6> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_7> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_8>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_8> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd".
    Found 80-bit register for signal <cQ>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_6> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_9>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_9> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_10>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_10> synthesized.

Synthesizing Unit <NiFpgaHostAccessibleRegister_7>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaHostAccessibleRegister.vhd".
    Found 8-bit register for signal <cQ>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <NiFpgaHostAccessibleRegister_7> synthesized.

Synthesizing Unit <NiFpgaCtrlIndRegister_11>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd".
WARNING:Xst:647 - Input <cFpgaWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostReadFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cHostWriteFromRes<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaCtrlIndRegister.vhd" line 331: Output port <cFpgaDataEnable> of the instance <PlainIndicator.PlainIndicator> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <NiFpgaCtrlIndRegister_11> synthesized.

Synthesizing Unit <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_DVAL_Active_High_ctl_2RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_FVAL_Active_High_ctl_0RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_LVAL_Active_High_ctl_1RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_Spare_Active_High_ctl_3RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000001<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <DoubleSyncWithResetValueSLV>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncWithResetValueSLV.vhd".
    Summary:
	no macro.
Unit <DoubleSyncWithResetValueSLV> synthesized.

Synthesizing Unit <DoubleSyncWithResetValueSL>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncWithResetValueSL.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncWithResetValueSL.vhd" line 58: Output port <iSigOut> of the instance <DoubleSyncBasex> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DoubleSyncWithResetValueSL> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_1>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_1> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_2> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Initialize_ctl_7RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForTopEnablesPortOnResTopEnablePassThru>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000001> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000002> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000003> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000004> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000005> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000006> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000007> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000008> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000009> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000000F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000010> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000011> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000012> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000013> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000014> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000015> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000016> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000017> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000018> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000019> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001E> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000001F> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000020> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000021> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000022> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000023> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000024> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000025> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000026> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000027> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000028> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder00000029> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk1FromResholder0000002C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForTopEnablesPortOnResTopEnablePassThru> synthesized.

Synthesizing Unit <DoubleSyncSLV_2>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\DoubleSyncSLV.vhd".
    Summary:
	no macro.
Unit <DoubleSyncSLV_2> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Acquire_ctl_9RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_3>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_3> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_4>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_4> synthesized.

Synthesizing Unit <NiFpgaArbRW>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiFpgaArbRW.vhd".
WARNING:Xst:647 - Input <cFromResource<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResHolders<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cFromResHolders<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiFpgaArbRW> synthesized.

Synthesizing Unit <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Transmit_ctl_20RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_5>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_5> synthesized.

Synthesizing Unit <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Receive_ctl_21RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_6>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForAcq_Control_Frames_To_Acq_ctl_10RHFpgaReadPortOnResbushold_6> synthesized.

Synthesizing Unit <CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPortOnResbushold>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPortOnResbushold.vhd".
WARNING:Xst:647 - Input <clkFromRes<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkFromResholder00000000<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPortOnResbushold> synthesized.

Synthesizing Unit <CustomArbForMiteIoLikePortOnResInterface>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\CustomArbForMiteIoLikePortOnResInterface.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CustomArbForMiteIoLikePortOnResInterface> synthesized.

Synthesizing Unit <NiLvFpgaClipContainer>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NiLvFpgaClipContainer.vhd".
WARNING:Xst:647 - Input <aClockGate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <NiLvFpgaClipContainer> synthesized.

Synthesizing Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" line 227: Output port <empty> of the instance <UserInputFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" line 396: Output port <full> of the instance <UserOutputFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" line 396: Output port <empty> of the instance <UserOutputFIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dInputFifoResetFlag_ms>.
    Found 1-bit register for signal <dInputFifoResetFlag>.
    Found 1-bit register for signal <wHoldInputReads>.
    Found 1-bit register for signal <wHoldInputReads_ms>.
    Found 1-bit register for signal <rOutputFifoResetFlag_ms>.
    Found 1-bit register for signal <rOutputFifoResetFlag>.
    Found 1-bit register for signal <rHoldOutputWrites_ms>.
    Found 1-bit register for signal <rHoldOutputWrites>.
    Found 1-bit register for signal <dDramEmpty>.
    Found 1-bit register for signal <dWriteInProgress>.
    Found 1-bit register for signal <dInputMuxSel>.
    Found 1-bit register for signal <dOutputDemuxSel>.
    Found 1-bit register for signal <dDataToReadFifo<63>>.
    Found 1-bit register for signal <dDataToReadFifo<62>>.
    Found 1-bit register for signal <dDataToReadFifo<61>>.
    Found 1-bit register for signal <dDataToReadFifo<60>>.
    Found 1-bit register for signal <dDataToReadFifo<59>>.
    Found 1-bit register for signal <dDataToReadFifo<58>>.
    Found 1-bit register for signal <dDataToReadFifo<57>>.
    Found 1-bit register for signal <dDataToReadFifo<56>>.
    Found 1-bit register for signal <dDataToReadFifo<55>>.
    Found 1-bit register for signal <dDataToReadFifo<54>>.
    Found 1-bit register for signal <dDataToReadFifo<53>>.
    Found 1-bit register for signal <dDataToReadFifo<52>>.
    Found 1-bit register for signal <dDataToReadFifo<51>>.
    Found 1-bit register for signal <dDataToReadFifo<50>>.
    Found 1-bit register for signal <dDataToReadFifo<49>>.
    Found 1-bit register for signal <dDataToReadFifo<48>>.
    Found 1-bit register for signal <dDataToReadFifo<47>>.
    Found 1-bit register for signal <dDataToReadFifo<46>>.
    Found 1-bit register for signal <dDataToReadFifo<45>>.
    Found 1-bit register for signal <dDataToReadFifo<44>>.
    Found 1-bit register for signal <dDataToReadFifo<43>>.
    Found 1-bit register for signal <dDataToReadFifo<42>>.
    Found 1-bit register for signal <dDataToReadFifo<41>>.
    Found 1-bit register for signal <dDataToReadFifo<40>>.
    Found 1-bit register for signal <dDataToReadFifo<39>>.
    Found 1-bit register for signal <dDataToReadFifo<38>>.
    Found 1-bit register for signal <dDataToReadFifo<37>>.
    Found 1-bit register for signal <dDataToReadFifo<36>>.
    Found 1-bit register for signal <dDataToReadFifo<35>>.
    Found 1-bit register for signal <dDataToReadFifo<34>>.
    Found 1-bit register for signal <dDataToReadFifo<33>>.
    Found 1-bit register for signal <dDataToReadFifo<32>>.
    Found 1-bit register for signal <dDataToReadFifo<31>>.
    Found 1-bit register for signal <dDataToReadFifo<30>>.
    Found 1-bit register for signal <dDataToReadFifo<29>>.
    Found 1-bit register for signal <dDataToReadFifo<28>>.
    Found 1-bit register for signal <dDataToReadFifo<27>>.
    Found 1-bit register for signal <dDataToReadFifo<26>>.
    Found 1-bit register for signal <dDataToReadFifo<25>>.
    Found 1-bit register for signal <dDataToReadFifo<24>>.
    Found 1-bit register for signal <dDataToReadFifo<23>>.
    Found 1-bit register for signal <dDataToReadFifo<22>>.
    Found 1-bit register for signal <dDataToReadFifo<21>>.
    Found 1-bit register for signal <dDataToReadFifo<20>>.
    Found 1-bit register for signal <dDataToReadFifo<19>>.
    Found 1-bit register for signal <dDataToReadFifo<18>>.
    Found 1-bit register for signal <dDataToReadFifo<17>>.
    Found 1-bit register for signal <dDataToReadFifo<16>>.
    Found 1-bit register for signal <dDataToReadFifo<15>>.
    Found 1-bit register for signal <dDataToReadFifo<14>>.
    Found 1-bit register for signal <dDataToReadFifo<13>>.
    Found 1-bit register for signal <dDataToReadFifo<12>>.
    Found 1-bit register for signal <dDataToReadFifo<11>>.
    Found 1-bit register for signal <dDataToReadFifo<10>>.
    Found 1-bit register for signal <dDataToReadFifo<9>>.
    Found 1-bit register for signal <dDataToReadFifo<8>>.
    Found 1-bit register for signal <dDataToReadFifo<7>>.
    Found 1-bit register for signal <dDataToReadFifo<6>>.
    Found 1-bit register for signal <dDataToReadFifo<5>>.
    Found 1-bit register for signal <dDataToReadFifo<4>>.
    Found 1-bit register for signal <dDataToReadFifo<3>>.
    Found 1-bit register for signal <dDataToReadFifo<2>>.
    Found 1-bit register for signal <dDataToReadFifo<1>>.
    Found 1-bit register for signal <dDataToReadFifo<0>>.
    Found 1-bit register for signal <dDramFull>.
    Found 1-bit register for signal <dChunkIsWriting>.
    Found 1-bit register for signal <dReadTurn>.
    Found 1-bit register for signal <dWriteTurn>.
    Found 3-bit register for signal <rResetOutputSynch[1]_dff_25_OUT>.
    Found 3-bit register for signal <rResetOutputSynch>.
    Found 5-bit register for signal <dResetInputSynch>.
    Found 5-bit register for signal <dResetReg>.
    Found 5-bit register for signal <wResetReg>.
    Found 24-bit register for signal <dReadPointer>.
    Found 24-bit register for signal <dWritePointer>.
    Found 24-bit register for signal <dNextReadPointer>.
    Found 24-bit register for signal <dNextWritePointer>.
    Found 9-bit register for signal <dPendingReads>.
    Found 7-bit register for signal <dChunkCount>.
    Found 2-bit adder for signal <n0321[1:0]> created at line 336.
    Found 1-bit adder for signal <dOutputDemuxSel[0]_PWR_498_o_add_20_OUT<0>> created at line 1241.
    Found 24-bit adder for signal <dNextReadPointer[23]_GND_5763_o_add_30_OUT> created at line 1241.
    Found 24-bit adder for signal <dNextWritePointer[23]_GND_5763_o_add_35_OUT> created at line 1241.
    Found 9-bit adder for signal <dPendingReads[8]_GND_5763_o_add_46_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_5763_o_GND_5763_o_sub_8_OUT<7:0>> created at line 336.
    Found 9-bit subtractor for signal <GND_5763_o_GND_5763_o_sub_48_OUT<8:0>> created at line 1308.
    Found 7-bit subtractor for signal <GND_5763_o_GND_5763_o_sub_52_OUT<6:0>> created at line 1308.
    Found 24-bit comparator equal for signal <dWritePointer[23]_dNextReadPointer[23]_equal_41_o> created at line 562
    Found 24-bit comparator equal for signal <dReadPointer[23]_dNextWritePointer[23]_equal_42_o> created at line 566
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110> synthesized.

Synthesizing Unit <NuecesDramMain>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesDramMain.vhd".
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesDramMain.vhd" line 373: Output port <rst0_tb> of the instance <GenBank0Mig.DDR2MIG0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\NIFPGA\jobs\rSegnwd_xnLvD18\NuecesDramMain.vhd" line 524: Output port <rst0_tb> of the instance <GenBank1Mig.DDR2MIG1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dDram0PhyInitDone>.
    Found 1-bit register for signal <dDram1PhyInitDone_ms>.
    Found 1-bit register for signal <dDram1PhyInitDone>.
    Found 1-bit register for signal <dDram0PhyInitDone_ms>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <NuecesDramMain> synthesized.

Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ddr2_idelay_ctrl.vhd".
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Summary:
	no macro.
Unit <ddr2_idelay_ctrl> synthesized.

Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "C:\NIFPGA\jobs\rSegnwd_xnLvD18\ddr2_infrastructure.vhd".
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst90_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 4x2-bit single-port Read Only RAM                     : 5
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 58
 1-bit adder                                           : 2
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 3
 12-bit adder                                          : 4
 12-bit subtractor                                     : 6
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 24-bit adder                                          : 4
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
 33-bit adder                                          : 3
 34-bit subtractor                                     : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 1
 9-bit addsub                                          : 2
# Registers                                            : 991
 1-bit register                                        : 763
 10-bit register                                       : 9
 11-bit register                                       : 11
 12-bit register                                       : 17
 13-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 7
 2-bit register                                        : 43
 24-bit register                                       : 8
 25-bit register                                       : 4
 26-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 10
 32-bit register                                       : 32
 33-bit register                                       : 4
 4-bit register                                        : 2
 5-bit register                                        : 6
 6-bit register                                        : 1
 64-bit register                                       : 27
 7-bit register                                        : 2
 8-bit register                                        : 35
 80-bit register                                       : 2
 9-bit register                                        : 2
 96-bit register                                       : 1
# Comparators                                          : 28
 10-bit comparator greater                             : 1
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 4
 17-bit comparator greater                             : 2
 24-bit comparator equal                               : 4
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 4
 4-bit comparator greater                              : 2
 8-bit comparator greater                              : 3
# Multiplexers                                         : 749
 1-bit 2-to-1 multiplexer                              : 529
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 12
 1-bit 6-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 16
 11-bit 2-to-1 multiplexer                             : 9
 12-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 4-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 24
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 13
 32-bit 2-to-1 multiplexer                             : 55
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 11
 64-bit 3-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 14
 8-bit 4-to-1 multiplexer                              : 3
 80-bit 2-to-1 multiplexer                             : 3
 96-bit 2-to-1 multiplexer                             : 1
# Decoders                                             : 1
 1-of-32 decoder                                       : 1
# Tristates                                            : 20
 1-bit tristate buffer                                 : 20
# FSMs                                                 : 15
# Xors                                                 : 153
 1-bit xor2                                            : 153

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <IoPort2Wrapper.ngc>.
Reading core <NI1483Core.ngc>.
Reading core <SafePowerForLVFPGA.ngc>.
Reading core <BuiltinFIFOCoreFPGAwFIFOn0.ngc>.
Reading core <BuiltinFIFOCoreFPGAwFIFOn1.ngc>.
Reading core <Pack80To256.ngc>.
Reading core <Pack256To64.ngc>.
Reading core <FlexRio_Fifo128Bit_InputFifo_v100.ngc>.
Reading core <FlexRio_Fifo128Bit_OutputFifo_v100.ngc>.
Reading core <dram32IntfA.ngc>.
Reading core <dram32IntfB.ngc>.
Loading core <IoPort2Wrapper> for timing and area information for instance <IoPort2Wrapperx>.
Loading core <NI1483Core> for timing and area information for instance <NI1483Corex>.
Loading core <SafePowerForLVFPGA> for timing and area information for instance <SafePowerForLVFPGAx>.
Loading core <BuiltinFIFOCoreFPGAwFIFOn0> for timing and area information for instance <BuiltinFifoIP>.
Loading core <BuiltinFIFOCoreFPGAwFIFOn1> for timing and area information for instance <BuiltinFifoIP>.
Loading core <Pack80To256> for timing and area information for instance <Pack_80_to_256_CLIP2>.
Loading core <Pack256To64> for timing and area information for instance <Pack_256_to_64_CLIP3>.
Loading core <FlexRio_Fifo128Bit_InputFifo_v100> for timing and area information for instance <UserInputFIFO>.
Loading core <FlexRio_Fifo128Bit_OutputFifo_v100> for timing and area information for instance <UserOutputFIFO>.
Loading core <dram32IntfA> for timing and area information for instance <GenBank0Mig.DDR2MIG0>.
Loading core <dram32IntfB> for timing and area information for instance <GenBank1Mig.DDR2MIG1>.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.ViClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.DefaultClkStreamStateEnableChain> is unconnected in block <DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <StreamStateBlock.StateHolderForViClkDomain> is unconnected in block <DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_SubVICtlOrInd> is unconnected in block <n_SubVI_Acquisition_State_Machine_vi_87>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_000000e6_CaseStructureFrame_0000_Diagram> is unconnected in block <n_Timed_Loop_56849_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000157_CaseStructureFrame_0000_Diagram> is unconnected in block <n_Timed_Loop_2528_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_00000159_CaseStructureFrame_0000_Diagram> is unconnected in block <n_Timed_Loop_2528_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_NiFpgaAG_0000015b_CaseStructureFrame_0000_Diagram> is unconnected in block <n_Timed_Loop_2528_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_3525_Diagram> is unconnected in block <n_Timed_Loop_2528_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_InvisibleResholder> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_73848_Diagram> is unconnected in block <n_NiFpgaAG_0000001f_SequenceFrame_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Output_Node_12610_Diagram> is unconnected in block <theVI>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block HostWtAccessBlk.BusClkToReliableClkHS.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block HostWtAccessBlk.BusClkToReliableClkHS.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_113_Diagram> is unconnected in block <n_Timed_Loop_53_Diagram>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <n_Input_Node_57762_Diagram> is unconnected in block <n_Timed_Loop_56849_Diagram>.
   It will be removed from the design.

Synthesizing (advanced) Unit <ChinchDmaComponentStateTransitionEnableChain>.
The following registers are absorbed into counter <vLatchedTimeout>: 1 register on signal <vLatchedTimeout>.
Unit <ChinchDmaComponentStateTransitionEnableChain> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaInputController>.
The following registers are absorbed into counter <bDataWordCounter>: 1 register on signal <bDataWordCounter>.
Unit <ChinchDmaInputController> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchDmaInputFifoInterface>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_vStreamStateFromController> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vStreamStateValueFromController> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vStreamStateFromController> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamStateFromController> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.dStreamStateValueFromController> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamStateFromController> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.dStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <StreamStateBlock.dStreamState> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.dStreamStateValue> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_StreamStateBlock.vStreamStateValue> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vStreamState>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <StreamStateBlock.vStreamStateValue> |          |
    -----------------------------------------------------------------------
Unit <ChinchDmaInputFifoInterface> synthesized (advanced).

Synthesizing (advanced) Unit <ChinchRegisterAccess>.
The following registers are absorbed into counter <bTimeoutCounterReg>: 1 register on signal <bTimeoutCounterReg>.
Unit <ChinchRegisterAccess> synthesized (advanced).

Synthesizing (advanced) Unit <ClockGenXilinxV5>.
The following registers are absorbed into counter <RxDcm.bRxUnResetClockCounter>: 1 register on signal <RxDcm.bRxUnResetClockCounter>.
The following registers are absorbed into counter <TxDcm.bTxLockedFilterCount>: 1 register on signal <TxDcm.bTxLockedFilterCount>.
The following registers are absorbed into counter <RxDcm.bRxLockedFilterCount>: 1 register on signal <RxDcm.bRxLockedFilterCount>.
The following registers are absorbed into counter <TxDcm.bTxUnResetClockCounter>: 1 register on signal <TxDcm.bTxUnResetClockCounter>.
Unit <ClockGenXilinxV5> synthesized (advanced).

Synthesizing (advanced) Unit <DiagramReset>.
The following registers are absorbed into counter <DiagramResetFSM.rTimerCount>: 1 register on signal <DiagramResetFSM.rTimerCount>.
Unit <DiagramReset> synthesized (advanced).

Synthesizing (advanced) Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110>.
The following registers are absorbed into counter <dChunkCount>: 1 register on signal <dChunkCount>.
The following registers are absorbed into counter <dOutputDemuxSel_0>: 1 register on signal <dOutputDemuxSel_0>.
The following registers are absorbed into counter <dNextReadPointer>: 1 register on signal <dNextReadPointer>.
The following registers are absorbed into counter <dPendingReads>: 1 register on signal <dPendingReads>.
The following registers are absorbed into counter <dNextWritePointer>: 1 register on signal <dNextWritePointer>.
Unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110> synthesized (advanced).

Synthesizing (advanced) Unit <InStrmFifoFlags>.
The following registers are absorbed into accumulator <oByteLanePtrLoc>: 1 register on signal <oByteLanePtrLoc>.
The following registers are absorbed into counter <iWriteSamplePtrUns>: 1 register on signal <iWriteSamplePtrUns>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0231> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0236> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <oByteLanePtrLoc<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InStrmFifoFlags> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaBuiltinFifoCounter>.
The following registers are absorbed into accumulator <oReadCountUnsigned>: 1 register on signal <oReadCountUnsigned>.
The following registers are absorbed into accumulator <iWriteCountUnsigned>: 1 register on signal <iWriteCountUnsigned>.
Unit <NiFpgaBuiltinFifoCounter> synthesized (advanced).

Synthesizing (advanced) Unit <NiFpgaRegFrameworkShiftReg_2>.
The following registers are absorbed into counter <cCounter>: 1 register on signal <cCounter>.
Unit <NiFpgaRegFrameworkShiftReg_2> synthesized (advanced).

Synthesizing (advanced) Unit <ViControl>.
The following registers are absorbed into counter <EnableInBlk.rTimerCount>: 1 register on signal <EnableInBlk.rTimerCount>.
Unit <ViControl> synthesized (advanced).

Synthesizing (advanced) Unit <whileloop>.
The following registers are absorbed into counter <lp_iteration>: 1 register on signal <lp_iteration>.
Unit <whileloop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 4x2-bit single-port distributed Read Only RAM         : 5
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 11-bit subtractor borrow in                           : 1
 12-bit adder                                          : 4
 12-bit subtractor                                     : 6
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit addsub                                         : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 24
 1-bit up counter                                      : 2
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 14-bit up counter                                     : 1
 24-bit up counter                                     : 4
 25-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit down counter                                    : 1
 32-bit down counter                                   : 3
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 6-bit down counter                                    : 1
 7-bit down counter                                    : 2
 8-bit down counter                                    : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 5
 12-bit up accumulator                                 : 4
 3-bit up loadable accumulator                         : 1
# Registers                                            : 5705
 Flip-Flops                                            : 5705
# Comparators                                          : 28
 10-bit comparator greater                             : 1
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 4
 17-bit comparator greater                             : 2
 24-bit comparator equal                               : 4
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 4
 4-bit comparator greater                              : 2
 8-bit comparator greater                              : 3
# Multiplexers                                         : 999
 1-bit 2-to-1 multiplexer                              : 811
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 12
 1-bit 6-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 13
 11-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 4-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 15
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 11
 32-bit 2-to-1 multiplexer                             : 48
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 10
 64-bit 3-to-1 multiplexer                             : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 4-to-1 multiplexer                              : 3
 80-bit 2-to-1 multiplexer                             : 3
# Decoders                                             : 1
 1-of-32 decoder                                       : 1
# FSMs                                                 : 15
# Xors                                                 : 153
 1-bit xor2                                            : 153

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block SafeBusCrossing_1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch bPushEnDly hinder the constant cleaning in the block SafeBusCrossing_2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:638 - in unit bushold Conflict on KEEP property on signal RioClk40Crossing.RioClk40FromInterface/BlkOut.oDataAckClkEnable and ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.oDataAckClkEnable ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.oDataAckClkEnable signal will be lost.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/FSM_8> on signal <cDisablerState[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait4disabledone   | 001
 wait4resetdone     | 010
 wait4pushresetdone | 011
 wait4popresetdone  | 100
 wait4reenable      | 101
 wait4empty         | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/FSM_9> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/FSM_9> on signal <vEnableChainState[1:2]> with gray encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/FSM_9> on signal <vEnableChainState[1:2]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 idle                      | 00
 waitforstrobedeassertion  | 11
 waitfortransitioncomplete | 01
---------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/FSM_6> on signal <iEoState[1:2]> with user encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loop_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/FSM_6> on signal <iEoState[1:2]> with user encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 waitingforloopenableoutassertion   | 00
 pushenableouttooutsidedomain       | 01
 waitingforloopenableoutdeassertion | 10
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/n_whileloop/FSM_7> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_st | 00
 calc_st | 01
 test_st | 10
 end_st  | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/ViControlx/FSM_10> on signal <EnableInBlk.rEnableInState[1:2]> with gray encoding.
------------------------------------------------
 State                              | Encoding
------------------------------------------------
 idle                               | 00
 enableindeasserted                 | 01
 waituntilinternalclocksbecomevalid | unreached
 waituntilcomponentsinit            | 11
 enableinasserted                   | 10
 enableindeassertionnotsupportederr | unreached
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <NuecesRTheWindow/theVI/DiagramResetx/FSM_11> on signal <DiagramResetFSM.rDiagramResetState[1:4]> with user encoding.
--------------------------------------------------
 State                                | Encoding
--------------------------------------------------
 idle                                 | 0000
 waitforexternalcircuittoinit         | 0001
 waitforbaseclkstobecomevalid         | 0010
 waitforclkenablerequest              | unreached
 waitforgatedbaseclkstobecomevalid    | 0100
 waitfordervclkstobecomevalid         | 0101
 waitforresetassertionduration        | 0110
 waitfordiagrstdeasrtpropdly          | 0111
 waitforhosttoassertdiagrst           | 1000
 waituntilderivedfromexternalshutdown | 1001
 diagrstassertionnotsupportederr      | unreached
--------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputx/ChinchDmaInputControllerx/FSM_2> on signal <FifoController.bFifoState[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 directfifo | 00
 backup0    | 01
 backup1    | 11
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputx/ChinchDmaInputControllerx/FSM_3> on signal <bDmaInputState[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 disablerequest | 0000
 senddoneheader | 0001
 disabled       | 0010
 idle           | 0011
 fifoclear      | 0100
 waitforarbiter | 0101
 packetsetup    | 0110
 sendheader     | 0111
 transmitdata   | 1000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputx/ChinchDmaSourceStreamStateControllerx/FSM_4> on signal <bStreamState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 unlinked | 00
 disabled | 01
 enabled  | 11
 flushing | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/ChinchRegisterAccessx/FSM_0> on signal <bReadCompleterState[1:2]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 00
 requestarbiteraccess   | 01
 transmitresponseheader | 11
 transmitresponsedata   | 10
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/ChinchRegisterAccessx/FSM_1> on signal <bRegAccessState[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 getwritedata        | 001
 writereadywait      | 010
 strobewrite         | 011
 strobereadwait      | 100
 stroberead          | 101
 getreadresponse     | 110
 triggerreadresponse | 111
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ChinchLvFpgaInterfacex/ChinchCommIfcArbiterBasex/FSM_5> on signal <SmLogicAndFFs.sMainArbSt[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000
 memspcacc       | 001
 statuspushacc   | 010
 msiacc          | 011
 instrmshighacc  | 100
 instrmsnormacc  | 101
 outstrmshighacc | 110
 outstrmsnormacc | 111
-----------------------------
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance GenRows[0].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst in unit InStrmRAMArray of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <NiLvFpgaStockDigitalInput_2> ...

Optimizing unit <NiLvFpgaStockDigitalInput_3> ...

Optimizing unit <DFlopSlvResetVal_4> ...

Optimizing unit <DFlop_1> ...

Optimizing unit <DoubleSyncBase> ...

Optimizing unit <DoubleSyncAsyncInBase> ...

Optimizing unit <DFlopSlvResetVal_3> ...

Optimizing unit <DFlopSlvResetVal_1> ...

Optimizing unit <NiFpgaRegisterCoreBase_2> ...

Optimizing unit <NiFpgaRegisterCoreBase_1> ...

Optimizing unit <NiFpgaRegisterCoreBase_4> ...

Optimizing unit <DFlopSlvResetVal_2> ...

Optimizing unit <DoubleSyncSLV_1> ...

Optimizing unit <NuecesRTop> ...

Optimizing unit <ClockGenXilinxV5> ...

Optimizing unit <NiFpgaAG_FPGA_Image_Acquisition_FPGA> ...

Optimizing unit <Interface> ...

Optimizing unit <ChinchDmaInputFifoInterface> ...

Optimizing unit <InStrmRAMArray> ...

Optimizing unit <InStrmFifoFlags> ...

Optimizing unit <FifoPtrClockCrossing> ...

Optimizing unit <HandshakeBase_2> ...

Optimizing unit <NiFpgaFifoClearControl> ...

Optimizing unit <NiFpgaFifoPortReset> ...

Optimizing unit <ChinchDmaComponentStateTransitionEnableChain> ...

Optimizing unit <HandshakeBaseResetCross_3> ...

Optimizing unit <NiFpgaFifoCountControl_2> ...

Optimizing unit <ChinchLvFpgaIrq> ...

Optimizing unit <HandshakeBaseResetCross_4> ...

Optimizing unit <HandshakeBase_3> ...

Optimizing unit <NiFpgaAG_00000000_SequenceFrame> ...

Optimizing unit <NiFpgaLocalResHolderRead_2> ...

Optimizing unit <TimedLoopDomainCrosser> ...

Optimizing unit <HandshakeBase_1> ...

Optimizing unit <NiFpgaAG_00000021_TimedLoopDiagram> ...

Optimizing unit <SubVICtlOrInd_1> ...

Optimizing unit <Acquisition_State_Machine_vi_colon_Clone0> ...

Optimizing unit <NiFpgaRegisterCoreBase_8> ...

Optimizing unit <NiFpgaRegisterCoreBase_6> ...

Optimizing unit <Counter_vi_colon_Clone1> ...

Optimizing unit <Serial_Interface_vi_colon_Clone6> ...

Optimizing unit <NiFpgaRegisterCoreBase_9> ...

Optimizing unit <whileloop> ...

Optimizing unit <NiLvFpgaStockDigitalOutput_2> ...

Optimizing unit <bushold> ...

Optimizing unit <HandshakeBaseResetCross_2> ...

Optimizing unit <NiFpgaRegFrameworkShiftReg_2> ...

Optimizing unit <NiFpgaRegFrameworkShiftReg_1> ...

Optimizing unit <ViControl> ...

Optimizing unit <NiFpgaHostAccessibleRegister_3> ...

Optimizing unit <NiFpgaHostAccessibleRegister_4> ...

Optimizing unit <NiFpgaHostAccessibleRegister_5> ...

Optimizing unit <NiFpgaHostAccessibleRegister_6> ...

Optimizing unit <NiFpgaHostAccessibleRegister_7> ...

Optimizing unit <DiagramReset> ...

Optimizing unit <HandshakeBaseResetCross_5> ...

Optimizing unit <FlexRIO_FIFO128Bit_DRAMTypeB_v110> ...

Optimizing unit <ChinchLvFpgaInterface> ...

Optimizing unit <ChinchInterfaceDmaRegisters> ...

Optimizing unit <ChinchDmaInputController> ...

Optimizing unit <ChinchDmaSourceStreamStateController> ...

Optimizing unit <ChinchRegisterAccess> ...

Optimizing unit <CHInChCommIfcArbiterBase> ...

Optimizing unit <NuecesDramMain> ...

Optimizing unit <ddr2_infrastructure> ...
WARNING:Xst:1303 - From in and out of unit NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain, both signals iLclReady and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/iPush have a KEEP attribute, signal iLclReady will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iPush NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal aDebugLED_inv and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDataAckClkEnable and NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.oDataAckClkEnable NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.oDataAckClkEnable signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iPush NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.
WARNING:Xst:638 - in unit NuecesRTop Conflict on KEEP property on signal NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush and NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/iPush NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/iPush signal will be lost.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NuecesRTop, actual ratio is 41.
FlipFlop NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r_24 has been replicated 1 time(s)
FlipFlop NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst90_sync_r_24 has been replicated 1 time(s)
FlipFlop NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rstdiv0_sync_r_11 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <NuecesRTop> :
	Found 2-bit shift register for signal <bBusReset>.
	Found 2-bit shift register for signal <ClockGenXilinxV5x/bRxClockMayBeLocked>.
	Found 2-bit shift register for signal <ClockGenXilinxV5x/bTxClockMayBeLocked>.
	Found 2-bit shift register for signal <ClockGenXilinxV5x/bDlyCtrlRdy>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWritesDisabledSamplePtrUnsGrayExtraDelay_ms>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_10>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_9>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_8>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_7>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_6>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_5>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_4>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_3>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_2>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_1>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmFifoFlagsx/oWriteSamplePtrUnsGray_0>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/bDiagramReset>.
	Found 2-bit shift register for signal <NuecesRTheWindow/theVI/ViControlx/bEnableOut>.
Unit <NuecesRTop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4985
 Flip-Flops                                            : 4985
# Shift Registers                                      : 18
 2-bit shift register                                  : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                               | Clock buffer(FF name)                                                                                                                         | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT0                                                                                                                               | 1056  |
BusClk                                                                                                                                                                                                                                                     | IBUFG+BUFG                                                                                                                                    | 2463  |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT4                                                                                                                               | 4829  |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT2                                                                                                                               | 2423  |
BusClk                                                                                                                                                                                                                                                     | PLL_ADV:CLKOUT3                                                                                                                               | 360   |
IoRxClock                                                                                                                                                                                                                                                  | DCM_ADV:CLK0                                                                                                                                  | 17    |
IoRxClock                                                                                                                                                                                                                                                  | DCM_ADV:CLKDV                                                                                                                                 | 294   |
BusClk                                                                                                                                                                                                                                                     | DCM_ADV:CLK2X                                                                                                                                 | 55    |
XClk                                                                                                                                                                                                                                                       | BUFGP                                                                                                                                         | 714   |
ZClk                                                                                                                                                                                                                                                       | BUFGP                                                                                                                                         | 144   |
YClk                                                                                                                                                                                                                                                       | BUFGP                                                                                                                                         | 144   |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq) | 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq)| 17    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
FindSrcOfAsyncThruGates : 200 (2)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.aDiagramResetLoc(NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.AsyncDiagramRst/FDCPEx:Q)                                                                                                                                                                                                                                                                                             | NONE(NuecesRTheWindow/theVI/n_bushold/RioClk40Shifter.ShiftRegister/cShiftReg_51)                                                                                                                                                                                     | 3967  |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iPush(XST_GND:G)                                                                                                                                                                                                                                                                                  | NONE(NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loop_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDCPEx)                       | 1165  |
aIoRst_n_inv(aIoRst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                              | NONE(rBaseClksValid)                                                                                                                                                                                                                                                  | 1087  |
IoPort2Wrapperx/IoPort2x/IoPort2Basex/bLclIoReset(IoPort2Wrapperx/IoPort2x/IoPort2Basex/bLclIoReset:Q)                                                                                                                                                                                                                                                                                                                                                           | NONE(IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoPort2Transmitterx/teDataToXmit_7)                                                                                                                                                                           | 672   |
NI1483Corex/cPclkReset<0>(NI1483Corex/cPclkReset_0:Q)                                                                                                                                                                                                                                                                                                                                                                                                            | NONE(NI1483Corex/TopClAcqx/ImagingInterfacex/CameraLinkInputx/AlignLvalsx/FifoClDataAlignZ/cReadPtr_2)                                                                                                                                                                | 470   |
a1483CoreReset(a1483CoreReset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(NI1483Corex/TopClUartx/ClUartRxx/BaudSyncGenx/cDelta_2)                                                                                                                                                                                                          | 448   |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/N0(NuecesDramMainx/GenBank0Mig.DDR2MIG0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                          | IODELAY(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                          | 168   |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/N0(NuecesDramMainx/GenBank1Mig.DDR2MIG1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                          | IODELAY(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                          | 168   |
IoPort2Wrapperx/bRegWrite(IoPort2Wrapperx/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[6].FirstISerdes)                                                                                                                                                                                                    | 106   |
NI1483Corex/TopClAcqx/ImagingInterfacex/PClkDetectx/aPclkCntrReset(NI1483Corex/TopClAcqx/ImagingInterfacex/PClkDetectx/aPclkCntrReset_0_or00001:O)                                                                                                                                                                                                                                                                                                               | NONE(NI1483Corex/TopClAcqx/ImagingInterfacex/PClkDetectx/PclkCountersx/PclkCounterAndClockBoundaryXingx/SyncPclkCountEnableToPclkDomain/DoubleSyncBasex/iDlySigx/cLclQ)                                                                                               | 78    |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst_tmp(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst_tmp1:O)                                                                                                                                                                                                                                                                                                                                    | NONE(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rstdiv0_sync_r_0)                                                                                                                                                                                           | 65    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3)                                                                                                                                                             | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1)                                                                                                                                                                   | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4)                                                                                                                                                                 | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1)                                                                                                                                                            | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8)                                                                                                                                                                  | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6)                                                                                                                                                             | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4)                                                                                                                                                         | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8)                                                                                                                                                            | 36    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_2)                                                                                                                                                                   | 30    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_6)                                                                                                                                                                | 30    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_2)                                                                                                                                                                    | 29    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gl0.wr/wpntr/count_0)                                                                                                                                                                    | 29    |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/locked_inv(aIdlyRst1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                               | NONE(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst200_sync_r_10)                                                                                                                                                                                           | 25    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_5)                                                                                                                                                                    | 24    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_2)                                                                                                                                                                   | 24    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_2)                                                                                                                                                                    | 24    |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                                                    | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/gl0.rd/rpntr/count_3)                                                                                                                                                                   | 24    |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/N1(NuecesDramMainx/GenBank0Mig.DDR2MIG0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                          | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af)                                                                                                                                                                   | 6     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/rst0_1(NuecesDramMainx/GenBank0Mig.DDR2MIG0/rst0_1:O)                                                                                                                                                                                                                                                                                                                                                                       | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n)                                                                                                                                                                 | 6     |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r<24>(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r_24:Q)                                                                                                                                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt)                                                                                                                                     | 6     |
NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r<24>_1(NuecesDramMainx/GenBank0or1Mig.u_ddr2_infrastructure/rst0_sync_r_24_1:Q)                                                                                                                                                                                                                                                                                                                  | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                                                       | 6     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/N1(NuecesDramMainx/GenBank1Mig.DDR2MIG1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                          | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf)                                                                                                                                                   | 6     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/rst0_1(NuecesDramMainx/GenBank1Mig.DDR2MIG1/rst0_1:O)                                                                                                                                                                                                                                                                                                                                                                       | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n)                                                                                                                                                                | 6     |
NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.rDiagramResetLoc(NuecesRTheWindow/theVI/DiagramResetx/DiagramResetRegisterBlk.SyncDiagramRst/FDCPEx:Q)                                                                                                                                                                                                                                                                                              | NONE(NuecesDramMainx/dDram1PhyInitDone_ms)                                                                                                                                                                                                                            | 4     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/rOutputFifoResetFlag(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/rOutputFifoResetFlag:Q)                                                                                                                                                                                                                                                                                                                             | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/_i000028_0)                                                                                                                                                                                                          | 3     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/rOutputFifoResetFlag(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/rOutputFifoResetFlag:Q)                                                                                                                                                                                                                                                                                                                             | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/_i000028_0)                                                                                                                                                                                                          | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                            | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                            | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                    | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                             | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                    | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                             | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                   | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                   | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                   | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                        | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                               | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                    | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                 | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                    | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                 | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                                                              | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)                                                                                           | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                                                                                      | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWriteGray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                                                                  | 3     |
NuecesRTheWindow/theVI/n_CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnRes/DoubleSyncSLVFromImageDataClockToRioClk40/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnRes/DoubleSyncSLVFromImageDataClockToRioClk40/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                | NONE(NuecesRTheWindow/theVI/n_CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPortOnRes/DoubleSyncSLVFromImageDataClockToRioClk40/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/FDCPEx)                                                   | 3     |
NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                | NONE(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                               | 3     |
NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/XST_GND:G)                                                                                                                | NONE(NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/DoubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/iDlySigx/FDCPEx)                                                                               | 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/XST_GND:G)| NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/FDCPEx)| 3     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/N0(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/XST_GND:G)    | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.FifoClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/iDlySigx/FDCPEx)                         | 3     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                                                                     | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                     | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                                                                    | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                    | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/dResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/dResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                    | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/wResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/wResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg)                                                                                                                                                                     | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2)                                                                                                                                                                     | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                        | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                                                     | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1)                                                                                                                                                                    | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                                      | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                                    | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/dResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/dResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                                    | 2     |
NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/wResetReg_1(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/wResetReg_1:Q)                                                                                                                                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theCLIPs/DRAM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf.rf/rstblk/wr_rst_asreg)                                                                                                                                                                     | 2     |
NuecesRTheWindow/theVI/FPGAwFIFOn1/BuiltinFifoIP/N1(NuecesRTheWindow/theVI/FPGAwFIFOn1/BuiltinFifoIP/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                  | NONE(NuecesRTheWindow/theVI/FPGAwFIFOn1/BuiltinFifoIP/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gf72.sngfifo36_72)                                                                                                  | 2     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<0>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<10>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<11>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<12>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<13>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<14>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<15>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<16>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<17>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<18>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<19>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<1>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<20>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<21>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<22>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<23>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<24>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<25>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<26>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<27>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<28>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<29>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<2>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<30>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<31>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<3>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<4>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<5>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<6>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<7>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<8>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/ddr2_dq<9>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<0>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<10>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<11>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<12>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<13>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<14>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<15>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<16>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<17>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<18>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<19>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<1>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<20>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<21>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<22>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<23>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<24>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<25>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<26>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<27>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<28>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<29>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<2>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<30>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<31>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                           | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_idelay_dq)                                                                                                                                              | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<3>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<4>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<5>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<6>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<7>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<8>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/ddr2_dq<9>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_iobuf_dq_o:O)                                                                                                                                                                                                                                                                                             | IOBUF(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/u_idelay_dq)                                                                                                                                               | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff:Q)                                                                                                                                                                                                                                             | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce)                                                                                                                                          | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)                                                                                                                                                                                                      | NONE(NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs)                                                                                                                                             | 1     |
NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/iIResetFast(NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                         | NONE(NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                           | 1     |
NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/iIResetFast(NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                               | NONE(NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                              | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                     | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                 | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                     | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                 | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                     | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkDomain/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                 | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                  | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                           | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                           | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                            | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                       | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                          | 1     |
NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/iIResetFast(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)         | NONE(NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].DmaInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/HandshakeTransitionTimeoutRequest/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                   | 1     |
NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandshakeIrqNum/iIResetFast(NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandshakeIrqNum/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                         | NONE(NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandshakeIrqNum/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                           | 1     |
NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                           | NONE(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                            | 1     |
NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                               | NONE(NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                              | 1     |
NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                   | NONE(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                        | 1     |
NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/iIResetFast(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/FDCPEx:Q)                                                                                                                                                                                                                                                       | NONE(NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkIn.iPushTogglex/DFlopx/FDCPEx)                                                                                                                                                          | 1     |
INFO:TclTasksC:1850 - process run : Synthesize - XST is done.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 14.170ns (Maximum Frequency: 70.572MHz)
   Minimum input arrival time before clock: 2.321ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 4.279ns
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.

Process "Synthesize - XST" completed successfully
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p xc5vlx50-ff676-1 NuecesRTop.ngc NuecesRTop.ngd

Command Line: C:\NIFPGA\programs\Xilinx14_4\ISE\bin\nt\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p
xc5vlx50-ff676-1 NuecesRTop.ngc NuecesRTop.ngd

Reading NGO file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.ngc" ...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/IoPort2Wrapper.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/NI1483Core.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/SafePowerForLVFPGA.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/Pack80To256.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/Pack256To64.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/FlexRio_Fifo128Bit_InputFifo_v100.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/FlexRio_Fifo128Bit_OutputFifo_v100.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/dram32IntfA.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/dram32IntfB.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "NuecesRTop.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_12"  LOC="SLICE_X51Y93";>
   [NuecesRTop.ucf(459)]' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_13"  LOC="SLICE_X51Y98";>
   [NuecesRTop.ucf(460)]' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_14"  LOC="SLICE_X51Y97";>
   [NuecesRTop.ucf(461)]' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_15"  LOC="SLICE_X51Y96";>
   [NuecesRTop.ucf(462)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<16>1"  LOC="SLICE_X51Y87";>
   [NuecesRTop.ucf(463)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<17>1"  LOC="SLICE_X50Y81";>
   [NuecesRTop.ucf(464)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<18>1"  LOC="SLICE_X50Y82";>
   [NuecesRTop.ucf(465)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<19>1"  LOC="SLICE_X51Y81";>
   [NuecesRTop.ucf(466)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<20>1"  LOC="SLICE_X51Y88";>
   [NuecesRTop.ucf(467)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<21>1"  LOC="SLICE_X51Y85";>
   [NuecesRTop.ucf(468)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<22>1"  LOC="SLICE_X51Y83";>
   [NuecesRTop.ucf(469)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<23>1"  LOC="SLICE_X51Y90";>
   [NuecesRTop.ucf(470)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<24>1"  LOC="SLICE_X51Y86";>
   [NuecesRTop.ucf(471)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<25>1"  LOC="SLICE_X51Y94";>
   [NuecesRTop.ucf(472)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<26>1"  LOC="SLICE_X51Y92";>
   [NuecesRTop.ucf(473)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<27>1"  LOC="SLICE_X51Y91";>
   [NuecesRTop.ucf(474)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<28>1"  LOC="SLICE_X51Y93";>
   [NuecesRTop.ucf(475)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<29>1"  LOC="SLICE_X51Y98";>
   [NuecesRTop.ucf(480)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<30>1"  LOC="SLICE_X51Y97";>
   [NuecesRTop.ucf(481)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<31>1"  LOC="SLICE_X51Y96";>
   [NuecesRTop.ucf(482)]' could not be found and so the Locate constraint will
   be removed.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*TimeLoopCoreFromRioClk40ToImageDataClock/*PulseSyncBoolx/*oSigReturn*" TNM
   = TNM_Custom15;> [NuecesRTop.ucf(781)]: INST
   "*TimeLoopCoreFromRioClk40ToImageDataClock/*PulseSyncBoolx/*oSigReturn*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*n_bushold/*ShiftRegister/SyncBusReset/*oSigReturn*" TNM = TNM_Custom135;>
   [NuecesRTop.ucf(867)]: INST
   "*n_bushold/*ShiftRegister/SyncBusReset/*oSigReturn*" does not match any
   design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom143;> [NuecesRTop.ucf(874)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom144;> [NuecesRTop.ucf(875)]:
   INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom145;> [NuecesRTop.ucf(876)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom146;> [NuecesRTop.ucf(877)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom147;> [NuecesRTop.ucf(878)]:
   INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom149;> [NuecesRTop.ucf(879)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom150;> [NuecesRTop.ucf(880)]:
   INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom151;> [NuecesRTop.ucf(881)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom152;> [NuecesRTop.ucf(882)]: INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom153;> [NuecesRTop.ucf(883)]:
   INST
   "*FPGAwFIFOn0*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom155;> [NuecesRTop.ucf(884)]: INST
   "*FPGAwFIFOn0*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom156;> [NuecesRTop.ucf(885)]: INST
   "*FPGAwFIFOn0*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ResetControl/*iTopEnInLatch*" TNM = TNM_Custom159;>
   [NuecesRTop.ucf(888)]: INST "*FPGAwFIFOn0*ResetControl/*iTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom160;> [NuecesRTop.ucf(889)]: INST
   "*FPGAwFIFOn0*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ResetControl/*oTopEnInLatch*" TNM = TNM_Custom161;>
   [NuecesRTop.ucf(890)]: INST "*FPGAwFIFOn0*ResetControl/*oTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn0*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom162;> [NuecesRTop.ucf(891)]: INST
   "*FPGAwFIFOn0*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom163;> [NuecesRTop.ucf(892)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom164;> [NuecesRTop.ucf(893)]:
   INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom165;> [NuecesRTop.ucf(894)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom166;> [NuecesRTop.ucf(895)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom167;> [NuecesRTop.ucf(896)]:
   INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PushToPop*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" TNM = TNM_Custom169;> [NuecesRTop.ucf(897)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iHoldSigInx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" TNM = TNM_Custom170;> [NuecesRTop.ucf(898)]:
   INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oHoldSigIn_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" TNM = TNM_Custom171;> [NuecesRTop.ucf(899)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oSigReturn*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" TNM = TNM_Custom172;> [NuecesRTop.ucf(900)]: INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*iSigOut_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" TNM = TNM_Custom173;> [NuecesRTop.ucf(901)]:
   INST
   "*FPGAwFIFOn1*ClearControl/NiFpgaFifoPortResetx/Crossing.PopToPush*PulseSyncB
   asex/*oLocalSigOutCEx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" TNM =
   TNM_Custom175;> [NuecesRTop.ucf(902)]: INST
   "*FPGAwFIFOn1*ClearControl*DoubleSyncBasex*iDlySigx/FDCPEx" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" TNM = TNM_Custom176;> [NuecesRTop.ucf(903)]: INST
   "*FPGAwFIFOn1*ClearControl*DoubleSyncBasex*DoubleSyncAsyncInBasex/oSig_msx/FD
   CPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ResetControl/*iTopEnInLatch*" TNM = TNM_Custom179;>
   [NuecesRTop.ucf(906)]: INST "*FPGAwFIFOn1*ResetControl/*iTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom180;> [NuecesRTop.ucf(907)]: INST
   "*FPGAwFIFOn1*ResetControl/*TopEnInFromIClkSyncToOClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ResetControl/*oTopEnInLatch*" TNM = TNM_Custom181;>
   [NuecesRTop.ucf(908)]: INST "*FPGAwFIFOn1*ResetControl/*oTopEnInLatch*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*FPGAwFIFOn1*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" TNM = TNM_Custom182;> [NuecesRTop.ucf(909)]: INST
   "*FPGAwFIFOn1*ResetControl/*TopEnInFromOClkSyncToIClk*DoubleSyncAsyncInBasex/
   oSig_msx/FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iLclSt
   oredData*" TNM = TNM_Custom345;> [NuecesRTop.ucf(1072)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iLclSt
   oredData*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*ODataF
   lop*FDCPEx" TNM = TNM_Custom346;> [NuecesRTop.ucf(1073)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*ODataF
   lop*FDCPEx" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iPushT
   oggle*" TNM = TNM_Custom347;> [NuecesRTop.ucf(1074)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iPushT
   oggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushT
   oggle0_ms*" TNM = TNM_Custom348;> [NuecesRTop.ucf(1075)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushT
   oggle0_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushT
   oggleToReady*" TNM = TNM_Custom349;> [NuecesRTop.ucf(1076)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushT
   oggleToReady*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle_ms*" TNM = TNM_Custom350;> [NuecesRTop.ucf(1077)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle_ms*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushT
   oggle1*" TNM = TNM_Custom352;> [NuecesRTop.ucf(1078)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*oPushT
   oggle1*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iReset
   *" TNM = TNM_Custom354;> [NuecesRTop.ucf(1079)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iReset
   *" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle*" TNM = TNM_Custom356;> [NuecesRTop.ucf(1080)]: INST
   "*ChinchDmaFifosx/DmaBlk.DmaComponents[0]*HandshakeStateToViClkDomain/*iRdyPu
   shToggle*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*OutStrmFifoFlagsx/*oReadSamplePtrUnsGray*" TNM = TNM_Custom375;>
   [NuecesRTop.ucf(1096)]: INST "*OutStrmFifoFlagsx/*oReadSamplePtrUnsGray*"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*OutStrmFifoFlagsx/*iReadSamplePtrUnsGray*" TNM = TNM_Custom376;>
   [NuecesRTop.ucf(1097)]: INST "*OutStrmFifoFlagsx/*iReadSamplePtrUnsGray*"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*StrmFifoFlagsx/i*_ms*" TNM =
   TNM_Custom377;> [NuecesRTop.ucf(1098)]: INST "*StrmFifoFlagsx/i*_ms*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ChinchLvFpgaIrq*bIpIrq_ms*" TNM =
   TNM_Custom411;> [NuecesRTop.ucf(1129)]: INST "*ChinchLvFpgaIrq*bIpIrq_ms*"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ChinchLvFpgaIrq*bIpIrq*" TNM =
   TNM_Custom412;> [NuecesRTop.ucf(1130)]: INST "*ChinchLvFpgaIrq*bIpIrq*" does
   not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ViControlx*rDerivedClkLostLock*"
   TNM = TNM_Custom439;> [NuecesRTop.ucf(1155)]: INST
   "*ViControlx*rDerivedClkLostLock*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*ViControlx*rGatedClkStartupErr*"
   TNM = TNM_Custom441;> [NuecesRTop.ucf(1157)]: INST
   "*ViControlx*rGatedClkStartupErr*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ViControlx*rEnableDeassertionErr*" TNM = TNM_Custom443;>
   [NuecesRTop.ucf(1159)]: INST "*ViControlx*rEnableDeassertionErr*" does not
   match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "*ViControlx*rDiagramResetAssertionErr*" TNM = TNM_Custom445;>
   [NuecesRTop.ucf(1161)]: INST "*ViControlx*rDiagramResetAssertionErr*" does
   not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_Custom15" TO "TNM_Custom16" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1192)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom15'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_Custom135" TO "TNM_Custom136" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1237)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom135'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo56"= FROM
   "TNM_Custom143" TO "TNM_Custom144" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1241)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom143'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo56"= FROM
   "TNM_Custom143" TO "TNM_Custom144" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1241)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom144'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo57"= FROM
   "TNM_Custom145" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1242)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom145'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo57"= FROM
   "TNM_Custom145" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1242)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom146'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo58"= FROM
   "TNM_Custom147" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1243)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom147'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo58"= FROM
   "TNM_Custom147" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1243)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom146'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo59"= FROM
   "TNM_Custom149" TO "TNM_Custom150" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1244)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom149'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo59"= FROM
   "TNM_Custom149" TO "TNM_Custom150" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1244)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom150'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo60"= FROM
   "TNM_Custom151" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1245)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom151'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo60"= FROM
   "TNM_Custom151" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1245)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom152'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo61"= FROM
   "TNM_Custom153" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1246)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom153'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo61"= FROM
   "TNM_Custom153" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1246)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom152'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo62"= FROM
   "TNM_Custom155" TO "TNM_Custom156" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1247)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom155'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo62"= FROM
   "TNM_Custom155" TO "TNM_Custom156" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1247)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom156'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_Custom159" TO "TNM_Custom160" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1249)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom159'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_Custom159" TO "TNM_Custom160" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1249)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom160'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo65"= FROM
   "TNM_Custom161" TO "TNM_Custom162" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1250)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom161'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo65"= FROM
   "TNM_Custom161" TO "TNM_Custom162" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1250)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom162'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo66"= FROM
   "TNM_Custom163" TO "TNM_Custom164" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1251)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom163'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo66"= FROM
   "TNM_Custom163" TO "TNM_Custom164" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1251)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom164'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_Custom165" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1252)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom165'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_Custom165" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1252)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom166'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo68"= FROM
   "TNM_Custom167" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1253)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom167'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo68"= FROM
   "TNM_Custom167" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1253)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom166'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo69"= FROM
   "TNM_Custom169" TO "TNM_Custom170" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1254)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom169'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo69"= FROM
   "TNM_Custom169" TO "TNM_Custom170" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1254)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom170'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_Custom171" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1255)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom171'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_Custom171" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1255)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom172'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo71"= FROM
   "TNM_Custom173" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom173'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo71"= FROM
   "TNM_Custom173" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom172'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo72"= FROM
   "TNM_Custom175" TO "TNM_Custom176" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom175'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo72"= FROM
   "TNM_Custom175" TO "TNM_Custom176" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom176'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_Custom179" TO "TNM_Custom180" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom179'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_Custom179" TO "TNM_Custom180" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom180'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo75"= FROM
   "TNM_Custom181" TO "TNM_Custom182" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1260)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom181'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo75"= FROM
   "TNM_Custom181" TO "TNM_Custom182" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1260)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom182'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_Custom345" TO "TNM_Custom346" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom345'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_Custom345" TO "TNM_Custom346" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom346'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo158"= FROM
   "TNM_Custom347" TO "TNM_Custom348" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1343)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom347'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo158"= FROM
   "TNM_Custom347" TO "TNM_Custom348" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1343)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom348'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_Custom349" TO "TNM_Custom350" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom349'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_Custom349" TO "TNM_Custom350" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom350'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo160"= FROM
   "TNM_Custom348" TO "TNM_Custom352" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom348'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo160"= FROM
   "TNM_Custom348" TO "TNM_Custom352" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom352'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo161"= FROM
   "TNM_Custom9" TO "TNM_Custom354" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1346)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom354'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_Custom350" TO "TNM_Custom356" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom350'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_Custom350" TO "TNM_Custom356" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom356'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo172"= FROM
   "TNM_Custom375" TO "TNM_Custom376" 14.4984001600 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom375'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo172"= FROM
   "TNM_Custom375" TO "TNM_Custom376" 14.4984001600 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom376'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_Custom377" TO "TNM_Custom378" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1358)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom377'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo190"= FROM
   "TNM_Custom411" TO "TNM_Custom412" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1375)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom411'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo190"= FROM
   "TNM_Custom411" TO "TNM_Custom412" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1375)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom412'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo204"= FROM
   "TNM_Custom439" TO "TNM_Custom440" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom439'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo205"= FROM
   "TNM_Custom441" TO "TNM_Custom442" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom441'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo206"= FROM
   "TNM_Custom443" TO "TNM_Custom444" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom443'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo207"= FROM
   "TNM_Custom445" TO "TNM_Custom446" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom445'.

WARNING:ConstraintSystem - TNM : BusClk was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_BusClk" = PERIOD "BusClk" 125 MHz HIGH 50%;>
   [NuecesRTop.ucf(407)]
   <TIMESPEC "TS_BusClkToRioClk40" = FROM "RioClk40" THRU NI1483CoreFFs TO
   "BusClk"   10 ns;> [NuecesRTop.ucf(437)]
   <TIMESPEC "TS_RioClk40ToBusClk" = FROM "BusClk"   THRU NI1483CoreFFs TO
   "RioClk40" 10 ns;> [NuecesRTop.ucf(438)]



WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom15', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo7'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo7"= FROM "TNM_Custom15" TO "TNM_Custom16"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1192)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo7"= FROM "TNM_Custom15" TO "TNM_Custom16"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1192)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom135', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo52'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo52"= FROM "TNM_Custom135" TO "TNM_Custom136"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1237)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo52"= FROM "TNM_Custom135" TO "TNM_Custom136"
   74.2425007499 ns DATAPATHONLY;> [NuecesRTop.ucf(1237)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom143', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo56'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo56"= FROM "TNM_Custom143" TO "TNM_Custom144"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1241)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo56"= FROM "TNM_Custom143" TO "TNM_Custom144"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1241)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom144', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo56'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo56"= FROM "TNM_Custom143" TO "TNM_Custom144"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1241)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo56"= FROM "TNM_Custom143" TO "TNM_Custom144"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1241)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom145', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo57'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo57"= FROM "TNM_Custom145" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1242)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo57"= FROM "TNM_Custom145" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1242)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom146', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo57'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo57"= FROM "TNM_Custom145" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1242)]
   <TIMESPEC "TS_CustomFromTo58"= FROM "TNM_Custom147" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1243)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo57"= FROM "TNM_Custom145" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1242)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo58"= FROM "TNM_Custom147" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1243)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom147', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo58'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo58"= FROM "TNM_Custom147" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1243)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo58"= FROM "TNM_Custom147" TO "TNM_Custom146"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1243)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom149', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo59'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo59"= FROM "TNM_Custom149" TO "TNM_Custom150"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1244)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo59"= FROM "TNM_Custom149" TO "TNM_Custom150"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1244)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom150', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo59'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo59"= FROM "TNM_Custom149" TO "TNM_Custom150"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1244)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo59"= FROM "TNM_Custom149" TO "TNM_Custom150"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1244)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom151', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo60'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo60"= FROM "TNM_Custom151" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1245)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo60"= FROM "TNM_Custom151" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1245)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom152', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo60'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo60"= FROM "TNM_Custom151" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1245)]
   <TIMESPEC "TS_CustomFromTo61"= FROM "TNM_Custom153" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1246)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo60"= FROM "TNM_Custom151" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1245)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo61"= FROM "TNM_Custom153" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1246)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom153', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo61'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo61"= FROM "TNM_Custom153" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1246)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo61"= FROM "TNM_Custom153" TO "TNM_Custom152"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1246)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom155', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo62'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo62"= FROM "TNM_Custom155" TO "TNM_Custom156"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1247)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo62"= FROM "TNM_Custom155" TO "TNM_Custom156"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1247)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom156', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo62'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo62"= FROM "TNM_Custom155" TO "TNM_Custom156"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1247)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo62"= FROM "TNM_Custom155" TO "TNM_Custom156"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1247)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom159', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo64'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo64"= FROM "TNM_Custom159" TO "TNM_Custom160"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1249)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo64"= FROM "TNM_Custom159" TO "TNM_Custom160"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1249)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom160', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo64'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo64"= FROM "TNM_Custom159" TO "TNM_Custom160"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1249)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo64"= FROM "TNM_Custom159" TO "TNM_Custom160"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1249)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom161', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo65'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo65"= FROM "TNM_Custom161" TO "TNM_Custom162"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1250)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo65"= FROM "TNM_Custom161" TO "TNM_Custom162"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1250)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom162', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo65'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo65"= FROM "TNM_Custom161" TO "TNM_Custom162"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1250)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo65"= FROM "TNM_Custom161" TO "TNM_Custom162"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1250)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom163', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo66'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo66"= FROM "TNM_Custom163" TO "TNM_Custom164"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1251)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo66"= FROM "TNM_Custom163" TO "TNM_Custom164"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1251)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom164', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo66'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo66"= FROM "TNM_Custom163" TO "TNM_Custom164"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1251)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo66"= FROM "TNM_Custom163" TO "TNM_Custom164"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1251)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom165', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo67'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo67"= FROM "TNM_Custom165" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1252)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo67"= FROM "TNM_Custom165" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1252)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom166', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo67'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo67"= FROM "TNM_Custom165" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1252)]
   <TIMESPEC "TS_CustomFromTo68"= FROM "TNM_Custom167" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1253)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo67"= FROM "TNM_Custom165" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1252)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo68"= FROM "TNM_Custom167" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1253)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom167', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo68'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo68"= FROM "TNM_Custom167" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1253)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo68"= FROM "TNM_Custom167" TO "TNM_Custom166"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1253)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom169', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo69'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo69"= FROM "TNM_Custom169" TO "TNM_Custom170"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1254)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo69"= FROM "TNM_Custom169" TO "TNM_Custom170"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1254)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom170', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo69'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo69"= FROM "TNM_Custom169" TO "TNM_Custom170"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1254)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo69"= FROM "TNM_Custom169" TO "TNM_Custom170"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1254)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom171', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo70'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo70"= FROM "TNM_Custom171" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1255)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo70"= FROM "TNM_Custom171" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1255)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom172', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo70'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo70"= FROM "TNM_Custom171" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1255)]
   <TIMESPEC "TS_CustomFromTo71"= FROM "TNM_Custom173" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1256)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo70"= FROM "TNM_Custom171" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1255)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo71"= FROM "TNM_Custom173" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1256)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom173', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo71'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo71"= FROM "TNM_Custom173" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1256)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo71"= FROM "TNM_Custom173" TO "TNM_Custom172"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1256)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom175', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo72'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo72"= FROM "TNM_Custom175" TO "TNM_Custom176"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1257)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo72"= FROM "TNM_Custom175" TO "TNM_Custom176"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1257)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom176', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo72'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo72"= FROM "TNM_Custom175" TO "TNM_Custom176"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1257)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo72"= FROM "TNM_Custom175" TO "TNM_Custom176"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1257)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom179', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo74'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo74"= FROM "TNM_Custom179" TO "TNM_Custom180"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1259)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo74"= FROM "TNM_Custom179" TO "TNM_Custom180"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1259)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom180', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo74'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo74"= FROM "TNM_Custom179" TO "TNM_Custom180"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1259)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo74"= FROM "TNM_Custom179" TO "TNM_Custom180"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1259)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom181', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo75'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo75"= FROM "TNM_Custom181" TO "TNM_Custom182"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1260)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo75"= FROM "TNM_Custom181" TO "TNM_Custom182"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1260)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom182', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo75'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo75"= FROM "TNM_Custom181" TO "TNM_Custom182"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1260)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo75"= FROM "TNM_Custom181" TO "TNM_Custom182"
   1000.0000000000 ns DATAPATHONLY;> [NuecesRTop.ucf(1260)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom345', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo157'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo157"= FROM "TNM_Custom345" TO "TNM_Custom346"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(1342)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo157"= FROM "TNM_Custom345" TO "TNM_Custom346"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(1342)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom346', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo157'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo157"= FROM "TNM_Custom345" TO "TNM_Custom346"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(1342)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo157"= FROM "TNM_Custom345" TO "TNM_Custom346"
   18.4980002000 ns DATAPATHONLY;> [NuecesRTop.ucf(1342)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom347', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo158'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo158"= FROM "TNM_Custom347" TO "TNM_Custom348"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1343)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo158"= FROM "TNM_Custom347" TO "TNM_Custom348"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1343)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom348', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo158'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo158"= FROM "TNM_Custom347" TO "TNM_Custom348"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1343)]
   <TIMESPEC "TS_CustomFromTo160"= FROM "TNM_Custom348" TO "TNM_Custom352"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(1345)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo158"= FROM "TNM_Custom347" TO "TNM_Custom348"
   29.2470003000 ns DATAPATHONLY;> [NuecesRTop.ucf(1343)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo160"= FROM "TNM_Custom348" TO "TNM_Custom352"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(1345)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom349', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo159'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo159"= FROM "TNM_Custom349" TO "TNM_Custom350"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(1344)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo159"= FROM "TNM_Custom349" TO "TNM_Custom350"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(1344)]

WARNING:ConstraintSystem:192 - The TNM 'TNM_Custom350', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo159'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_CustomFromTo159"= FROM "TNM_Custom349" TO "TNM_Custom350"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(1344)]
   <TIMESPEC "TS_CustomFromTo162"= FROM "TNM_Custom350" TO "TNM_Custom356"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1347)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo159"= FROM "TNM_Custom349" TO "TNM_Custom350"
   23.2476002400 ns DATAPATHONLY;> [NuecesRTop.ucf(1344)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo162"= FROM "TNM_Custom350" TO "TNM_Custom356"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1347)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom352', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo160'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo160"= FROM "TNM_Custom348" TO "TNM_Custom352"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(1345)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo160"= FROM "TNM_Custom348" TO "TNM_Custom352"
   4.8745000500 ns DATAPATHONLY;> [NuecesRTop.ucf(1345)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom354', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo161'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo161"= FROM "TNM_Custom9" TO "TNM_Custom354"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1346)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo161"= FROM "TNM_Custom9" TO "TNM_Custom354"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1346)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom356', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo162'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo162"= FROM "TNM_Custom350" TO "TNM_Custom356"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1347)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo162"= FROM "TNM_Custom350" TO "TNM_Custom356"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1347)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom375', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo172'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo172"= FROM "TNM_Custom375" TO "TNM_Custom376"
   14.4984001600 ns DATAPATHONLY;> [NuecesRTop.ucf(1357)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo172"= FROM "TNM_Custom375" TO "TNM_Custom376"
   14.4984001600 ns DATAPATHONLY;> [NuecesRTop.ucf(1357)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom376', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo172'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo172"= FROM "TNM_Custom375" TO "TNM_Custom376"
   14.4984001600 ns DATAPATHONLY;> [NuecesRTop.ucf(1357)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo172"= FROM "TNM_Custom375" TO "TNM_Custom376"
   14.4984001600 ns DATAPATHONLY;> [NuecesRTop.ucf(1357)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom377', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo173'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo173"= FROM "TNM_Custom377" TO "TNM_Custom378"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1358)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo173"= FROM "TNM_Custom377" TO "TNM_Custom378"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1358)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom411', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo190'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo190"= FROM "TNM_Custom411" TO "TNM_Custom412"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1375)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo190"= FROM "TNM_Custom411" TO "TNM_Custom412"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1375)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom412', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo190'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo190"= FROM "TNM_Custom411" TO "TNM_Custom412"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1375)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo190"= FROM "TNM_Custom411" TO "TNM_Custom412"
   3.8746000400 ns DATAPATHONLY;> [NuecesRTop.ucf(1375)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom439', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo204'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo204"= FROM "TNM_Custom439" TO "TNM_Custom440"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1389)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo204"= FROM "TNM_Custom439" TO "TNM_Custom440"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1389)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom441', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo205'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo205"= FROM "TNM_Custom441" TO "TNM_Custom442"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1390)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo205"= FROM "TNM_Custom441" TO "TNM_Custom442"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1390)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom443', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo206'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo206"= FROM "TNM_Custom443" TO "TNM_Custom444"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1391)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo206"= FROM "TNM_Custom443" TO "TNM_Custom444"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1391)]

WARNING:ConstraintSystem:193 - The TNM 'TNM_Custom445', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing MaxDelay constraint 'TS_CustomFromTo207'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_CustomFromTo207"= FROM "TNM_Custom445" TO "TNM_Custom446"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1392)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_CustomFromTo207"= FROM "TNM_Custom445" TO "TNM_Custom446"
   46.4952004800 ns DATAPATHONLY;> [NuecesRTop.ucf(1392)]

WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(4)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(47)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(5)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(6)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(49)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(7)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(50)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(8)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(51)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(9)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(52)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(10)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(11)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(12)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(14)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(15)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(16)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(17)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(18)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(19)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(20)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(21)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(22)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(25)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(26)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(27)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(28)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(29)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(30)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(73)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(31)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(32)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(33)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(35)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(36)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(37)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(38)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(39)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(40)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(41)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(42)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(43)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_12"
    LOC="SLICE_X51Y93";> [NuecesRTop.ucf(459)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_12 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_12"  LOC="SLICE_X51Y93";>
   [NuecesRTop.ucf(476)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_13"
    LOC="SLICE_X51Y98";> [NuecesRTop.ucf(460)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_13 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_13"  LOC="SLICE_X51Y98";>
   [NuecesRTop.ucf(477)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_14"
    LOC="SLICE_X51Y97";> [NuecesRTop.ucf(461)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_14 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_14"  LOC="SLICE_X51Y97";>
   [NuecesRTop.ucf(478)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_15"
    LOC="SLICE_X51Y96";> [NuecesRTop.ucf(462)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_15 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_15"  LOC="SLICE_X51Y96";>
   [NuecesRTop.ucf(479)].
Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFall
   ingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex
   /FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_
   1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/
   FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1
   x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx
   ' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkO
   ut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ChinchClkShifter.ShiftRegister/SyncBusReset
   /PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Shifter.ShiftRegister/SyncBusReset/
   PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFa
   llingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.oDataFlopx/GenFlops[0].DFlopx
   /FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlo
   pFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/pDisable"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<38>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<37>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<36>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<35>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<34>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<33>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<32>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<31>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<30>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<29>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<28>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<27>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<26>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<25>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<24>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<23>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<22>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<21>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<20>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<19>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<18>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<17>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<16>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<15>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<14>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<13>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<12>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<11>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<10>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<9>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<8>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<7>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<6>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<5>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<4>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<3>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<2>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<1>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<0>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<38>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<37>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<36>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<35>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<34>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<33>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<32>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<31>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<30>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<29>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<28>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<27>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<26>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<25>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<24>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<23>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<22>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<21>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<20>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<19>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<18>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<17>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<16>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<15>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<14>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<13>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<12>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<11>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<10>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<9>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<8>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<7>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<6>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<5>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<4>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<3>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<2>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<1>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<0>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is
   on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
WARNING:NgdBuild:452 - logical net 'N296' has no driver
WARNING:NgdBuild:452 - logical net 'N297' has no driver
WARNING:NgdBuild:452 - logical net 'N298' has no driver
WARNING:NgdBuild:452 - logical net 'N299' has no driver
WARNING:NgdBuild:452 - logical net 'N300' has no driver
WARNING:NgdBuild:452 - logical net 'N301' has no driver
WARNING:NgdBuild:452 - logical net 'N302' has no driver
WARNING:NgdBuild:452 - logical net 'N303' has no driver
WARNING:NgdBuild:452 - logical net 'N304' has no driver
WARNING:NgdBuild:452 - logical net 'N305' has no driver
WARNING:NgdBuild:452 - logical net 'N306' has no driver
WARNING:NgdBuild:452 - logical net 'N307' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
INFO:TclTasksC:1850 - process run : Translate is done.
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver
WARNING:NgdBuild:452 - logical net 'N326' has no driver
WARNING:NgdBuild:452 - logical net 'N327' has no driver
WARNING:NgdBuild:452 - logical net 'N328' has no driver
WARNING:NgdBuild:452 - logical net 'N329' has no driver
WARNING:NgdBuild:452 - logical net 'N330' has no driver
WARNING:NgdBuild:452 - logical net 'N331' has no driver
WARNING:NgdBuild:452 - logical net 'N332' has no driver
WARNING:NgdBuild:452 - logical net 'N333' has no driver
WARNING:NgdBuild:452 - logical net 'N334' has no driver
WARNING:NgdBuild:452 - logical net 'N335' has no driver
WARNING:NgdBuild:452 - logical net 'N336' has no driver
WARNING:NgdBuild:452 - logical net 'N337' has no driver
WARNING:NgdBuild:452 - logical net 'N338' has no driver
WARNING:NgdBuild:452 - logical net 'N339' has no driver
WARNING:NgdBuild:452 - logical net 'N340' has no driver
WARNING:NgdBuild:452 - logical net 'N341' has no driver
WARNING:NgdBuild:452 - logical net 'N342' has no driver
WARNING:NgdBuild:452 - logical net 'N343' has no driver
WARNING:NgdBuild:452 - logical net 'N344' has no driver
WARNING:NgdBuild:452 - logical net 'N345' has no driver
WARNING:NgdBuild:452 - logical net 'N346' has no driver
WARNING:NgdBuild:452 - logical net 'N347' has no driver
WARNING:NgdBuild:452 - logical net 'N348' has no driver
WARNING:NgdBuild:452 - logical net 'N349' has no driver
WARNING:NgdBuild:452 - logical net 'N350' has no driver
WARNING:NgdBuild:452 - logical net 'N351' has no driver
WARNING:NgdBuild:452 - logical net 'N352' has no driver
WARNING:NgdBuild:452 - logical net 'N353' has no driver
WARNING:NgdBuild:452 - logical net 'N354' has no driver
WARNING:NgdBuild:452 - logical net 'N355' has no driver
WARNING:NgdBuild:452 - logical net 'N356' has no driver
WARNING:NgdBuild:452 - logical net 'N357' has no driver
WARNING:NgdBuild:452 - logical net 'N358' has no driver
WARNING:NgdBuild:452 - logical net 'N359' has no driver
WARNING:NgdBuild:452 - logical net 'N360' has no driver
WARNING:NgdBuild:452 - logical net 'N361' has no driver
WARNING:NgdBuild:452 - logical net 'N362' has no driver
WARNING:NgdBuild:452 - logical net 'N363' has no driver
WARNING:NgdBuild:452 - logical net 'N364' has no driver
WARNING:NgdBuild:452 - logical net 'N365' has no driver
WARNING:NgdBuild:452 - logical net 'N366' has no driver
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<2>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    52
  Number of warnings: 612

Total REAL time to NGDBUILD completion: 2 min  30 sec
Total CPU time to NGDBUILD completion:  1 min  1 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "NuecesRTop.bld"...

Process "Translate" failed
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p xc5vlx50-ff676-1 NuecesRTop.ngc NuecesRTop.ngd

Command Line: C:\NIFPGA\programs\Xilinx14_4\ISE\bin\nt\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -aul -nt timestamp -u -uc NuecesRTop.ucf -p
xc5vlx50-ff676-1 NuecesRTop.ngc NuecesRTop.ngd

Reading NGO file "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.ngc" ...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/IoPort2Wrapper.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/NI1483Core.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/SafePowerForLVFPGA.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/Pack80To256.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/Pack256To64.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/FlexRio_Fifo128Bit_InputFifo_v100.ngc"...
Loading design module
"C:\NIFPGA\jobs\rSegnwd_xnLvD18/FlexRio_Fifo128Bit_OutputFifo_v100.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/dram32IntfA.ngc"...
Loading design module "C:\NIFPGA\jobs\rSegnwd_xnLvD18/dram32IntfB.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "NuecesRTop.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_12"  LOC="SLICE_X51Y93";>
   [NuecesRTop.ucf(459)]' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_13"  LOC="SLICE_X51Y98";>
   [NuecesRTop.ucf(460)]' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_14"  LOC="SLICE_X51Y97";>
   [NuecesRTop.ucf(461)]' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thDelayedData_15"  LOC="SLICE_X51Y96";>
   [NuecesRTop.ucf(462)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<16>1"  LOC="SLICE_X51Y87";>
   [NuecesRTop.ucf(463)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<17>1"  LOC="SLICE_X50Y81";>
   [NuecesRTop.ucf(464)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<18>1"  LOC="SLICE_X50Y82";>
   [NuecesRTop.ucf(465)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<19>1"  LOC="SLICE_X51Y81";>
   [NuecesRTop.ucf(466)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<20>1"  LOC="SLICE_X51Y88";>
   [NuecesRTop.ucf(467)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<21>1"  LOC="SLICE_X51Y85";>
   [NuecesRTop.ucf(468)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<22>1"  LOC="SLICE_X51Y83";>
   [NuecesRTop.ucf(469)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<23>1"  LOC="SLICE_X51Y90";>
   [NuecesRTop.ucf(470)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<24>1"  LOC="SLICE_X51Y86";>
   [NuecesRTop.ucf(471)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<25>1"  LOC="SLICE_X51Y94";>
   [NuecesRTop.ucf(472)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<26>1"  LOC="SLICE_X51Y92";>
   [NuecesRTop.ucf(473)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<27>1"  LOC="SLICE_X51Y91";>
   [NuecesRTop.ucf(474)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<28>1"  LOC="SLICE_X51Y93";>
   [NuecesRTop.ucf(475)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<29>1"  LOC="SLICE_X51Y98";>
   [NuecesRTop.ucf(480)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<30>1"  LOC="SLICE_X51Y97";>
   [NuecesRTop.ucf(481)]' could not be found and so the Locate constraint will
   be removed.


WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<INST "*LvdsSerializer*/thMuxedData<31>1"  LOC="SLICE_X51Y96";>
   [NuecesRTop.ucf(482)]' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo7"= FROM
   "TNM_Custom15" TO "TNM_Custom16" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1192)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom15'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo52"= FROM
   "TNM_Custom135" TO "TNM_Custom136" 74.2425007499 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1237)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom135'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo56"= FROM
   "TNM_Custom143" TO "TNM_Custom144" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1241)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom143'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo56"= FROM
   "TNM_Custom143" TO "TNM_Custom144" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1241)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom144'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo57"= FROM
   "TNM_Custom145" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1242)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom145'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo57"= FROM
   "TNM_Custom145" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1242)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom146'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo58"= FROM
   "TNM_Custom147" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1243)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom147'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo58"= FROM
   "TNM_Custom147" TO "TNM_Custom146" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1243)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom146'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo59"= FROM
   "TNM_Custom149" TO "TNM_Custom150" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1244)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom149'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo59"= FROM
   "TNM_Custom149" TO "TNM_Custom150" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1244)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom150'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo60"= FROM
   "TNM_Custom151" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1245)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom151'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo60"= FROM
   "TNM_Custom151" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1245)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom152'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo61"= FROM
   "TNM_Custom153" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1246)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom153'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo61"= FROM
   "TNM_Custom153" TO "TNM_Custom152" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1246)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom152'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo62"= FROM
   "TNM_Custom155" TO "TNM_Custom156" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1247)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom155'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo62"= FROM
   "TNM_Custom155" TO "TNM_Custom156" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1247)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom156'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_Custom159" TO "TNM_Custom160" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1249)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom159'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo64"= FROM
   "TNM_Custom159" TO "TNM_Custom160" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1249)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom160'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo65"= FROM
   "TNM_Custom161" TO "TNM_Custom162" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1250)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom161'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo65"= FROM
   "TNM_Custom161" TO "TNM_Custom162" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1250)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom162'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo66"= FROM
   "TNM_Custom163" TO "TNM_Custom164" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1251)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom163'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo66"= FROM
   "TNM_Custom163" TO "TNM_Custom164" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1251)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom164'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_Custom165" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1252)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom165'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo67"= FROM
   "TNM_Custom165" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1252)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom166'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo68"= FROM
   "TNM_Custom167" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1253)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom167'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo68"= FROM
   "TNM_Custom167" TO "TNM_Custom166" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1253)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom166'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo69"= FROM
   "TNM_Custom169" TO "TNM_Custom170" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1254)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom169'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo69"= FROM
   "TNM_Custom169" TO "TNM_Custom170" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1254)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom170'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_Custom171" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1255)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom171'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo70"= FROM
   "TNM_Custom171" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1255)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom172'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo71"= FROM
   "TNM_Custom173" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom173'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo71"= FROM
   "TNM_Custom173" TO "TNM_Custom172" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1256)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom172'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo72"= FROM
   "TNM_Custom175" TO "TNM_Custom176" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom175'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo72"= FROM
   "TNM_Custom175" TO "TNM_Custom176" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1257)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom176'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_Custom179" TO "TNM_Custom180" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom179'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo74"= FROM
   "TNM_Custom179" TO "TNM_Custom180" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1259)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom180'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo75"= FROM
   "TNM_Custom181" TO "TNM_Custom182" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1260)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom181'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo75"= FROM
   "TNM_Custom181" TO "TNM_Custom182" 1000.0000000000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1260)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom182'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_Custom345" TO "TNM_Custom346" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom345'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo157"= FROM
   "TNM_Custom345" TO "TNM_Custom346" 18.4980002000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1342)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom346'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo158"= FROM
   "TNM_Custom347" TO "TNM_Custom348" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1343)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom347'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo158"= FROM
   "TNM_Custom347" TO "TNM_Custom348" 29.2470003000 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1343)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom348'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_Custom349" TO "TNM_Custom350" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom349'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo159"= FROM
   "TNM_Custom349" TO "TNM_Custom350" 23.2476002400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1344)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom350'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo160"= FROM
   "TNM_Custom348" TO "TNM_Custom352" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom348'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo160"= FROM
   "TNM_Custom348" TO "TNM_Custom352" 4.8745000500 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1345)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom352'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo161"= FROM
   "TNM_Custom9" TO "TNM_Custom354" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1346)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom354'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_Custom350" TO "TNM_Custom356" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom350'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo162"= FROM
   "TNM_Custom350" TO "TNM_Custom356" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1347)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom356'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo172"= FROM
   "TNM_Custom375" TO "TNM_Custom376" 14.4984001600 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom375'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo172"= FROM
   "TNM_Custom375" TO "TNM_Custom376" 14.4984001600 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1357)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom376'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo173"= FROM
   "TNM_Custom377" TO "TNM_Custom378" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1358)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom377'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo190"= FROM
   "TNM_Custom411" TO "TNM_Custom412" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1375)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom411'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo190"= FROM
   "TNM_Custom411" TO "TNM_Custom412" 3.8746000400 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1375)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom412'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo204"= FROM
   "TNM_Custom439" TO "TNM_Custom440" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1389)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom439'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo205"= FROM
   "TNM_Custom441" TO "TNM_Custom442" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1390)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom441'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo206"= FROM
   "TNM_Custom443" TO "TNM_Custom444" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1391)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom443'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CustomFromTo207"= FROM
   "TNM_Custom445" TO "TNM_Custom446" 46.4952004800 ns DATAPATHONLY;>
   [NuecesRTop.ucf(1392)]: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'TNM_Custom445'.

WARNING:ConstraintSystem - TNM : BusClk was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMESPEC "TS_BusClk" = PERIOD "BusClk" 125 MHz HIGH 50%;>
   [NuecesRTop.ucf(407)]
   <TIMESPEC "TS_BusClkToRioClk40" = FROM "RioClk40" THRU NI1483CoreFFs TO
   "BusClk"   10 ns;> [NuecesRTop.ucf(437)]
   <TIMESPEC "TS_RioClk40ToBusClk" = FROM "BusClk"   THRU NI1483CoreFFs TO
   "RioClk40" 10 ns;> [NuecesRTop.ucf(438)]



WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(4)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(47)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(5)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(48)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(6)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(49)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(7)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(50)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(8)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(51)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(9)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(52)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(10)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(53)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(11)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(54)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(12)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/wr_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(55)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(14)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<0> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(57)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(15)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<1> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(58)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(16)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<2> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(59)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(17)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<3> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(60)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(18)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<4> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(61)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(19)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<5> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(62)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(20)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<6> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(63)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(21)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<7> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(64)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(22)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf.rf/gcx.
   clkx/rd_pntr_gc<8> by the constraint <NET
   *UserOutputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(65)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(25)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(68)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(26)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(69)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(27)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(70)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(28)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(71)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(29)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(72)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(30)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(73)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(31)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(74)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(32)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(75)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(33)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/wr_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(76)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(35)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<0> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(78)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(36)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<1> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(79)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(37)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<2> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(38)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<3> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(81)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(39)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<4> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(82)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(40)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<5> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(83)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(41)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<6> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(84)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(42)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<7> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(85)].
WARNING:NgdBuild:1012 - The constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(43)] is overridden on the design object
   NuecesRTheWindow/theCLIPs/DRAM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf.rf/gcx.c
   lkx/rd_pntr_gc<8> by the constraint <NET
   *UserInputFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> MAXDELAY = 10 ns;>
   [NuecesRTop.ucf(86)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_12"
    LOC="SLICE_X51Y93";> [NuecesRTop.ucf(459)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_12 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_12"  LOC="SLICE_X51Y93";>
   [NuecesRTop.ucf(476)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_13"
    LOC="SLICE_X51Y98";> [NuecesRTop.ucf(460)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_13 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_13"  LOC="SLICE_X51Y98";>
   [NuecesRTop.ucf(477)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_14"
    LOC="SLICE_X51Y97";> [NuecesRTop.ucf(461)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_14 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_14"  LOC="SLICE_X51Y97";>
   [NuecesRTop.ucf(478)].
WARNING:NgdBuild:1012 - The constraint <INST "*LvdsSerializer*/thDelayedData_15"
    LOC="SLICE_X51Y96";> [NuecesRTop.ucf(462)] is overridden on the design
   object IoPort2Wrapperx/LvdsSerializerx/thDelayedData_15 by the constraint
   <INST "*LvdsSerializer*/thDelayedData_15"  LOC="SLICE_X51Y96";>
   [NuecesRTop.ucf(479)].
Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PopToPush/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/NiFpgaFifoPortResetx/Crossing.PushToPop/PulseSyncBasex/oLoca
   lSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFall
   ingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdge
   x/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex
   /FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_
   1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/
   FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1
   x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.oDa
   taFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[1].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.oDataFlopx/GenFlops[0].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/HandSha
   keIrqAck/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDCPEx' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx
   ' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.PulseSyncBoolx/PulseSyncBasex/oLocalSigOutx/FDCPEx'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9]
   .DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32
   ].DFlopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/F
   DCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_0000001f_SequenceFrame_Diagram/n_Timed_Loo
   p_56849/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDom
   ainCrosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/
   FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[0].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[1].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[2].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[3].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[4].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[5].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[6].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[7].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[8].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[9].DF
   lopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[10].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[11].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[12].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[13].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[14].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[15].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[16].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[17].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[18].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[19].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[20].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[21].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[22].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[23].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[24].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[25].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[26].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[27].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[28].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[29].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[30].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[31].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableInAndClr.HandshakeSLV_Ackx/HBx/BlkOut.ODataFlop/GenFlops[32].D
   Flopx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[0].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[1].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[2].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[3].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[4].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[5].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[6].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[7].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[8].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[9].DFlopx/FDCP
   Ex' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[10].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[11].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[12].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[13].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[14].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[15].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[16].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[17].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[18].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[19].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[20].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[21].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[22].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[23].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[24].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[25].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[26].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[27].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[28].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[29].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[30].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[31].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_NiFpgaAG_00000013_SequenceFrame_Diagram/n_Timed_Loo
   p_53/TimeLoopCoreFromRioClk40ToImageDataClock/PersistEnableIn.TimedLoopDomain
   Crosserx/EnableOut.HandshakeSLVx/HBx/BlkOut.ODataFlop/GenFlops[32].DFlopx/FDC
   PEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/BlkO
   ut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has unconnected output
   pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFallingEdgex/FDCPE_1x' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/ChinchClkShifter.ShiftRegister/SyncBusReset
   /PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/n_bushold/RioClk40Shifter.ShiftRegister/SyncBusReset/
   PulseSyncBasex/oLocalSigOutx/FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlopFa
   llingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.oDataFlopx/GenFlops[0].DFlopx
   /FDCPEx' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c2ResetFe_msx/DFlo
   pFallingEdgex/FDCPE_1x' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_p
   hy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/pDisable"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChai
   n/HandshakeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the
   wrong type of object.  Please see the Constraints Guide for more information
   on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type
   of object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong
   type of object.  Please see the Constraints Guide for more information on
   this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionRequest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of
   object.  Please see the Constraints Guide for more information on this
   attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/BlkOverflow.HandshakeOverflow/BlkOut.Syn
   cOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeOverflowStopRe
   quest/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.HandshakeStateToBusClkD
   omain/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_Interface/IrqComponents[0].ChinchLvFpgaIrqx/Handsha
   keIrqNum/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<38>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<37>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<36>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<35>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<34>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<33>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<32>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<31>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<30>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<29>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<28>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<27>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<26>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<25>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<24>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<23>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<22>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<21>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<20>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<19>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<18>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<17>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<16>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<15>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<14>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<13>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<12>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<11>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<10>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<9>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<8>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<7>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<6>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<5>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<4>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<3>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<2>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<1>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockFromIn
   terface/iLclStoredData<0>" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<38>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<37>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<36>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<35>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<34>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<33>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<32>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<31>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<30>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<29>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<28>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<27>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<26>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<25>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<24>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<23>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<22>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<21>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<20>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<19>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<18>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<17>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<16>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<15>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<14>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<13>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<12>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<11>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<10>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<9>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<8>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<7>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<6>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<5>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<4>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<3>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<2>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<1>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40FromInterface/iLcl
   StoredData<0>" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/RioClk40Crossing.RioClk40ToInterface/BlkOut
   .SyncOReset/c1ResetFastLcl" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/n_bushold/ImageDataClockCrossing.ImageDataClockToInte
   rface/BlkOut.SyncOReset/c1ResetFastLcl" is on the wrong type of object. 
   Please see the Constraints Guide for more information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/Cloc
   kDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is on
   the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:483 - Attribute "INIT" on
   "NuecesRTheWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/C
   lockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncOReset/c1ResetFastLcl" is
   on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
WARNING:NgdBuild:452 - logical net 'N296' has no driver
WARNING:NgdBuild:452 - logical net 'N297' has no driver
WARNING:NgdBuild:452 - logical net 'N298' has no driver
WARNING:NgdBuild:452 - logical net 'N299' has no driver
WARNING:NgdBuild:452 - logical net 'N300' has no driver
WARNING:NgdBuild:452 - logical net 'N301' has no driver
WARNING:NgdBuild:452 - logical net 'N302' has no driver
WARNING:NgdBuild:452 - logical net 'N303' has no driver
WARNING:NgdBuild:452 - logical net 'N304' has no driver
WARNING:NgdBuild:452 - logical net 'N305' has no driver
WARNING:NgdBuild:452 - logical net 'N306' has no driver
WARNING:NgdBuild:452 - logical net 'N307' has no driver
WARNING:NgdBuild:452 - logical net 'N308' has no driver
WARNING:NgdBuild:452 - logical net 'N309' has no driver
WARNING:NgdBuild:452 - logical net 'N310' has no driver
WARNING:NgdBuild:452 - logical net 'N311' has no driver
WARNING:NgdBuild:452 - logical net 'N312' has no driver
WARNING:NgdBuild:452 - logical net 'N313' has no driver
WARNING:NgdBuild:452 - logical net 'N314' has no driver
WARNING:NgdBuild:452 - logical net 'N315' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver
WARNING:NgdBuild:452 - logical net 'N326' has no driver
WARNING:NgdBuild:452 - logical net 'N327' has no driver
WARNING:NgdBuild:452 - logical net 'N328' has no driver
WARNING:NgdBuild:452 - logical net 'N329' has no driver
WARNING:NgdBuild:452 - logical net 'N330' has no driver
WARNING:NgdBuild:452 - logical net 'N331' has no driver
WARNING:NgdBuild:452 - logical net 'N332' has no driver
WARNING:NgdBuild:452 - logical net 'N333' has no driver
WARNING:NgdBuild:452 - logical net 'N334' has no driver
WARNING:NgdBuild:452 - logical net 'N335' has no driver
WARNING:NgdBuild:452 - logical net 'N336' has no driver
WARNING:NgdBuild:452 - logical net 'N337' has no driver
WARNING:NgdBuild:452 - logical net 'N338' has no driver
WARNING:NgdBuild:452 - logical net 'N339' has no driver
WARNING:NgdBuild:452 - logical net 'N340' has no driver
WARNING:NgdBuild:452 - logical net 'N341' has no driver
WARNING:NgdBuild:452 - logical net 'N342' has no driver
WARNING:NgdBuild:452 - logical net 'N343' has no driver
WARNING:NgdBuild:452 - logical net 'N344' has no driver
WARNING:NgdBuild:452 - logical net 'N345' has no driver
WARNING:NgdBuild:452 - logical net 'N346' has no driver
WARNING:NgdBuild:452 - logical net 'N347' has no driver
WARNING:NgdBuild:452 - logical net 'N348' has no driver
WARNING:NgdBuild:452 - logical net 'N349' has no driver
WARNING:NgdBuild:452 - logical net 'N350' has no driver
WARNING:NgdBuild:452 - logical net 'N351' has no driver
WARNING:NgdBuild:452 - logical net 'N352' has no driver
WARNING:NgdBuild:452 - logical net 'N353' has no driver
WARNING:NgdBuild:452 - logical net 'N354' has no driver
WARNING:NgdBuild:452 - logical net 'N355' has no driver
WARNING:NgdBuild:452 - logical net 'N356' has no driver
WARNING:NgdBuild:452 - logical net 'N357' has no driver
WARNING:NgdBuild:452 - logical net 'N358' has no driver
WARNING:NgdBuild:452 - logical net 'N359' has no driver
WARNING:NgdBuild:452 - logical net 'N360' has no driver
WARNING:NgdBuild:452 - logical net 'N361' has no driver
WARNING:NgdBuild:452 - logical net 'N362' has no driver
WARNING:NgdBuild:452 - logical net 'N363' has no driver
WARNING:NgdBuild:452 - logical net 'N364' has no driver
WARNING:NgdBuild:452 - logical net 'N365' has no driver
WARNING:NgdBuild:452 - logical net 'N366' has no driver
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'NI1483Corex/TopClAcqx/Fifox/FifoFlagsx/GenDataValidx/cQ<2>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 502

Writing NGD file "NuecesRTop.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  52 sec
Total CPU time to NGDBUILD completion:   53 sec

INFO:TclTasksC:1850 - process run : Translate is done.
Writing NGDBUILD log file "NuecesRTop.bld"...

NGDBUILD done.

Process "Translate" completed successfully
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc5vlx50-ff676-1 -w -logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr off -lc off -power off -o NuecesRTop_map.ncd NuecesRTop.ngd NuecesRTop.pcf
Using target part "5vlx50ff676-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal aInterrupt<1> connected to top level port
   aInterrupt<1> has been removed.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom317" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom318" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom335" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom336" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom238" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom241" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom237" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom242" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom243" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom245" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom246" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom253" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom254" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom249" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom250" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom240" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom251" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom252" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom239" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom248" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom247" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom244" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom263" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom264" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom274" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom277" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom273" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom278" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom279" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom281" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom282" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom289" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom290" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom285" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom286" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom276" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom287" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom288" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom275" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom284" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom283" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom280" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom299" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom300" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom209" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom210" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom19" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom1" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom2" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom20" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom442" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom440" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group
   "FFS("NuecesRTheWindow*theVI*ViControlx*tDiagramEnableOutReg")" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom446" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "TNM_Custom444" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StartEnableChain/Handsh
   akeTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=19498.0002 pS" on net
   "NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/StreamStateBlock.StopEnableChain/Handsha
   keTransitionTimeoutRequest/iIResetFast" has been discarded, because the net
   was optimized out of the design.
WARNING:MapLib:48 - The timing specification "TS_ClkCrossingInDiagramReset" has
   been discarded because its FROM group
   (FFS("NuecesRTheWindow*theVI*ViControlx*tDiagramEnableOutReg")) was optimized
   away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo0" has been
   discarded because both its FROM group (TNM_Custom1) and TO group
   (TNM_Custom2) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo9" has been
   discarded because both its FROM group (TNM_Custom19) and TO group
   (TNM_Custom20) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo89" has been
   discarded because both its FROM group (TNM_Custom209) and TO group
   (TNM_Custom210) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo103" has been
   discarded because both its FROM group (TNM_Custom237) and TO group
   (TNM_Custom238) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo104" has been
   discarded because both its FROM group (TNM_Custom239) and TO group
   (TNM_Custom240) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo105" has been
   discarded because both its FROM group (TNM_Custom241) and TO group
   (TNM_Custom242) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo106" has been
   discarded because both its FROM group (TNM_Custom243) and TO group
   (TNM_Custom244) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo107" has been
   discarded because both its FROM group (TNM_Custom245) and TO group
   (TNM_Custom246) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo108" has been
   discarded because both its FROM group (TNM_Custom247) and TO group
   (TNM_Custom248) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo109" has been
   discarded because both its FROM group (TNM_Custom249) and TO group
   (TNM_Custom250) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo110" has been
   discarded because both its FROM group (TNM_Custom251) and TO group
   (TNM_Custom252) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo111" has been
   discarded because both its FROM group (TNM_Custom253) and TO group
   (TNM_Custom254) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo116" has been
   discarded because both its FROM group (TNM_Custom263) and TO group
   (TNM_Custom264) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo121" has been
   discarded because both its FROM group (TNM_Custom273) and TO group
   (TNM_Custom274) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo122" has been
   discarded because both its FROM group (TNM_Custom275) and TO group
   (TNM_Custom276) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo123" has been
   discarded because both its FROM group (TNM_Custom277) and TO group
   (TNM_Custom278) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo124" has been
   discarded because both its FROM group (TNM_Custom279) and TO group
   (TNM_Custom280) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo125" has been
   discarded because both its FROM group (TNM_Custom281) and TO group
   (TNM_Custom282) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo126" has been
   discarded because both its FROM group (TNM_Custom283) and TO group
   (TNM_Custom284) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo127" has been
   discarded because both its FROM group (TNM_Custom285) and TO group
   (TNM_Custom286) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo128" has been
   discarded because both its FROM group (TNM_Custom287) and TO group
   (TNM_Custom288) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo129" has been
   discarded because both its FROM group (TNM_Custom289) and TO group
   (TNM_Custom290) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo134" has been
   discarded because both its FROM group (TNM_Custom299) and TO group
   (TNM_Custom300) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo143" has been
   discarded because both its FROM group (TNM_Custom317) and TO group
   (TNM_Custom318) were optimized away.
WARNING:MapLib:47 - The timing specification "TS_CustomFromTo152" has been
   discarded because both its FROM group (TNM_Custom335) and TO group
   (TNM_Custom336) were optimized away.
WARNING:Pack:2874 - Trimming timing constraints from pin
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM1
   of frag REGCLKAU connected to power/ground net
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM1_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM1
   of frag REGCLKAL connected to power/ground net
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM1_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM2
   of frag REGCLKAU connected to power/ground net
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM2_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM2
   of frag REGCLKAL connected to power/ground net
   NI1483Corex/TopClAcqx/Fifox/DualPortRamx/InferredRamx/Mram_iRAM2_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPort
   RAMx/InferredRamx/Mram_iRAM2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKAL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBU connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2
   of frag REGCLKBL connected to power/ground net
   IoPort2Wrapperx/IoPort2x/IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFi
   fo.InputFifo.DualPortRAMx/InferredRamx/Mram_iRAM2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[0].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[1].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[2].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBU connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst
   of frag REGCLKBL connected to power/ground net
   NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].Dm
   aInput.ChinchDmaInputFifoInterfacex/InStrmFifox/InStrmRAMArray_inst/GenRows[0
   ].GenMultBRAMS[3].ADPRAM36K_inst/BRamIs36.RAMB36_inst_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortF_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_FvalActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_LvalActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_DvalActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_Linescan_dout/cSyncRegister_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_OutputValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortH_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_Configuration_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_Configuration_dout/cSyncRegister_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_AcqReady_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_SpareActiveHigh_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortJ_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortA_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortC_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_AcqInit_dout/cSyncRegister_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortE_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_FrameValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_DataValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_LineValid_din/cFirstRegister_ms_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortG_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortI_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortB_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_SignalMapping_dout/cSyncRegister_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/aCL_SignalMapping_dout/cSyncRegister_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_0" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register
   "NuecesRTheWindow/theVI/cCL_PortD_din/cFirstRegister_ms_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_BusClkToRioClk40 = MAXDELAY FROM
   TIMEGRP "RioClk40" THRU TIMEGRP "NI1483CoreFFs" TO TIMEGRP "BusClk" 10 ns
   ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 45 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6a900907) REAL time: 47 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6a900907) REAL time: 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5534a1c7) REAL time: 47 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:38f82239) REAL time: 47 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:38f82239) REAL time: 56 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:38f82239) REAL time: 57 secs 

Phase 7.2  Initial Clock and IO Placement



There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 2 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 2 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 2 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y2>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  0  |  0 |   40   |   40   |  2560 |  1280 |  3840 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by
"BUFIO_X2Y8"
INST
"NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X2Y8" ;
NET "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
RANGE = CLOCKREGION_X1Y2;


# IO-Clock "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by
"BUFIO_X0Y3"
INST
"NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X0Y3" ;
NET "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
RANGE = CLOCKREGION_X0Y0;


# IO-Clock "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by
"BUFIO_X2Y9"
INST
"NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X2Y9" ;
NET "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
RANGE = CLOCKREGION_X1Y2;


# IO-Clock "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by
"BUFIO_X0Y2"
INST
"NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X0Y2" ;
NET "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
RANGE = CLOCKREGION_X0Y0;


# IO-Clock "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by
"BUFIO_X2Y12"
INST
"NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X2Y12" ;
NET "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
RANGE = CLOCKREGION_X1Y3;


# IO-Clock "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by
"BUFIO_X2Y7"
INST
"NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X2Y7" ;
NET "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
RANGE = CLOCKREGION_X1Y1;


# IO-Clock "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by
"BUFIO_X2Y15"
INST
"NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X2Y15" ;
NET "NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank1Mig.DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
RANGE = CLOCKREGION_X1Y3;


# IO-Clock "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by
"BUFIO_X2Y6"
INST
"NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC
= "BUFIO_X2Y6" ;
NET "NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP
= "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_NuecesDramMainx/GenBank0Mig.DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
RANGE = CLOCKREGION_X1Y1;


.........
WARNING:Place:644 - A clock IOB clock component is not placed at an optimal clock IOB site. The clock IOB component
   <XClk> is placed at site <AB22>. The clock IO site can use the fast path between the IO and the Clock buffer/GCLK if
   the IOB is placed in the master Clock IOB Site. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint
   was applied on COMP.PIN <XClk.PAD> allowing your design to continue. This constraint disables all clock placer rules
   related to the specified COMP.PIN. The use of this override is highly discouraged as it may lead to very poor timing
   results. It is recommended that this error condition be corrected in the design.
WARNING:Place:644 - A clock IOB clock component is not placed at an optimal clock IOB site. The clock IOB component
   <YClk> is placed at site <M24>. The clock IO site can use the fast path between the IO and the Clock buffer/GCLK if
   the IOB is placed in the master Clock IOB Site. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint
   was applied on COMP.PIN <YClk.PAD> allowing your design to continue. This constraint disables all clock placer rules
   related to the specified COMP.PIN. The use of this override is highly discouraged as it may lead to very poor timing
   results. It is recommended that this error condition be corrected in the design.
WARNING:Place:644 - A clock IOB clock component is not placed at an optimal clock IOB site. The clock IOB component
   <ZClk> is placed at site <K23>. The clock IO site can use the fast path between the IO and the Clock buffer/GCLK if
   the IOB is placed in the master Clock IOB Site. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint
   was applied on COMP.PIN <ZClk.PAD> allowing your design to continue. This constraint disables all clock placer rules
   related to the specified COMP.PIN. The use of this override is highly discouraged as it may lead to very poor timing
   results. It is recommended that this error condition be corrected in the design.
Phase 7.2  Initial Clock and IO Placement (Checksum:4e290ade) REAL time: 1 mins 11 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4e290ade) REAL time: 1 mins 11 secs 

........................
.................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "Clk200s90Bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "XClk_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "ClockGenXilinxV5x/RxDcm.RxHighSpeedClkBufg" LOC = "BUFGCTRL_X0Y28" ;
INST "Clk100Bufg" LOC = "BUFGCTRL_X0Y21" ;
INST "Clk200Bufg" LOC = "BUFGCTRL_X0Y27" ;
INST "BusClkGBuffer" LOC = "BUFGCTRL_X0Y11" ;
INST "RioClk40Bufg" LOC = "BUFGCTRL_X0Y18" ;
INST "ZClk_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y17" ;
INST "ClockGenXilinxV5x/TxDcm.Clk0Bufgx" LOC = "BUFGCTRL_X0Y1" ;
INST "YClk_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "ClockGenXilinxV5x/RxDcm.RxLowSpeedClkBufg" LOC = "BUFGCTRL_X0Y19" ;
INST "ClockGenXilinxV5x/TxDcm.TxHsClkBufgx" LOC = "BUFGCTRL_X0Y5" ;
INST "ImageDataClockBufg" LOC = "BUFGCTRL_X0Y31" ;
INST "ClockGenXilinxV5x/TxDcm.TxDCM" LOC = "DCM_ADV_X0Y0" ;
INST "ClockGenXilinxV5x/RxDcm.RxDCM" LOC = "DCM_ADV_X0Y6" ;
INST "IoRxClock" LOC = "F18" ;
INST "XClk" LOC = "AB22" ;
INST "YClk" LOC = "M24" ;
INST "ZClk" LOC = "K23" ;
INST "BusClk" LOC = "AD18" ;
INST "NuecesPll" LOC = "PLL_ADV_X0Y5" ;

# Clk200s90 driven by BUFGCTRL_X0Y25
NET "Clk200s90" TNM_NET = "TN_Clk200s90" ;
TIMEGRP "TN_Clk200s90" AREA_GROUP = "CLKAG_Clk200s90" ;
AREA_GROUP "CLKAG_Clk200s90" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# XClk_BUFGP driven by BUFGCTRL_X0Y9
NET "XClk_BUFGP" TNM_NET = "TN_XClk_BUFGP" ;
TIMEGRP "TN_XClk_BUFGP" AREA_GROUP = "CLKAG_XClk_BUFGP" ;
AREA_GROUP "CLKAG_XClk_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# RxHighSpeedClk driven by BUFGCTRL_X0Y28
NET "RxHighSpeedClk" TNM_NET = "TN_RxHighSpeedClk" ;
TIMEGRP "TN_RxHighSpeedClk" AREA_GROUP = "CLKAG_RxHighSpeedClk" ;
AREA_GROUP "CLKAG_RxHighSpeedClk" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X0Y5 ;

# Clk100 driven by BUFGCTRL_X0Y21
NET "Clk100" TNM_NET = "TN_Clk100" ;
TIMEGRP "TN_Clk100" AREA_GROUP = "CLKAG_Clk100" ;
AREA_GROUP "CLKAG_Clk100" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y5 ;

# Clk200 driven by BUFGCTRL_X0Y27
NET "Clk200" TNM_NET = "TN_Clk200" ;
TIMEGRP "TN_Clk200" AREA_GROUP = "CLKAG_Clk200" ;
AREA_GROUP "CLKAG_Clk200" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# BusClkBufgTmp driven by BUFGCTRL_X0Y11
NET "BusClkBufgTmp" TNM_NET = "TN_BusClkBufgTmp" ;
TIMEGRP "TN_BusClkBufgTmp" AREA_GROUP = "CLKAG_BusClkBufgTmp" ;
AREA_GROUP "CLKAG_BusClkBufgTmp" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# RioClk40 driven by BUFGCTRL_X0Y18
NET "RioClk40" TNM_NET = "TN_RioClk40" ;
TIMEGRP "TN_RioClk40" AREA_GROUP = "CLKAG_RioClk40" ;
AREA_GROUP "CLKAG_RioClk40" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ZClk_BUFGP driven by BUFGCTRL_X0Y17
NET "ZClk_BUFGP" TNM_NET = "TN_ZClk_BUFGP" ;
TIMEGRP "TN_ZClk_BUFGP" AREA_GROUP = "CLKAG_ZClk_BUFGP" ;
AREA_GROUP "CLKAG_ZClk_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# ClockGenXilinxV5x/TxDcm.TxClk0Fb driven by BUFGCTRL_X0Y1
NET "ClockGenXilinxV5x/TxDcm.TxClk0Fb" TNM_NET = "TN_ClockGenXilinxV5x/TxDcm.TxClk0Fb" ;
TIMEGRP "TN_ClockGenXilinxV5x/TxDcm.TxClk0Fb" AREA_GROUP = "CLKAG_ClockGenXilinxV5x/TxDcm.TxClk0Fb" ;
AREA_GROUP "CLKAG_ClockGenXilinxV5x/TxDcm.TxClk0Fb" RANGE =   CLOCKREGION_X0Y0 ;

# YClk_BUFGP driven by BUFGCTRL_X0Y6
NET "YClk_BUFGP" TNM_NET = "TN_YClk_BUFGP" ;
TIMEGRP "TN_YClk_BUFGP" AREA_GROUP = "CLKAG_YClk_BUFGP" ;
AREA_GROUP "CLKAG_YClk_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# RxLowSpeedClk driven by BUFGCTRL_X0Y19
NET "RxLowSpeedClk" TNM_NET = "TN_RxLowSpeedClk" ;
TIMEGRP "TN_RxLowSpeedClk" AREA_GROUP = "CLKAG_RxLowSpeedClk" ;
AREA_GROUP "CLKAG_RxLowSpeedClk" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# TxHighSpeedClk driven by BUFGCTRL_X0Y5
NET "TxHighSpeedClk" TNM_NET = "TN_TxHighSpeedClk" ;
TIMEGRP "TN_TxHighSpeedClk" AREA_GROUP = "CLKAG_TxHighSpeedClk" ;
AREA_GROUP "CLKAG_TxHighSpeedClk" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X1Y4 ;

# ImageDataClock driven by BUFGCTRL_X0Y31
NET "ImageDataClock" TNM_NET = "TN_ImageDataClock" ;
TIMEGRP "TN_ImageDataClock" AREA_GROUP = "CLKAG_ImageDataClock" ;
AREA_GROUP "CLKAG_ImageDataClock" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      4 |      2 |      0 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    427 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    196 |Clk100
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      1 |      0 |      6 |    218 |Clk200
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |Clk200s90
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |ClockGenXilinxV5x/TxDcm.TxClk0Fb
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    154 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |RioClk40
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |XClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      2 |      0 |      0 |      0 |     38 |      0 |      0 |      0 |      0 |      1 |      0 |     34 |   1007 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     60 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    330 |Clk100
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    416 |Clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |Clk200s90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    125 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |RioClk40
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    959 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      2 |      1 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    235 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |Clk100
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    127 |Clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |Clk200s90
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    331 |ImageDataClock
      1 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |RioClk40
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     74 |    207 |XClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    995 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |    411 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |Clk100
      1 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    173 |Clk200
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |Clk200s90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    473 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |RioClk40
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |     34 |      0 |      0 |      0 |      0 |      1 |      0 |     27 |   1146 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    197 |BusClkBufgTmp
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |Clk200
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |Clk200s90
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    201 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    311 |RioClk40
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |    237 |XClk_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    114 |YClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |   1121 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     88 |    347 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     61 |Clk100
      1 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    470 |Clk200
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     61 |Clk200s90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |RioClk40
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |XClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |     38 |      0 |      0 |      0 |      0 |      1 |      0 |     88 |   1062 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |     81 |BusClkBufgTmp
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |Clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Clk200s90
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    420 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |RioClk40
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    121 |XClk_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    114 |ZClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    160 |    983 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |    174 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    216 |Clk100
      2 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    298 |Clk200
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |Clk200s90
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    245 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |RioClk40
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |TxHighSpeedClk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |XClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |     34 |      0 |      0 |      0 |      0 |      1 |      0 |     31 |   1002 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 9/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      2 |      1 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |     99 |BusClkBufgTmp
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      2 |    167 |Clk200
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |Clk200s90
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    180 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |RioClk40
      0 |      1 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |RxHighSpeedClk
      1 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    179 |RxLowSpeedClk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |     19 |XClk_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |ZClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      1 |      0 |      0 |     34 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     35 |    657 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     80 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    228 |Clk100
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    159 |Clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |Clk200s90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |ImageDataClock
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |RioClk40
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |TxHighSpeedClk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    717 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      4 |      2 |      0 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     57 |BusClkBufgTmp
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |Clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    192 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |RioClk40
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |RxLowSpeedClk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    399 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    128 |Clk100
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |      7 |Clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    139 |ImageDataClock
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    142 |RioClk40
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |XClk_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |YClk_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |ZClk_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    491 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:4e290ade) REAL time: 1 mins 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4e290ade) REAL time: 1 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4e290ade) REAL time: 1 mins 35 secs 

Phase 12.8  Global Placement
...............................
.......................................................................
..............................
............................................................................
.....................................
..............................
................
.............
Phase 12.8  Global Placement (Checksum:d704ec7a) REAL time: 1 mins 57 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d704ec7a) REAL time: 1 mins 57 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d704ec7a) REAL time: 1 mins 57 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:da6c7dff) REAL time: 2 mins 20 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:da6c7dff) REAL time: 2 mins 20 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:da6c7dff) REAL time: 2 mins 21 secs 

Total REAL time to Placer completion: 2 mins 22 secs 
Total CPU  time to Placer completion: 1 mins 37 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  287
Slice Logic Utilization:
  Number of Slice Registers:                10,591 out of  28,800   36%
    Number used as Flip Flops:              10,591
  Number of Slice LUTs:                      8,975 out of  28,800   31%
    Number used as logic:                    8,667 out of  28,800   30%
      Number using O6 output only:           7,907
      Number using O5 output only:             382
      Number using O5 and O6:                  378
    Number used as Memory:                     270 out of   7,680    3%
      Number used as Dual Port RAM:            132
        Number using O5 output only:             2
        Number using O5 and O6:                130
      Number used as Shift Register:           138
        Number using O6 output only:           138
    Number used as exclusive route-thru:        38
  Number of route-thrus:                       486
    Number using O6 output only:               416
    Number using O5 output only:                70

Slice Logic Distribution:
  Number of occupied Slices:                 4,444 out of   7,200   61%
  Number of LUT Flip Flop pairs used:       13,301
    Number with an unused Flip Flop:         2,710 out of  13,301   20%
    Number with an unused LUT:               4,326 out of  13,301   32%
    Number of fully used LUT-FF pairs:       6,265 out of  13,301   47%
    Number of unique control sets:             759
    Number of slice register sites lost
      to control set restrictions:           1,621 out of  28,800    5%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       393 out of     440   89%
    Number of LOCed IOBs:                      393 out of     393  100%
    IOB Flip Flops:                            316
    IOB Master Pads:                            18
    IOB Slave Pads:                             18

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      30 out of      48   62%
    Number using BlockRAM only:                 24
    Number using FIFO only:                      6
    Total primitives used:
      Number of 36k BlockRAM used:              18
      Number of 18k BlockRAM used:              10
      Number of 36k FIFO used:                   5
      Number of 18k FIFO used:                   1
    Total Memory used (KB):                  1,026 out of   1,728   59%
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
  Number of IDELAYCTRLs:                         5 out of      16   31%
  Number of BUFIOs:                              8 out of      56   14%
  Number of DCM_ADVs:                            2 out of      12   16%
  Number of ISERDESs:                           17
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.44

Peak Memory Usage:  537 MB
Total REAL time to MAP completion:  2 mins 31 secs 
Total CPU time to MAP completion:   1 mins 47 secs 

Mapping completed.
See MAP report file "NuecesRTop_map.mrp" for details.

Process "Map" completed successfully
INFO:TclTasksC:1850 - process run : Map is done.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Generate Post-Map Static Timing".
Running trce...
Command Line: trce -intstyle ise -e 3 -s 1 -n 3 -fastpaths -xml NuecesRTop_preroute.twx NuecesRTop_map.ncd -o NuecesRTop_preroute.twr NuecesRTop.pcf -ucf NuecesRTop.ucf
Loading device for application Rf_Device from file '5vlx50.nph' in environment
C:\NIFPGA\programs\Xilinx14_4\ISE\.
   "NuecesRTop" is an NCD, version 3.2, device xc5vlx50, package ff676, speed -1
WARNING:Timing:3223 - Timing constraint TS_BusClkToRioClk40 = MAXDELAY FROM
   TIMEGRP "RioClk40" THRU TIMEGRP        "NI1483CoreFFs" TO TIMEGRP "BusClk" 10
   ns; ignored during timing analysis.

Analysis completed Mon Oct 14 11:12:40 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Total time: 19 secs 

Process "Generate Post-Map Static Timing" completed successfully
INFO:TclTasksC:1850 - process run : Generate Post-Map Static Timing is done.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off NuecesRTop_map.ncd NuecesRTop.ncd NuecesRTop.pcf



Constraints file: NuecesRTop.pcf.
Loading device for application Rf_Device from file '5vlx50.nph' in environment C:\NIFPGA\programs\Xilinx14_4\ISE\.
   "NuecesRTop" is an NCD, version 3.2, device xc5vlx50, package ff676, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-12-04".



Device Utilization Summary:

   Number of BUFGs                          13 out of 32     40%
   Number of BUFIOs                          8 out of 56     14%
   Number of DCM_ADVs                        2 out of 12     16%
   Number of FIFO36_72_EXPs                  3 out of 48      6%
   Number of FIFO36_EXPs                     2 out of 48      4%
   Number of IDELAYCTRLs                     5 out of 16     31%
      Number of LOCed IDELAYCTRLs            1 out of 5      20%

   Number of ILOGICs                        72 out of 560    12%
      Number of LOCed ILOGICs                8 out of 72     11%

   Number of External IOBs                 357 out of 440    81%
      Number of LOCed IOBs                 357 out of 357   100%

   Number of External IOBMs                 18 out of 220     8%
      Number of LOCed IOBMs                 18 out of 18    100%

   Number of External IOBSs                 18 out of 220     8%
      Number of LOCed IOBSs                 18 out of 18    100%

   Number of IODELAYs                       97 out of 560    17%
      Number of LOCed IODELAYs               8 out of 97      8%

   Number of ISERDESs                       17 out of 560     3%
   Number of OLOGICs                       164 out of 560    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       3 out of 48      6%
   Number of RAMB18X2SDPs                    3 out of 48      6%
   Number of RAMB36SDP_EXPs                  8 out of 48     16%
   Number of RAMB36_EXPs                    10 out of 48     20%
   Number of RAMBFIFO18_36s                  1 out of 48      2%
   Number of Slices                       4444 out of 7200   61%
   Number of Slice Registers             10591 out of 28800  36%
      Number used as Flip Flops          10591
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   8975 out of 28800  31%
   Number of Slice LUT-Flip Flop pairs   13301 out of 28800  46%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 284 constraints.  If you are experiencing memory or runtime issues it may help to consolidate
   some of these constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint TS_BusClkToRioClk40 = MAXDELAY FROM TIMEGRP "RioClk40" THRU TIMEGRP       
   "NI1483CoreFFs" TO TIMEGRP "BusClk" 10 ns; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal aTrigRTSI_InputData_n<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigRTSI_InputData_n<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigRTSI_InputData_n<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigRTSI_InputData_n<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigRTSI_InputData_n<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigRTSI_InputData_n<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigRTSI_InputData_n<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigRTSI_InputData_n<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigISO_In<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigISO_In<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigISO_In<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigSMB_InputData_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigTTL_InputData_n<8>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigQE_PhA_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal aTrigQE_PhB_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/Double
   SyncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/Double
   SyncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[11].DoubleSyncSLx/Double
   SyncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[10].DoubleSyncSLx/Double
   SyncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[9].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[8].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[7].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[6].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[5].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[4].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[3].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[2].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[1].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadGray/EachLineInst[0].DoubleSyncSLx/DoubleS
   yncBasex/iDlySig has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 57361 unrouted;      REAL time: 20 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 49039 unrouted;      REAL time: 24 secs 

Phase  3  : 18064 unrouted;      REAL time: 34 secs 

Phase  4  : 18065 unrouted; (Setup:0, Hold:78344, Component Switching Limit:0)     REAL time: 37 secs 

Updating file: NuecesRTop.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:77752, Component Switching Limit:0)     REAL time: 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:77752, Component Switching Limit:0)     REAL time: 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:77752, Component Switching Limit:0)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:77752, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:1, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase 10  : 0 unrouted; (Setup:1, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       BusClkBufgTmp |BUFGCTRL_X0Y11| No   |  824 |  0.384     |  1.918      |
+---------------------+--------------+------+------+------------+-------------+
|      ImageDataClock |BUFGCTRL_X0Y31| No   |  936 |  0.366     |  1.869      |
+---------------------+--------------+------+------+------------+-------------+
|            RioClk40 |BUFGCTRL_X0Y18| No   |  358 |  0.393     |  1.898      |
+---------------------+--------------+------+------+------------+-------------+
|          XClk_BUFGP | BUFGCTRL_X0Y9| No   |  216 |  0.273     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+
|              Clk200 |BUFGCTRL_X0Y27| No   |  931 |  0.362     |  1.871      |
+---------------------+--------------+------+------+------------+-------------+
|           Clk200s90 |BUFGCTRL_X0Y25| No   |  179 |  0.333     |  1.855      |
+---------------------+--------------+------+------+------------+-------------+
|              Clk100 |BUFGCTRL_X0Y21| No   |  649 |  0.346     |  1.859      |
+---------------------+--------------+------+------+------------+-------------+
|       RxLowSpeedClk |BUFGCTRL_X0Y19| No   |  118 |  0.220     |  1.918      |
+---------------------+--------------+------+------+------------+-------------+
|          YClk_BUFGP | BUFGCTRL_X0Y6| No   |   49 |  0.181     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|          ZClk_BUFGP |BUFGCTRL_X0Y17| No   |   48 |  0.175     |  1.690      |
+---------------------+--------------+------+------+------------+-------------+
|      TxHighSpeedClk | BUFGCTRL_X0Y5| No   |   37 |  0.115     |  1.726      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank0Mig.DDR2MIG0/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<0> |        IO Clk| No   |   17 |  0.056     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank0Mig.DDR2MIG0/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<1> |        IO Clk| No   |   17 |  0.128     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank1Mig.DDR2MIG1/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<0> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank1Mig.DDR2MIG1/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<1> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank0Mig.DDR2MIG0/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank0Mig.DDR2MIG0/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<3> |        IO Clk| No   |   17 |  0.128     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank1Mig.DDR2MIG1/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<2> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|NuecesDramMainx/GenB |              |      |      |            |             |
|ank1Mig.DDR2MIG1/u_d |              |      |      |            |             |
|dr2_top_0/u_mem_if_t |              |      |      |            |             |
|op/u_phy_top/u_phy_i |              |      |      |            |             |
|    o/delayed_dqs<3> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|      RxHighSpeedClk |BUFGCTRL_X0Y28| No   |   35 |  0.016     |  1.790      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 1 (Setup: 1, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 11

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TIMEGRP "CameraLinkZ" OFFSET = IN 3 ns VA | SETUP       |    -0.001ns|     3.001ns|       1|           1
  LID 6 ns BEFORE COMP "ZClk" "RISING"      | HOLD        |     2.765ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_ |             |            |            |        |            
  sync"         MAXDELAY = 0.85 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<1>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<0>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "CameraLinkY" OFFSET = IN 3 ns VA | SETUP       |     0.091ns|     2.909ns|       0|           0
  LID 6 ns BEFORE COMP "YClk" "RISING"      | HOLD        |     2.477ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IORXPADS" OFFSET = IN -2.6 ns VA | SETUP       |     0.120ns|    -2.720ns|       0|           0
  LID 0.8 ns BEFORE COMP "IoRxClock"        | HOLD        |     0.070ns|            |       0|           0
    TIMEGRP RxFalling                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IORXPADS" OFFSET = IN -0.6 ns VA | SETUP       |     0.120ns|    -0.720ns|       0|           0
  LID 0.8 ns BEFORE COMP "IoRxClock"        | HOLD        |     0.070ns|            |       0|           0
    TIMEGRP RxRising                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "CameraLinkX" OFFSET = IN 3 ns VA | SETUP       |     0.148ns|     2.852ns|       0|           0
  LID 6 ns BEFORE COMP "XClk" "RISING"      | HOLD        |     2.224ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.300ns|     0.300ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<3>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank0Mig. | MAXDELAY    |     0.305ns|     0.295ns|       0|           0
  DDR2MIG0/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<2>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.305ns|     0.295ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<3>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.305ns|     0.295ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<2>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.305ns|     0.295ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<1>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesDramMainx/GenBank1Mig. | MAXDELAY    |     0.305ns|     0.295ns|       0|           0
  DDR2MIG1/u_ddr2_top_0/u_mem_if_top/u_phy_ |             |            |            |        |            
  top/u_phy_io/en_dqs<0>"         MAXDELAY  |             |            |            |        |            
  = 0.6 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CEB = MAXDELAY FROM TIMEGRP "TNM_DQ | SETUP       |     0.465ns|     1.935ns|       0|           0
  _CE_IDDRB" TO TIMEGRP         "TNM_DQS_FL | HOLD        |     1.001ns|            |       0|           0
  OPSB" 2.4 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_BusClk = PERIOD TIMEGRP "BusClk" 125 M | SETUP       |     0.561ns|     7.439ns|       0|           0
  Hz HIGH 50%                               | HOLD        |     0.283ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_RioClk40ToBusClk = MAXDELAY FROM TIMEG | SETUP       |     0.591ns|     9.409ns|       0|           0
  RP "BusClk" THRU TIMEGRP         "NI1483C | HOLD        |     2.286ns|            |       0|           0
  oreFFs" TO TIMEGRP "RioClk40" 10 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ClockGenXilinxV5x_RxDcm_RxLowSpeedClkD | SETUP       |     0.737ns|     7.263ns|       0|           0
  cm = PERIOD TIMEGRP         "ClockGenXili | HOLD        |     0.282ns|            |       0|           0
  nxV5x_RxDcm_RxLowSpeedClkDcm" TS_IoRxCloc |             |            |            |        |            
  k * 2 PHASE 1.5         ns HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_IOTXPADS = MAXDELAY FROM TIMEGRP "FFS" | MAXDELAY    |     0.835ns|     2.165ns|       0|           0
   TO TIMEGRP "IOTXPADS" 3 ns               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_IoRxClock = PERIOD TIMEGRP "IoRxClock" | MINLOWPULSE |     1.000ns|     3.000ns|       0|           0
   4 ns HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ClockGenXilinxV5x_RxDcm_RxHighSpeedClk | MINPERIOD   |     2.334ns|     1.666ns|       0|           0
  Dcm = PERIOD TIMEGRP         "ClockGenXil |             |            |            |        |            
  inxV5x_RxDcm_RxHighSpeedClkDcm" TS_IoRxCl |             |            |            |        |            
  ock PHASE 1.5 ns         HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo178 = MAXDELAY FROM TIMEGR | SETUP       |     2.454ns|     1.420ns|       0|           0
  P "TNM_Custom387" TO TIMEGRP         "TNM | HOLD        |     1.085ns|            |       0|           0
  _Custom388" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo77 = MAXDELAY FROM TIMEGRP | SETUP       |     2.580ns|     1.294ns|       0|           0
   "TNM_Custom185" TO TIMEGRP         "TNM_ | HOLD        |     0.969ns|            |       0|           0
  Custom186" 3.87460004 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 0                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo216 = MAXDELAY FROM TIMEGR | SETUP       |     2.591ns|     1.283ns|       0|           0
  P "TNM_Custom463" TO TIMEGRP         "TNM | HOLD        |     0.959ns|            |       0|           0
  _Custom464" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo22 = MAXDELAY FROM TIMEGRP | SETUP       |     2.596ns|     1.278ns|       0|           0
   "TNM_Custom75" TO TIMEGRP         "TNM_C | HOLD        |     0.954ns|            |       0|           0
  ustom76" 3.87460004 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo188 = MAXDELAY FROM TIMEGR | SETUP       |     2.677ns|     1.197ns|       0|           0
  P "TNM_Custom9" TO TIMEGRP         "TNM_C | HOLD        |     0.881ns|            |       0|           0
  ustom408" 3.87460004 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo181 = MAXDELAY FROM TIMEGR | SETUP       |     2.787ns|     1.087ns|       0|           0
  P "TNM_Custom393" TO TIMEGRP         "TNM | HOLD        |     0.778ns|            |       0|           0
  _Custom394" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo36 = MAXDELAY FROM TIMEGRP | SETUP       |     2.801ns|     1.073ns|       0|           0
   "TNM_Custom103" TO TIMEGRP         "TNM_ | HOLD        |     0.762ns|            |       0|           0
  Custom104" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo189 = MAXDELAY FROM TIMEGR | SETUP       |     2.874ns|     1.000ns|       0|           0
  P "TNM_Custom404" TO TIMEGRP         "TNM | HOLD        |     0.698ns|            |       0|           0
  _Custom410" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo79 = MAXDELAY FROM TIMEGRP | SETUP       |     2.895ns|     0.979ns|       0|           0
   "TNM_Custom189" TO TIMEGRP         "TNM_ | HOLD        |     0.679ns|            |       0|           0
  Custom190" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo88 = MAXDELAY FROM TIMEGRP | SETUP       |     2.902ns|     0.972ns|       0|           0
   "TNM_Custom207" TO TIMEGRP         "TNM_ | HOLD        |     0.668ns|            |       0|           0
  Custom208" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo131 = MAXDELAY FROM TIMEGR | SETUP       |     2.904ns|     0.970ns|       0|           0
  P "TNM_Custom293" TO TIMEGRP         "TNM | HOLD        |     0.671ns|            |       0|           0
  _Custom294" 3.87460004 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 0                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo95 = MAXDELAY FROM TIMEGRP | SETUP       |     2.910ns|     0.964ns|       0|           0
   "TNM_Custom221" TO TIMEGRP         "TNM_ | HOLD        |     0.667ns|            |       0|           0
  Custom222" 3.87460004 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 0                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo140 = MAXDELAY FROM TIMEGR | SETUP       |     2.911ns|     0.963ns|       0|           0
  P "TNM_Custom311" TO TIMEGRP         "TNM | HOLD        |     0.665ns|            |       0|           0
  _Custom312" 3.87460004 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 0                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo86 = MAXDELAY FROM TIMEGRP | SETUP       |     2.912ns|     0.962ns|       0|           0
   "TNM_Custom203" TO TIMEGRP         "TNM_ | HOLD        |     0.663ns|            |       0|           0
  Custom204" 3.87460004 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 0                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo119 = MAXDELAY FROM TIMEGR | SETUP       |     2.912ns|     0.962ns|       0|           0
  P "TNM_Custom269" TO TIMEGRP         "TNM | HOLD        |     0.664ns|            |       0|           0
  _Custom270" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo167 = MAXDELAY FROM TIMEGR | SETUP       |     2.914ns|     0.960ns|       0|           0
  P "TNM_Custom9" TO TIMEGRP         "TNM_C | HOLD        |     0.662ns|            |       0|           0
  ustom366" 3.87460004 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo34 = MAXDELAY FROM TIMEGRP | SETUP       |     2.918ns|     0.956ns|       0|           0
   "TNM_Custom99" TO TIMEGRP         "TNM_C | HOLD        |     0.658ns|            |       0|           0
  ustom100" 3.87460004 ns DATAPATHONLY PRIO |             |            |            |        |            
  RITY 0                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo176 = MAXDELAY FROM TIMEGR | SETUP       |     2.923ns|     0.951ns|       0|           0
  P "TNM_Custom383" TO TIMEGRP         "TNM | HOLD        |     0.652ns|            |       0|           0
  _Custom384" 3.87460004 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 0                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo47 = MAXDELAY FROM TIMEGRP | SETUP       |     2.930ns|     0.944ns|       0|           0
   "TNM_Custom125" TO TIMEGRP         "TNM_ | HOLD        |     0.647ns|            |       0|           0
  Custom126" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo21 = MAXDELAY FROM TIMEGRP | SETUP       |     2.930ns|     0.944ns|       0|           0
   "TNM_Custom73" TO TIMEGRP         "TNM_C | HOLD        |     0.647ns|            |       0|           0
  ustom74" 3.87460004 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo113 = MAXDELAY FROM TIMEGR | SETUP       |     2.932ns|     0.942ns|       0|           0
  P "TNM_Custom257" TO TIMEGRP         "TNM | HOLD        |     0.643ns|            |       0|           0
  _Custom258" 3.87460004 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 0                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo146 = MAXDELAY FROM TIMEGR | SETUP       |     2.932ns|     0.942ns|       0|           0
  P "TNM_Custom323" TO TIMEGRP         "TNM | HOLD        |     0.644ns|            |       0|           0
  _Custom324" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo16 = MAXDELAY FROM TIMEGRP | SETUP       |     2.935ns|     0.939ns|       0|           0
   "TNM_Custom63" TO TIMEGRP         "TNM_C | HOLD        |     0.642ns|            |       0|           0
  ustom64" 3.87460004 ns DATAPATHONLY PRIOR |             |            |            |        |            
  ITY 0                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo213 = MAXDELAY FROM TIMEGR | SETUP       |     2.937ns|     0.937ns|       0|           0
  P "TNM_Custom457" TO TIMEGRP         "TNM | HOLD        |     0.641ns|            |       0|           0
  _Custom458" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo168 = MAXDELAY FROM TIMEGR | SETUP       |     2.939ns|     0.935ns|       0|           0
  P "TNM_Custom362" TO TIMEGRP         "TNM | HOLD        |     0.639ns|            |       0|           0
  _Custom368" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo91 = MAXDELAY FROM TIMEGRP | SETUP       |     2.941ns|     0.933ns|       0|           0
   "TNM_Custom213" TO TIMEGRP         "TNM_ | HOLD        |     0.638ns|            |       0|           0
  Custom214" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo101 = MAXDELAY FROM TIMEGR | SETUP       |     2.943ns|     0.931ns|       0|           0
  P "TNM_Custom233" TO TIMEGRP         "TNM | HOLD        |     0.635ns|            |       0|           0
  _Custom234" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo199 = MAXDELAY FROM TIMEGR | SETUP       |     2.948ns|     0.926ns|       0|           0
  P "TNM_Custom429" TO TIMEGRP         "TNM | HOLD        |     0.630ns|            |       0|           0
  _Custom430" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo50 = MAXDELAY FROM TIMEGRP | SETUP       |     2.948ns|     0.926ns|       0|           0
   "TNM_Custom131" TO TIMEGRP         "TNM_ | HOLD        |     0.631ns|            |       0|           0
  Custom132" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo142 = MAXDELAY FROM TIMEGR | SETUP       |     2.952ns|     0.922ns|       0|           0
  P "TNM_Custom315" TO TIMEGRP         "TNM | HOLD        |     0.627ns|            |       0|           0
  _Custom316" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo133 = MAXDELAY FROM TIMEGR | SETUP       |     2.957ns|     0.917ns|       0|           0
  P "TNM_Custom297" TO TIMEGRP         "TNM | HOLD        |     0.623ns|            |       0|           0
  _Custom298" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo118 = MAXDELAY FROM TIMEGR | SETUP       |     2.957ns|     0.917ns|       0|           0
  P "TNM_Custom267" TO TIMEGRP         "TNM | HOLD        |     0.623ns|            |       0|           0
  _Custom268" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo82 = MAXDELAY FROM TIMEGRP | SETUP       |     2.964ns|     0.910ns|       0|           0
   "TNM_Custom195" TO TIMEGRP         "TNM_ | HOLD        |     0.612ns|            |       0|           0
  Custom196" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo115 = MAXDELAY FROM TIMEGR | SETUP       |     2.970ns|     0.904ns|       0|           0
  P "TNM_Custom261" TO TIMEGRP         "TNM | HOLD        |     0.611ns|            |       0|           0
  _Custom262" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo137 = MAXDELAY FROM TIMEGR | SETUP       |     2.971ns|     0.903ns|       0|           0
  P "TNM_Custom305" TO TIMEGRP         "TNM | HOLD        |     0.609ns|            |       0|           0
  _Custom306" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo29 = MAXDELAY FROM TIMEGRP | SETUP       |     2.971ns|     0.903ns|       0|           0
   "TNM_Custom89" TO TIMEGRP         "TNM_C | HOLD        |     0.606ns|            |       0|           0
  ustom90" 3.87460004 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo136 = MAXDELAY FROM TIMEGR | SETUP       |     2.974ns|     0.900ns|       0|           0
  P "TNM_Custom303" TO TIMEGRP         "TNM | HOLD        |     0.603ns|            |       0|           0
  _Custom304" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo145 = MAXDELAY FROM TIMEGR | SETUP       |     2.976ns|     0.898ns|       0|           0
  P "TNM_Custom321" TO TIMEGRP         "TNM | HOLD        |     0.601ns|            |       0|           0
  _Custom322" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo92 = MAXDELAY FROM TIMEGRP | SETUP       |     2.984ns|     0.890ns|       0|           0
   "TNM_Custom215" TO TIMEGRP         "TNM_ | HOLD        |     0.596ns|            |       0|           0
  Custom216" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo46 = MAXDELAY FROM TIMEGRP | SETUP       |     2.997ns|     0.877ns|       0|           0
   "TNM_Custom123" TO TIMEGRP         "TNM_ | HOLD        |     0.586ns|            |       0|           0
  Custom124" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo18 = MAXDELAY FROM TIMEGRP | SETUP       |     3.007ns|     0.867ns|       0|           0
   "TNM_Custom67" TO TIMEGRP         "TNM_C | HOLD        |     0.572ns|            |       0|           0
  ustom68" 3.87460004 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo154 = MAXDELAY FROM TIMEGR | SETUP       |     3.072ns|     0.802ns|       0|           0
  P "TNM_Custom339" TO TIMEGRP         "TNM | HOLD        |     0.517ns|            |       0|           0
  _Custom340" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo195 = MAXDELAY FROM TIMEGR | SETUP       |     3.086ns|     0.788ns|       0|           0
  P "TNM_Custom421" TO TIMEGRP         "TNM | HOLD        |     0.503ns|            |       0|           0
  _Custom422" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo32 = MAXDELAY FROM TIMEGRP | SETUP       |     3.092ns|     0.782ns|       0|           0
   "TNM_Custom95" TO TIMEGRP         "TNM_C | HOLD        |     0.498ns|            |       0|           0
  ustom96" 3.87460004 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo149 = MAXDELAY FROM TIMEGR | SETUP       |     3.102ns|     0.772ns|       0|           0
  P "TNM_Custom329" TO TIMEGRP         "TNM | HOLD        |     0.489ns|            |       0|           0
  _Custom330" 3.87460004 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 0                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo182 = MAXDELAY FROM TIMEGR | SETUP       |     3.105ns|     0.769ns|       0|           0
  P "TNM_Custom395" TO TIMEGRP         "TNM | HOLD        |     0.486ns|            |       0|           0
  _Custom396" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo170 = MAXDELAY FROM TIMEGR | SETUP       |     3.105ns|     0.769ns|       0|           0
  P "TNM_Custom371" TO TIMEGRP         "TNM | HOLD        |     0.482ns|            |       0|           0
  _Custom372" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo39 = MAXDELAY FROM TIMEGRP | SETUP       |     3.115ns|     0.759ns|       0|           0
   "TNM_Custom109" TO TIMEGRP         "TNM_ | HOLD        |     0.477ns|            |       0|           0
  Custom110" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo155 = MAXDELAY FROM TIMEGR | SETUP       |     3.118ns|     0.756ns|       0|           0
  P "TNM_Custom341" TO TIMEGRP         "TNM | HOLD        |     0.470ns|            |       0|           0
  _Custom342" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo212 = MAXDELAY FROM TIMEGR | SETUP       |     3.118ns|     0.756ns|       0|           0
  P "TNM_Custom455" TO TIMEGRP         "TNM | HOLD        |     0.474ns|            |       0|           0
  _Custom456" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo97 = MAXDELAY FROM TIMEGRP | SETUP       |     3.120ns|     0.754ns|       0|           0
   "TNM_Custom225" TO TIMEGRP         "TNM_ | HOLD        |     0.473ns|            |       0|           0
  Custom226" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo100 = MAXDELAY FROM TIMEGR | SETUP       |     3.121ns|     0.753ns|       0|           0
  P "TNM_Custom231" TO TIMEGRP         "TNM | HOLD        |     0.471ns|            |       0|           0
  _Custom232" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo174 = MAXDELAY FROM TIMEGR | SETUP       |     3.128ns|     0.746ns|       0|           0
  P "TNM_Custom379" TO TIMEGRP         "TNM | HOLD        |     0.465ns|            |       0|           0
  _Custom380" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo151 = MAXDELAY FROM TIMEGR | SETUP       |     3.131ns|     0.743ns|       0|           0
  P "TNM_Custom333" TO TIMEGRP         "TNM | HOLD        |     0.458ns|            |       0|           0
  _Custom334" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo40 = MAXDELAY FROM TIMEGRP | SETUP       |     3.132ns|     0.742ns|       0|           0
   "TNM_Custom111" TO TIMEGRP         "TNM_ | HOLD        |     0.461ns|            |       0|           0
  Custom112" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo28 = MAXDELAY FROM TIMEGRP | SETUP       |     3.136ns|     0.738ns|       0|           0
   "TNM_Custom87" TO TIMEGRP         "TNM_C | HOLD        |     0.454ns|            |       0|           0
  ustom88" 3.87460004 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo83 = MAXDELAY FROM TIMEGRP | SETUP       |     3.142ns|     0.732ns|       0|           0
   "TNM_Custom197" TO TIMEGRP         "TNM_ | HOLD        |     0.448ns|            |       0|           0
  Custom198" 3.87460004 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo196 = MAXDELAY FROM TIMEGR | SETUP       |     3.254ns|     0.620ns|       0|           0
  P "TNM_Custom423" TO TIMEGRP         "TNM | HOLD        |     0.349ns|            |       0|           0
  _Custom424" 3.87460004 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo90 = MAXDELAY FROM TIMEGRP | SETUP       |     3.594ns|     1.280ns|       0|           0
   "TNM_Custom211" TO TIMEGRP         "TNM_ | HOLD        |     0.952ns|            |       0|           0
  Custom212" 4.87450005 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo84 = MAXDELAY FROM TIMEGRP | SETUP       |     3.602ns|     1.272ns|       0|           0
   "TNM_Custom199" TO TIMEGRP         "TNM_ | HOLD        |     0.945ns|            |       0|           0
  Custom200" 4.87450005 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo138 = MAXDELAY FROM TIMEGR | SETUP       |     3.609ns|     1.265ns|       0|           0
  P "TNM_Custom307" TO TIMEGRP         "TNM | HOLD        |     0.942ns|            |       0|           0
  _Custom308" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo99 = MAXDELAY FROM TIMEGRP | SETUP       |     3.792ns|     1.082ns|       0|           0
   "TNM_Custom229" TO TIMEGRP         "TNM_ | HOLD        |     0.774ns|            |       0|           0
  Custom230" 4.87450005 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo3 = MAXDELAY FROM TIMEGRP  | SETUP       |     3.808ns|     1.066ns|       0|           0
  "TNM_Custom4" TO TIMEGRP         "TNM_Cus | HOLD        |     0.625ns|            |       0|           0
  tom8" 4.87450005 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo80 = MAXDELAY FROM TIMEGRP | SETUP       |     3.915ns|     0.959ns|       0|           0
   "TNM_Custom191" TO TIMEGRP         "TNM_ | HOLD        |     0.660ns|            |       0|           0
  Custom192" 4.87450005 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo30 = MAXDELAY FROM TIMEGRP | SETUP       |     3.917ns|     0.957ns|       0|           0
   "TNM_Custom91" TO TIMEGRP         "TNM_C | HOLD        |     0.659ns|            |       0|           0
  ustom92" 4.87450005 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo25 = MAXDELAY FROM TIMEGRP | SETUP       |     3.936ns|     0.938ns|       0|           0
   "TNM_Custom81" TO TIMEGRP         "TNM_C | HOLD        |     0.642ns|            |       0|           0
  ustom82" 4.87450005 ns DATAPATHONLY PRIOR |             |            |            |        |            
  ITY 0                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo98 = MAXDELAY FROM TIMEGRP | SETUP       |     3.941ns|     0.933ns|       0|           0
   "TNM_Custom227" TO TIMEGRP         "TNM_ | HOLD        |     0.637ns|            |       0|           0
  Custom228" 4.87450005 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo153 = MAXDELAY FROM TIMEGR | SETUP       |     3.941ns|     0.933ns|       0|           0
  P "TNM_Custom337" TO TIMEGRP         "TNM | HOLD        |     0.637ns|            |       0|           0
  _Custom338" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo102 = MAXDELAY FROM TIMEGR | SETUP       |     3.942ns|     0.932ns|       0|           0
  P "TNM_Custom235" TO TIMEGRP         "TNM | HOLD        |     0.632ns|            |       0|           0
  _Custom236" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo27 = MAXDELAY FROM TIMEGRP | SETUP       |     3.952ns|     0.922ns|       0|           0
   "TNM_Custom85" TO TIMEGRP         "TNM_C | HOLD        |     0.627ns|            |       0|           0
  ustom86" 4.87450005 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo23 = MAXDELAY FROM TIMEGRP | SETUP       |     3.952ns|     0.922ns|       0|           0
   "TNM_Custom77" TO TIMEGRP         "TNM_C | HOLD        |     0.627ns|            |       0|           0
  ustom78" 4.87450005 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo135 = MAXDELAY FROM TIMEGR | SETUP       |     3.958ns|     0.916ns|       0|           0
  P "TNM_Custom301" TO TIMEGRP         "TNM | HOLD        |     0.618ns|            |       0|           0
  _Custom302" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo20 = MAXDELAY FROM TIMEGRP | SETUP       |     3.968ns|     0.906ns|       0|           0
   "TNM_Custom71" TO TIMEGRP         "TNM_C | HOLD        |     0.612ns|            |       0|           0
  ustom72" 4.87450005 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo144 = MAXDELAY FROM TIMEGR | SETUP       |     3.974ns|     0.900ns|       0|           0
  P "TNM_Custom319" TO TIMEGRP         "TNM | HOLD        |     0.603ns|            |       0|           0
  _Custom320" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo81 = MAXDELAY FROM TIMEGRP | SETUP       |     4.057ns|     0.817ns|       0|           0
   "TNM_Custom193" TO TIMEGRP         "TNM_ | HOLD        |     0.530ns|            |       0|           0
  Custom194" 4.87450005 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo156 = MAXDELAY FROM TIMEGR | SETUP       |     4.077ns|     0.797ns|       0|           0
  P "TNM_Custom343" TO TIMEGRP         "TNM | HOLD        |     0.512ns|            |       0|           0
  _Custom344" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo171 = MAXDELAY FROM TIMEGR | SETUP       |     4.103ns|     1.646ns|       0|           0
  P "TNM_Custom373" TO TIMEGRP         "TNM | HOLD        |     0.695ns|            |       0|           0
  _Custom374" 5.74920008 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo93 = MAXDELAY FROM TIMEGRP | SETUP       |     4.111ns|     0.763ns|       0|           0
   "TNM_Custom217" TO TIMEGRP         "TNM_ | HOLD        |     0.476ns|            |       0|           0
  Custom218" 4.87450005 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo14 = MAXDELAY FROM TIMEGRP | SETUP       |     4.121ns|     0.753ns|       0|           0
   "TNM_Custom24" TO TIMEGRP         "TNM_C | HOLD        |     0.471ns|            |       0|           0
  ustom30" 4.87450005 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo147 = MAXDELAY FROM TIMEGR | SETUP       |     4.124ns|     0.750ns|       0|           0
  P "TNM_Custom325" TO TIMEGRP         "TNM | HOLD        |     0.469ns|            |       0|           0
  _Custom326" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo19 = MAXDELAY FROM TIMEGRP | SETUP       |     4.127ns|     0.747ns|       0|           0
   "TNM_Custom69" TO TIMEGRP         "TNM_C | HOLD        |     0.467ns|            |       0|           0
  ustom70" 4.87450005 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo117 = MAXDELAY FROM TIMEGR | SETUP       |     4.128ns|     0.746ns|       0|           0
  P "TNM_Custom265" TO TIMEGRP         "TNM | HOLD        |     0.465ns|            |       0|           0
  _Custom266" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo120 = MAXDELAY FROM TIMEGR | SETUP       |     4.128ns|     0.746ns|       0|           0
  P "TNM_Custom271" TO TIMEGRP         "TNM | HOLD        |     0.465ns|            |       0|           0
  _Custom272" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo31 = MAXDELAY FROM TIMEGRP | SETUP       |     4.134ns|     0.740ns|       0|           0
   "TNM_Custom93" TO TIMEGRP         "TNM_C | HOLD        |     0.455ns|            |       0|           0
  ustom94" 4.87450005 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo13 = MAXDELAY FROM TIMEGRP | SETUP       |     4.136ns|     0.738ns|       0|           0
   "TNM_Custom9" TO TIMEGRP         "TNM_Cu | HOLD        |     0.457ns|            |       0|           0
  stom28" 4.87450005 ns DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo169 = MAXDELAY FROM TIMEGR | SETUP       |     4.242ns|     0.632ns|       0|           0
  P "TNM_Custom369" TO TIMEGRP         "TNM | HOLD        |     0.360ns|            |       0|           0
  _Custom370" 4.87450005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo217 = MAXDELAY FROM TIMEGR | SETUP       |     6.412ns|     1.337ns|       0|           0
  P "TNM_Custom465" TO TIMEGRP         "TNM | HOLD        |     1.009ns|            |       0|           0
  _Custom466" 7.74920008 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo202 = MAXDELAY FROM TIMEGR | SETUP       |     6.627ns|     1.122ns|       0|           0
  P "TNM_Custom431" TO TIMEGRP         "TNM | HOLD        |     0.811ns|            |       0|           0
  _Custom436" 7.74920008 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo203 = MAXDELAY FROM TIMEGR | SETUP       |     6.829ns|     0.920ns|       0|           0
  P "TNM_Custom433" TO TIMEGRP         "TNM | HOLD        |     0.626ns|            |       0|           0
  _Custom438" 7.74920008 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_XClk = PERIOD TIMEGRP "XClkNet" 88 MHz | SETUP       |     6.853ns|     4.510ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.245ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ZClk = PERIOD TIMEGRP "ZClkNet" 88 MHz | SETUP       |     6.876ns|     4.487ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.427ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_YClk = PERIOD TIMEGRP "YClkNet" 88 MHz | SETUP       |     7.834ns|     3.529ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.439ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.109ns|     0.891ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<8>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.149ns|     0.851ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<3>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.213ns|     0.787ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<6>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.214ns|     0.786ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<5>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.245ns|     0.755ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<4>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.259ns|     0.741ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<7>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.277ns|     0.723ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<6>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.327ns|     0.673ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<0>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.367ns|     0.633ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<2>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.388ns|     0.612ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<8>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.409ns|     0.591ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<4>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.435ns|     0.565ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<5>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.459ns|     0.541ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<1>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.481ns|     0.519ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<7>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.488ns|     0.512ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<7>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.488ns|     0.512ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<5>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.493ns|     0.507ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<0>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.493ns|     0.507ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<5>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.493ns|     0.507ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<8>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.497ns|     0.503ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<6>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.500ns|     0.500ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<3>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.501ns|     0.499ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<2>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.505ns|     0.495ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<5>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.506ns|     0.494ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<6>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.508ns|     0.492ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<5>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.508ns|     0.492ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<8>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.515ns|     0.485ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<0>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.516ns|     0.484ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<3>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.522ns|     0.478ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<7>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.526ns|     0.474ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<8>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.526ns|     0.474ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<0>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.529ns|     0.471ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<1>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.530ns|     0.470ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<1>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.530ns|     0.470ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<4>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.530ns|     0.470ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<1>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.542ns|     0.458ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<4>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.552ns|     0.448ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<1>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.553ns|     0.447ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<3>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.558ns|     0.442ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<0>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.641ns|     0.359ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<0>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.671ns|     0.329ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<7>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.671ns|     0.329ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<7>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.674ns|     0.326ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<4>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.674ns|     0.326ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<4>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.677ns|     0.323ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<1>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.686ns|     0.314ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<5>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.686ns|     0.314ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<0>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.687ns|     0.313ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<2>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.689ns|     0.311ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<8>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.689ns|     0.311ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<7>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.689ns|     0.311ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<1>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.690ns|     0.310ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<7>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.690ns|     0.310ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<4>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.690ns|     0.310ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<6>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.691ns|     0.309ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<2>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.691ns|     0.309ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<3>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.691ns|     0.309ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<6>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.691ns|     0.309ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<5>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.691ns|     0.309ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<3>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.692ns|     0.308ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<4>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.693ns|     0.307ns|       0|           0
  AM_Bank_1_CLIP1/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<6>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.693ns|     0.307ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<3>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.695ns|     0.305ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<8>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.696ns|     0.304ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<6>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.698ns|     0.302ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<2>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.700ns|     0.300ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<8>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.702ns|     0.298ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<1>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.704ns|     0.296ns|       0|           0
  AM_Bank_1_CLIP1/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<0>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.704ns|     0.296ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/rd_pntr_gc<2>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.704ns|     0.296ns|       0|           0
  AM_Bank_0_CLIP0/UserInputFIFO/BU2/U0/grf. |             |            |            |        |            
  rf/gcx.clkx/wr_pntr_gc<3>"         MAXDEL |             |            |            |        |            
  AY = 10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.704ns|     0.296ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/rd_pntr_gc<2>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theCLIPs/DR | MAXDELAY    |     9.704ns|     0.296ns|       0|           0
  AM_Bank_0_CLIP0/UserOutputFIFO/BU2/U0/grf |             |            |            |        |            
  .rf/gcx.clkx/wr_pntr_gc<2>"         MAXDE |             |            |            |        |            
  LAY = 10 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo12 = MAXDELAY FROM TIMEGRP | SETUP       |    10.969ns|     1.404ns|       0|           0
   "TNM_Custom22" TO TIMEGRP         "TNM_C | HOLD        |     1.070ns|            |       0|           0
  ustom26" 12.3737501 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo37 = MAXDELAY FROM TIMEGRP | SETUP       |    11.067ns|     1.306ns|       0|           0
   "TNM_Custom105" TO TIMEGRP         "TNM_ | HOLD        |     0.981ns|            |       0|           0
  Custom106" 12.3737501 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo192 = MAXDELAY FROM TIMEGR | SETUP       |    11.256ns|     1.117ns|       0|           0
  P "TNM_Custom415" TO TIMEGRP         "TNM | HOLD        |     0.807ns|            |       0|           0
  _Custom416" 12.3737501 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 0                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo209 = MAXDELAY FROM TIMEGR | SETUP       |    11.333ns|     1.040ns|       0|           0
  P "TNM_Custom449" TO TIMEGRP         "TNM | HOLD        |     0.735ns|            |       0|           0
  _Custom450" 12.3737501 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 0                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo179 = MAXDELAY FROM TIMEGR | SETUP       |    11.409ns|     0.964ns|       0|           0
  P "TNM_Custom389" TO TIMEGRP         "TNM | HOLD        |     0.665ns|            |       0|           0
  _Custom390" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo43 = MAXDELAY FROM TIMEGRP | SETUP       |    11.433ns|     0.940ns|       0|           0
   "TNM_Custom117" TO TIMEGRP         "TNM_ | HOLD        |     0.645ns|            |       0|           0
  Custom118" 12.3737501 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 0                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo5 = MAXDELAY FROM TIMEGRP  | SETUP       |    11.439ns|     0.934ns|       0|           0
  "TNM_Custom6" TO TIMEGRP         "TNM_Cus | HOLD        |     0.626ns|            |       0|           0
  tom12" 12.3737501 ns DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo197 = MAXDELAY FROM TIMEGR | SETUP       |    11.441ns|     0.932ns|       0|           0
  P "TNM_Custom425" TO TIMEGRP         "TNM | HOLD        |     0.632ns|            |       0|           0
  _Custom426" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo38 = MAXDELAY FROM TIMEGRP | SETUP       |    11.442ns|     0.931ns|       0|           0
   "TNM_Custom107" TO TIMEGRP         "TNM_ | HOLD        |     0.634ns|            |       0|           0
  Custom108" 12.3737501 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo45 = MAXDELAY FROM TIMEGRP | SETUP       |    11.451ns|     0.922ns|       0|           0
   "TNM_Custom121" TO TIMEGRP         "TNM_ | HOLD        |     0.627ns|            |       0|           0
  Custom122" 12.3737501 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo214 = MAXDELAY FROM TIMEGR | SETUP       |    11.461ns|     0.912ns|       0|           0
  P "TNM_Custom459" TO TIMEGRP         "TNM | HOLD        |     0.619ns|            |       0|           0
  _Custom460" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo49 = MAXDELAY FROM TIMEGRP | SETUP       |    11.463ns|     0.910ns|       0|           0
   "TNM_Custom129" TO TIMEGRP         "TNM_ | HOLD        |     0.616ns|            |       0|           0
  Custom130" 12.3737501 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo187 = MAXDELAY FROM TIMEGR | SETUP       |    11.464ns|     0.909ns|       0|           0
  P "TNM_Custom402" TO TIMEGRP         "TNM | HOLD        |     0.614ns|            |       0|           0
  _Custom406" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo180 = MAXDELAY FROM TIMEGR | SETUP       |    11.473ns|     0.900ns|       0|           0
  P "TNM_Custom391" TO TIMEGRP         "TNM | HOLD        |     0.603ns|            |       0|           0
  _Custom392" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo211 = MAXDELAY FROM TIMEGR | SETUP       |    11.473ns|     0.900ns|       0|           0
  P "TNM_Custom453" TO TIMEGRP         "TNM | HOLD        |     0.607ns|            |       0|           0
  _Custom454" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo41 = MAXDELAY FROM TIMEGRP | SETUP       |    11.481ns|     0.892ns|       0|           0
   "TNM_Custom113" TO TIMEGRP         "TNM_ | HOLD        |     0.596ns|            |       0|           0
  Custom114" 12.3737501 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo194 = MAXDELAY FROM TIMEGR | SETUP       |    11.481ns|     0.892ns|       0|           0
  P "TNM_Custom419" TO TIMEGRP         "TNM | HOLD        |     0.596ns|            |       0|           0
  _Custom420" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo166 = MAXDELAY FROM TIMEGR | SETUP       |    11.581ns|     0.792ns|       0|           0
  P "TNM_Custom360" TO TIMEGRP         "TNM | HOLD        |     0.507ns|            |       0|           0
  _Custom364" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo183 = MAXDELAY FROM TIMEGR | SETUP       |    11.584ns|     0.789ns|       0|           0
  P "TNM_Custom397" TO TIMEGRP         "TNM | HOLD        |     0.505ns|            |       0|           0
  _Custom398" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo48 = MAXDELAY FROM TIMEGRP | SETUP       |    11.594ns|     0.779ns|       0|           0
   "TNM_Custom127" TO TIMEGRP         "TNM_ | HOLD        |     0.495ns|            |       0|           0
  Custom128" 12.3737501 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo4 = MAXDELAY FROM TIMEGRP  | SETUP       |    11.610ns|     0.763ns|       0|           0
  "TNM_Custom9" TO TIMEGRP         "TNM_Cus | HOLD        |     0.463ns|            |       0|           0
  tom10" 12.3737501 ns DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo215 = MAXDELAY FROM TIMEGR | SETUP       |    11.628ns|     0.745ns|       0|           0
  P "TNM_Custom461" TO TIMEGRP         "TNM | HOLD        |     0.463ns|            |       0|           0
  _Custom462" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo198 = MAXDELAY FROM TIMEGR | SETUP       |    11.776ns|     0.597ns|       0|           0
  P "TNM_Custom427" TO TIMEGRP         "TNM | HOLD        |     0.328ns|            |       0|           0
  _Custom428" 12.3737501 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo33 = MAXDELAY FROM TIMEGRP | SETUP       |    13.567ns|     1.931ns|       0|           0
   "TNM_Custom97" TO TIMEGRP         "TNM_C | HOLD        |     1.028ns|            |       0|           0
  ustom98" 15.4984002 ns DATAPATHONLY PRIOR |             |            |            |        |            
  ITY 2                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo15 = MAXDELAY FROM TIMEGRP | SETUP       |    13.974ns|     1.524ns|       0|           0
   "TNM_Custom61" TO TIMEGRP         "TNM_C | HOLD        |     0.609ns|            |       0|           0
  ustom62" 15.4984002 ns DATAPATHONLY PRIOR |             |            |            |        |            
  ITY 2                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo76 = MAXDELAY FROM TIMEGRP | SETUP       |    14.358ns|     1.140ns|       0|           0
   "TNM_Custom183" TO TIMEGRP         "TNM_ | HOLD        |     0.822ns|            |       0|           0
  Custom184" 15.4984002 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 2                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_bus | MAXDELAY    |    14.673ns|     0.825ns|       0|           0
  hold/RioClk40Crossing.RioClk40FromInterfa |             |            |            |        |            
  ce/iIResetFast"         MAXDELAY = 15.498 |             |            |            |        |            
  4002 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_bus | MAXDELAY    |    14.676ns|     0.822ns|       0|           0
  hold/ImageDataClockCrossing.ImageDataCloc |             |            |            |        |            
  kFromInterface/iIResetFast"         MAXDE |             |            |            |        |            
  LAY = 15.4984002 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/ViCon | MAXDELAY    |    14.825ns|     0.673ns|       0|           0
  trolx/HostWtAccessBlk.BusClkToReliableClk |             |            |            |        |            
  HS/ClockDomainCrossing.BusClkToReliableCl |             |            |            |        |            
  kHS/iIResetFast"         MAXDELAY = 15.49 |             |            |            |        |            
  84002 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/Diagr | MAXDELAY    |    14.926ns|     0.572ns|       0|           0
  amResetx/HostWtAccessBlk.BusClkToReliable |             |            |            |        |            
  ClkHS/ClockDomainCrossing.BusClkToReliabl |             |            |            |        |            
  eClkHS/iIResetFast"         MAXDELAY = 15 |             |            |            |        |            
  .4984002 ns                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SELB_0 = MAXDELAY FRO | SETUP       |    14.959ns|     5.041ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SELB" TO     | HOLD        |     1.020ns|            |       0|           0
       TIMEGRP "FFS" 20 ns                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SELB = MAXDELAY FROM TIMEGR | SETUP       |    15.952ns|     4.048ns|       0|           0
  P "TNM_RD_DATA_SELB" TO TIMEGRP "FFS"     | HOLD        |     0.364ns|            |       0|           0
       20 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUXB = MAXDELAY FROM TIMEG | SETUP       |    17.353ns|     2.647ns|       0|           0
  RP "TNM_RDEN_SEL_MUXB" TO TIMEGRP         | HOLD        |     0.532ns|            |       0|           0
   "FFS" 20 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLYB = MAXDELAY FROM TIMEGRP " | SETUP       |    18.007ns|     1.993ns|       0|           0
  TNM_GATE_DLYB" TO TIMEGRP "FFS" 20        | HOLD        |     0.307ns|            |       0|           0
    ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLYB = MAXDELAY FROM TIMEGRP " | SETUP       |    18.116ns|     1.884ns|       0|           0
  TNM_RDEN_DLYB" TO TIMEGRP "FFS" 20        | HOLD        |     0.470ns|            |       0|           0
    ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLYB = MAXDELAY FROM TIMEG | SETUP       |    18.133ns|     1.867ns|       0|           0
  RP "TNM_CAL_RDEN_DLYB" TO TIMEGRP         | HOLD        |     0.321ns|            |       0|           0
   "FFS" 20 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo24 = MAXDELAY FROM TIMEGRP | SETUP       |    18.154ns|     1.344ns|       0|           0
   "TNM_Custom79" TO TIMEGRP         "TNM_C | HOLD        |     0.456ns|            |       0|           0
  ustom80" 19.4980002 ns DATAPATHONLY PRIOR |             |            |            |        |            
  ITY 2                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    18.577ns|     0.921ns|       0|           0
  erface/ChinchDmaFifosx/DmaBlk.DmaComponen |             |            |            |        |            
  ts[0].DmaInput.ChinchDmaInputFifoInterfac |             |            |            |        |            
  ex/StreamStateBlock.StopEnableChain/Hands |             |            |            |        |            
  hakeTransitionRequest/iIResetFast"        |             |            |            |        |            
    MAXDELAY = 19.4980002 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    18.651ns|     0.847ns|       0|           0
  erface/ChinchDmaFifosx/DmaBlk.DmaComponen |             |            |            |        |            
  ts[0].DmaInput.ChinchDmaInputFifoInterfac |             |            |            |        |            
  ex/StreamStateBlock.HandshakeStateToBusCl |             |            |            |        |            
  kDomain/iIResetFast"         MAXDELAY = 1 |             |            |            |        |            
  9.4980002 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    18.869ns|     0.629ns|       0|           0
  erface/ChinchDmaFifosx/DmaBlk.DmaComponen |             |            |            |        |            
  ts[0].DmaInput.ChinchDmaInputFifoInterfac |             |            |            |        |            
  ex/StreamStateBlock.StopWithFlushEnableCh |             |            |            |        |            
  ain/HandshakeTransitionTimeoutRequest/iIR |             |            |            |        |            
  esetFast"         MAXDELAY = 19.4980002 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_bus | MAXDELAY    |    18.946ns|     0.552ns|       0|           0
  hold/ImageDataClockCrossing.ImageDataCloc |             |            |            |        |            
  kToInterface/iIResetFast"         MAXDELA |             |            |            |        |            
  Y = 19.4980002 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    18.988ns|     0.510ns|       0|           0
  erface/ChinchDmaFifosx/DmaBlk.DmaComponen |             |            |            |        |            
  ts[0].DmaInput.ChinchDmaInputFifoInterfac |             |            |            |        |            
  ex/StreamStateBlock.StopWithFlushEnableCh |             |            |            |        |            
  ain/HandshakeTransitionRequest/iIResetFas |             |            |            |        |            
  t"         MAXDELAY = 19.4980002 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    18.991ns|     0.507ns|       0|           0
  erface/ChinchDmaFifosx/DmaBlk.DmaComponen |             |            |            |        |            
  ts[0].DmaInput.ChinchDmaInputFifoInterfac |             |            |            |        |            
  ex/BlkOverflow.HandshakeOverflow/iIResetF |             |            |            |        |            
  ast"         MAXDELAY = 19.4980002 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    18.997ns|     0.501ns|       0|           0
  erface/ChinchDmaFifosx/DmaBlk.DmaComponen |             |            |            |        |            
  ts[0].DmaInput.ChinchDmaInputFifoInterfac |             |            |            |        |            
  ex/StreamStateBlock.StartEnableChain/Hand |             |            |            |        |            
  shakeTransitionRequest/iIResetFast"       |             |            |            |        |            
     MAXDELAY = 19.4980002 ns               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    19.004ns|     0.494ns|       0|           0
  erface/ChinchDmaFifosx/DmaBlk.DmaComponen |             |            |            |        |            
  ts[0].DmaInput.ChinchDmaInputFifoInterfac |             |            |            |        |            
  ex/StreamStateBlock.HandshakeOverflowStop |             |            |            |        |            
  Request/iIResetFast"         MAXDELAY = 1 |             |            |            |        |            
  9.4980002 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo165 = MAXDELAY FROM TIMEGR | SETUP       |    21.963ns|     1.284ns|       0|           0
  P "TNM_Custom361" TO TIMEGRP         "TNM | HOLD        |     0.961ns|            |       0|           0
  _Custom362" 23.2476002 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo186 = MAXDELAY FROM TIMEGR | SETUP       |    22.315ns|     0.932ns|       0|           0
  P "TNM_Custom403" TO TIMEGRP         "TNM | HOLD        |     0.632ns|            |       0|           0
  _Custom404" 23.2476002 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo1 = MAXDELAY FROM TIMEGRP  | SETUP       |    28.151ns|     1.096ns|       0|           0
  "TNM_Custom3" TO TIMEGRP         "TNM_Cus | HOLD        |     0.622ns|            |       0|           0
  tom4" 29.2470003 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo6 = MAXDELAY FROM TIMEGRP  | SETUP       |    28.304ns|     0.943ns|       0|           0
  "TNM_Custom13" TO TIMEGRP         "TNM_Cu | HOLD        |     0.616ns|            |       0|           0
  stom14" 29.2470003 ns DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo11 = MAXDELAY FROM TIMEGRP | SETUP       |    28.351ns|     0.896ns|       0|           0
   "TNM_Custom23" TO TIMEGRP         "TNM_C | HOLD        |     0.600ns|            |       0|           0
  ustom24" 29.2470003 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo55 = MAXDELAY FROM TIMEGRP | SETUP       |    28.467ns|     0.780ns|       0|           0
   "TNM_Custom141" TO TIMEGRP         "TNM_ | HOLD        |     0.496ns|            |       0|           0
  Custom142" 29.2470003 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo184 = MAXDELAY FROM TIMEGR | SETUP       |    47.348ns|     1.147ns|       0|           0
  P "TNM_Custom399" TO TIMEGRP         "TNM | HOLD        |     0.834ns|            |       0|           0
  _Custom400" 48.4950005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo163 = MAXDELAY FROM TIMEGR | SETUP       |    47.548ns|     0.947ns|       0|           0
  P "TNM_Custom357" TO TIMEGRP         "TNM | HOLD        |     0.486ns|            |       0|           0
  _Custom358" 48.4950005 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo42 = MAXDELAY FROM TIMEGRP | SETUP       |    47.719ns|     1.776ns|       0|           0
   "TNM_Custom115" TO TIMEGRP         "TNM_ | HOLD        |     0.658ns|            |       0|           0
  Custom116" 49.4950005 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 2                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo191 = MAXDELAY FROM TIMEGR | SETUP       |    48.392ns|     1.103ns|       0|           0
  P "TNM_Custom413" TO TIMEGRP         "TNM | HOLD        |     0.648ns|            |       0|           0
  _Custom414" 49.4950005 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 2                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_bus | MAXDELAY    |    48.581ns|     0.914ns|       0|           0
  hold/RioClk40Crossing.RioClk40ToInterface |             |            |            |        |            
  /iIResetFast"         MAXDELAY = 49.49500 |             |            |            |        |            
  05 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "NuecesRTheWindow/theVI/n_Int | MAXDELAY    |    48.878ns|     0.617ns|       0|           0
  erface/IrqComponents[0].ChinchLvFpgaIrqx/ |             |            |            |        |            
  HandshakeIrqNum/iIResetFast"         MAXD |             |            |            |        |            
  ELAY = 49.4950005 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo10 = MAXDELAY FROM TIMEGRP | SETUP       |    72.893ns|     1.349ns|       0|           0
   "TNM_Custom21" TO TIMEGRP         "TNM_C | HOLD        |     1.016ns|            |       0|           0
  ustom22" 74.2425007 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo2 = MAXDELAY FROM TIMEGRP  | SETUP       |    73.112ns|     1.130ns|       0|           0
  "TNM_Custom5" TO TIMEGRP         "TNM_Cus | HOLD        |     0.645ns|            |       0|           0
  tom6" 74.2425007 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo53 = MAXDELAY FROM TIMEGRP | SETUP       |    73.251ns|     0.991ns|       0|           0
   "TNM_Custom137" TO TIMEGRP         "TNM_ | HOLD        |     0.507ns|            |       0|           0
  Custom136" 74.2425007 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo185 = MAXDELAY FROM TIMEGR | SETUP       |    73.258ns|     0.984ns|       0|           0
  P "TNM_Custom401" TO TIMEGRP         "TNM | HOLD        |     0.683ns|            |       0|           0
  _Custom402" 74.2425007 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo51 = MAXDELAY FROM TIMEGRP | SETUP       |    73.281ns|     0.961ns|       0|           0
   "TNM_Custom133" TO TIMEGRP         "TNM_ | HOLD        |     0.491ns|            |       0|           0
  Custom134" 74.2425007 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo8 = MAXDELAY FROM TIMEGRP  | SETUP       |    73.305ns|     0.937ns|       0|           0
  "TNM_Custom17" TO TIMEGRP         "TNM_Cu | HOLD        |     0.473ns|            |       0|           0
  stom16" 74.2425007 ns DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo164 = MAXDELAY FROM TIMEGR | SETUP       |    73.442ns|     0.800ns|       0|           0
  P "TNM_Custom359" TO TIMEGRP         "TNM | HOLD        |     0.514ns|            |       0|           0
  _Custom360" 74.2425007 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo44 = MAXDELAY FROM TIMEGRP | SETUP       |    98.452ns|     1.548ns|       0|           0
   "TNM_Custom119" TO TIMEGRP         "TNM_ | HOLD        |     0.478ns|            |       0|           0
  Custom120" 100 ns DATAPATHONLY PRIORITY 1 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo210 = MAXDELAY FROM TIMEGR | SETUP       |    98.634ns|     1.366ns|       0|           0
  P "TNM_Custom451" TO TIMEGRP         "TNM | HOLD        |     0.619ns|            |       0|           0
  _Custom452" 100 ns DATAPATHONLY PRIORITY  |             |            |            |        |            
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo35 = MAXDELAY FROM TIMEGRP | SETUP       |    98.699ns|     1.301ns|       0|           0
   "TNM_Custom101" TO TIMEGRP         "TNM_ | HOLD        |     0.467ns|            |       0|           0
  Custom102" 100 ns DATAPATHONLY PRIORITY 1 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo96 = MAXDELAY FROM TIMEGRP | SETUP       |    98.746ns|     1.254ns|       0|           0
   "TNM_Custom223" TO TIMEGRP         "TNM_ | HOLD        |     0.356ns|            |       0|           0
  Custom224" 100 ns DATAPATHONLY PRIORITY 1 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo177 = MAXDELAY FROM TIMEGR | SETUP       |    98.781ns|     1.219ns|       0|           0
  P "TNM_Custom385" TO TIMEGRP         "TNM | HOLD        |     0.640ns|            |       0|           0
  _Custom386" 100 ns DATAPATHONLY PRIORITY  |             |            |            |        |            
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo17 = MAXDELAY FROM TIMEGRP | SETUP       |    98.873ns|     1.127ns|       0|           0
   "TNM_Custom65" TO TIMEGRP         "TNM_C | HOLD        |     0.490ns|            |       0|           0
  ustom66" 100 ns DATAPATHONLY PRIORITY 1   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo26 = MAXDELAY FROM TIMEGRP | SETUP       |    98.873ns|     1.127ns|       0|           0
   "TNM_Custom83" TO TIMEGRP         "TNM_C | HOLD        |     0.469ns|            |       0|           0
  ustom84" 100 ns DATAPATHONLY PRIORITY 1   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo132 = MAXDELAY FROM TIMEGR | SETUP       |    98.884ns|     1.116ns|       0|           0
  P "TNM_Custom295" TO TIMEGRP         "TNM | HOLD        |     0.617ns|            |       0|           0
  _Custom296" 100 ns DATAPATHONLY PRIORITY  |             |            |            |        |            
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo193 = MAXDELAY FROM TIMEGR | SETUP       |    98.911ns|     1.089ns|       0|           0
  P "TNM_Custom417" TO TIMEGRP         "TNM | HOLD        |     0.626ns|            |       0|           0
  _Custom418" 100 ns DATAPATHONLY PRIORITY  |             |            |            |        |            
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo78 = MAXDELAY FROM TIMEGRP | SETUP       |    98.931ns|     1.069ns|       0|           0
   "TNM_Custom187" TO TIMEGRP         "TNM_ | HOLD        |     0.637ns|            |       0|           0
  Custom188" 100 ns DATAPATHONLY PRIORITY 1 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo114 = MAXDELAY FROM TIMEGR | SETUP       |    99.015ns|     0.985ns|       0|           0
  P "TNM_Custom259" TO TIMEGRP         "TNM | HOLD        |     0.524ns|            |       0|           0
  _Custom260" 100 ns DATAPATHONLY PRIORITY  |             |            |            |        |            
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo87 = MAXDELAY FROM TIMEGRP | SETUP       |    99.030ns|     0.970ns|       0|           0
   "TNM_Custom205" TO TIMEGRP         "TNM_ | HOLD        |     0.505ns|            |       0|           0
  Custom206" 100 ns DATAPATHONLY PRIORITY 1 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo141 = MAXDELAY FROM TIMEGR | SETUP       |    99.046ns|     0.954ns|       0|           0
  P "TNM_Custom313" TO TIMEGRP         "TNM | HOLD        |     0.483ns|            |       0|           0
  _Custom314" 100 ns DATAPATHONLY PRIORITY  |             |            |            |        |            
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo150 = MAXDELAY FROM TIMEGR | SETUP       |    99.052ns|     0.948ns|       0|           0
  P "TNM_Custom331" TO TIMEGRP         "TNM | HOLD        |     0.467ns|            |       0|           0
  _Custom332" 100 ns DATAPATHONLY PRIORITY  |             |            |            |        |            
  1                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo200 = MAXDELAY FROM TIMEGR | SETUP       |   146.715ns|     1.770ns|       0|           0
  P "TNM_Custom431" TO TIMEGRP         "TNM | HOLD        |     1.407ns|            |       0|           0
  _Custom432" 148.485001 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo201 = MAXDELAY FROM TIMEGR | SETUP       |   147.333ns|     1.152ns|       0|           0
  P "TNM_Custom433" TO TIMEGRP         "TNM | HOLD        |     0.838ns|            |       0|           0
  _Custom434" 148.485001 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo63 = MAXDELAY FROM TIMEGRP | SETUP       |   998.620ns|     1.380ns|       0|           0
   "TNM_Custom157" TO TIMEGRP         "TNM_ | HOLD        |     0.456ns|            |       0|           0
  Custom158" 1000 ns DATAPATHONLY           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo73 = MAXDELAY FROM TIMEGRP | SETUP       |   999.033ns|     0.967ns|       0|           0
   "TNM_Custom177" TO TIMEGRP         "TNM_ | HOLD        |     0.460ns|            |       0|           0
  Custom178" 1000 ns DATAPATHONLY           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo54 = MAXDELAY FROM TIMEGRP | SETUP       |   999.070ns|     0.930ns|       0|           0
   "TNM_Custom139" TO TIMEGRP         "TNM_ | HOLD        |     0.634ns|            |       0|           0
  Custom140" 1000 ns DATAPATHONLY           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_BusClkToRioClk40 = MAXDELAY FROM TIMEG | N/A         |         N/A|         N/A|     N/A|         N/A
  RP "RioClk40" THRU TIMEGRP         "NI148 |             |            |            |        |            
  3CoreFFs" TO TIMEGRP "BusClk" 10 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo112 = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_Custom255" TO TIMEGRP         "TNM |             |            |            |        |            
  _Custom256" 15.4984002 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 2                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo94 = MAXDELAY FROM TIMEGRP | N/A         |         N/A|         N/A|     N/A|         N/A
   "TNM_Custom219" TO TIMEGRP         "TNM_ |             |            |            |        |            
  Custom220" 15.4984002 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 2                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo130 = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_Custom291" TO TIMEGRP         "TNM |             |            |            |        |            
  _Custom292" 15.4984002 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 2                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo85 = MAXDELAY FROM TIMEGRP | N/A         |         N/A|         N/A|     N/A|         N/A
   "TNM_Custom201" TO TIMEGRP         "TNM_ |             |            |            |        |            
  Custom202" 15.4984002 ns DATAPATHONLY PRI |             |            |            |        |            
  ORITY 2                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo139 = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_Custom309" TO TIMEGRP         "TNM |             |            |            |        |            
  _Custom310" 15.4984002 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 2                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo208 = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_Custom447" TO TIMEGRP         "TNM |             |            |            |        |            
  _Custom448" 49.4950005 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 2                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo148 = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_Custom327" TO TIMEGRP         "TNM |             |            |            |        |            
  _Custom328" 15.4984002 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 2                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CustomFromTo175 = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_Custom381" TO TIMEGRP         "TNM |             |            |            |        |            
  _Custom382" 15.4984002 ns DATAPATHONLY PR |             |            |            |        |            
  IORITY 2                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_IoRxClock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_IoRxClock                   |      4.000ns|      3.000ns|      3.632ns|            0|            0|            0|         2599|
| TS_ClockGenXilinxV5x_RxDcm_RxH|      4.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| ighSpeedClkDcm                |             |             |             |             |             |             |             |
| TS_ClockGenXilinxV5x_RxDcm_RxL|      8.000ns|      7.263ns|          N/A|            0|            0|         2599|            0|
| owSpeedClkDcm                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 46 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 59 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  486 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 50
Number of info messages: 3

Writing design to file NuecesRTop.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml NuecesRTop.twx NuecesRTop.ncd -o NuecesRTop.twr NuecesRTop.pcf -ucf NuecesRTop.ucf
Loading device for application Rf_Device from file '5vlx50.nph' in environment
C:\NIFPGA\programs\Xilinx14_4\ISE\.
   "NuecesRTop" is an NCD, version 3.2, device xc5vlx50, package ff676, speed -1
WARNING:Timing:3223 - Timing constraint TS_BusClkToRioClk40 = MAXDELAY FROM
   TIMEGRP "RioClk40" THRU TIMEGRP        "NI1483CoreFFs" TO TIMEGRP "BusClk" 10
   ns; ignored during timing analysis.

Analysis completed Mon Oct 14 11:15:14 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Total time: 21 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully
INFO:TclTasksC:1850 - process run : Place & Route is done.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl
INFO:TclTasksC:1850 - process run : Generate Post-Place & Route Static Timing is
   done.

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -e 3 -s 1 -n 3 -fastpaths -xml NuecesRTop.twx NuecesRTop.ncd -o NuecesRTop.twr NuecesRTop.pcf -ucf NuecesRTop.ucf
Loading device for application Rf_Device from file '5vlx50.nph' in environment
C:\NIFPGA\programs\Xilinx14_4\ISE\.
   "NuecesRTop" is an NCD, version 3.2, device xc5vlx50, package ff676, speed -1
WARNING:Timing:3223 - Timing constraint TS_BusClkToRioClk40 = MAXDELAY FROM
   TIMEGRP "RioClk40" THRU TIMEGRP        "NI1483CoreFFs" TO TIMEGRP "BusClk" 10
   ns; ignored during timing analysis.

Analysis completed Mon Oct 14 11:15:40 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Total time: 20 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ADPRAM36K.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Acquisition_State_Machine_vi_colon_Clone0.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ArrayIndexNode_310.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/B0_Tap_8_dash_Bit_vi_colon_Clone7.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn0.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/BuiltinFIFOCoreFPGAwFIFOn1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchCommIfcArbiterBase.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentEnableChain.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentInputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentOutputStateHolder.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStateTransitionEnableChain.
   vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaComponentStreamStateEnableChain.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaInputFifoInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutput.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputController.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaOutputFifoInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSinkStreamStateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchDmaSourceStreamStateController.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchInterfaceDmaRegisters.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchIrqInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaInterface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchLvFpgaIrq.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchRegisterAccess.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ChinchSinkStream.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ClockGenXilinxV5.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Counter_vi_colon_Clone1.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Acquire_ctl_9RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Cancel_Acq_ctl_12RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Frames_To_Acq_ctl_10R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Ignore_DVAL_ctl_8RHFp
   gaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForAcq_Control_Initialize_ctl_7RHFpg
   aReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_DVAL_Active_High_ctl_2R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_FVAL_Active_High_ctl_0R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_LVAL_Active_High_ctl_1R
   HFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForCL_Config_Spare_Active_High_ctl_3
   RHFpgaReadPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForMiteIoLikePortOnResInterface.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForTopEnablesPortOnResTopEnablePassT
   hru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Byte_Mode_ctl_22RHFpgaReadPo
   rtOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Receive_ctl_21RHFpgaReadPort
   OnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Rx_Ready_ind_27RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Set_Baud_Rate_ctl_23RHFpgaRe
   adPortOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/CustomArbForUART_Transmit_ctl_20RHFpgaReadPor
   tOnResbushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopBoolFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopFallingEdge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DFlopSlvResetVal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM32Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DPRAM64Bits.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DiagramReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncAsyncInBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncBoolAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSL.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncSlAsyncIn.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSL.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/DoubleSyncWithResetValueSLV.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn0.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FPGAwFIFOn1.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FeedbackNonSctlCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FifoPtrClockCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FlexRIO_FIFO128Bit_DRAMTypeB_v110.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FloatingFeedbackGInit.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpDynamicShift.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpNormalize.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/FxpShiftCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeBaseResetCross.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/HandshakeSLV_Ack.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InStrmRAMArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Interface.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/InvisibleResholder.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/IoPort2LvFpga.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000000_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000001_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000013_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000015_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000017_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000001f_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000021_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000022_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000031_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000005e_CaseStructure_177.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000bf_CaseStructure_275.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000c9_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cb_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cd_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000cf_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000d3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000da_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e0_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e3_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e6_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000e8_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000ec_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_000000f2_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000127_TimedLoopDiagram.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000128_CaseStructure_336.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000129_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0002.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000012f_CaseStructureFrame_0003.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000131_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013a_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000013d_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000140_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000142_SequenceFrame.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0000.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000157_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000159_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_0000015b_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000172_WhileLoop.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructureFrame_0001.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000173_CaseStructure_374.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_00000174_CustomNode.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_FPGA_Image_Acquisition_FPGA.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_293.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_30.vhd"
   into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaAG_TimedLoopControllerContainer_375.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbDelayer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbPowerOf2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbRW.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaArbSerializeAccess.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBoolOpNot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltInFifoResetControl.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaBuiltinFifoCounter.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaCtrlIndRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDiRead.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaDoWrite.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoClearControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoCountControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPopBuffer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPortReset.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFifoPushPopControl.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaFlipFlopFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaHostAccessibleRegister.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderRead.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLocalResHolderWrite.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaLvJoinNumbers.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPipelinedOrGateTreeSlv.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaPulseSyncBaseWrapper.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegFrameworkShiftReg.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaRegisterCoreBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiFpgaSelect.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFixedToFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatAddCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixed.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFloatToFixedCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaClipContainer.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalInput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFpgaStockDigitalOutput.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpAdd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCoerce.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompare.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpCompareToZero.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpEnableHandlerSlv.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvFxpIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvIncrement.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFixedPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToFloatingPoint.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvToInteger.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Add.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Equal.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Greater.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32GreaterOrEqual.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32Less.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32LessOrEqual.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NiLvXipFloat32NotEqual.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesDramMain.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/NuecesRTop.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmDPRAM.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmFifoFlags.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/OutStrmOutputHandler.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PacketSink.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgADPRAM36KUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgByteArray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchCommunicationInterface.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgChinchConfig.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommIntConfiguration.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgCommunicationInterface.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDataPackingFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaFifos.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgDmaRegs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFloat.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFpgaDeviceSpecs.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgFxpArithmetic.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgGray.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgInStrmFifoUtil.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgIoPort2.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgLvFpgaConst.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaBoolOp.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaFifo.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaIrqRegisters.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiFpgaViControlRegister.vhd" into library
   work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiLvPrims.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgNiUtilities.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgOneHot.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgRegister.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgStreamStates.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PkgSwitchedChinch.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBase.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/PulseSyncBool.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ResetSync.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Rising_Edge_Detect_vi_colon_Clone2.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SafeBusCrossing.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/Serial_Interface_vi_colon_Clone6.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamDataReceiver.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SinkStreamTcrUpdateController.vhd" into
   library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/StrmArbiter.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrInd.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/SubVICtlOrIndOpt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TheWindow.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopController.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopCore.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimedLoopDomainCrosser.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TimeoutManager.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/TopEnablePassThru.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViControl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ViSignature.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNode.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/XDataNodeOut.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/bushold.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_idelay_ctrl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/ddr2_infrastructure.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_r_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_opt.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/resholder_w_scl.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/NIFPGA/jobs/rSegnwd_xnLvD18/whileloop.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Circular Reference:
   work:Architecture|NiFpgaPipelinedOrGateTreeSlv|rtl

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f NuecesRTop.ut NuecesRTop.ncd
INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/PushSynchNeeded.ToPushDblSync/DoubleSyncBasex/GLOBAL_LOGIC1>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/n_Interface/ChinchDmaFifosx/DmaBlk.DmaComponents[0].D
   maInput.ChinchDmaInputFifoInterfacex/ChinchDmaComponentEnableChainx/Input.Fif
   oClearController/PushSynchNeeded.FromPushDblSync/DoubleSyncBasex/GLOBAL_LOGIC
   1> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/Do
   ubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[1].DoubleSyncSLx/DoubleS
   yncBasex/GLOBAL_LOGIC1> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/n_CustomArbForTopEnablesPortOnResTopEnablePassThru/Do
   ubleSyncSLVFromRioClk40ToImageDataClock/EachLineInst[0].DoubleSyncSLx/DoubleS
   yncBasex/GLOBAL_LOGIC1> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/n_CustomArbForCL_Config_Line_Scan_ctl_4RHFpgaReadPort
   OnRes/DoubleSyncSLVFromImageDataClockToRioClk40/EachLineInst[0].DoubleSyncSLx
   /DoubleSyncBasex/GLOBAL_LOGIC1> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/aIReset> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/IClk> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/aIReset> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/IClk> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn1/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/aIReset> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/IClk> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncWrite
   Gray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[11].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[10].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[9].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[8].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[7].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[6].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[5].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[4].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[3].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[2].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[1].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <NuecesRTheWindow/theVI/FPGAwFIFOn0/GenCounter.FIFOCounter/GenDoubleSyncReadG
   ray/EachLineInst[0].DoubleSyncSLx/DoubleSyncBasex/GLOBAL_LOGIC1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[4].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[5].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[6].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[7].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[8].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[10].FirstISerdes_ML_IODEL
   AY>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[9].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[11].FirstISerdes_ML_IODEL
   AY>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[12].FirstISerdes_ML_IODEL
   AY>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[0].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[13].FirstISerdes_ML_IODEL
   AY>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[1].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[14].FirstISerdes_ML_IODEL
   AY>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[2].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[15].FirstISerdes_ML_IODEL
   AY>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[3].FirstISerdes_ML_IODELA
   Y>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.
WARNING:PhysDesignRules:1416 - Issue with pin connections and/or configuration
   on
   block:<IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[16].FirstISerdes_ML_IODEL
   AY>:<IODELAY_IODELAY>.  With IDELAY_TYPE programming FIXED or DEFAULT any
   active input pins INC RST CE and C are not used and will be ignored.

Process "Generate Programming File" completed successfully
INFO:TclTasksC:1850 - process run : Generate Programming File is done.
