// Seed: 1347238838
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    input id_3
);
  always @(1 or(1))
    if (1'd0) begin
      id_4 <= id_0;
    end else begin
      id_5 <= id_1;
      id_5 <= 1;
    end
  initial SystemTFIdentifier;
  logic id_6;
  logic id_7;
  assign id_7 = 1;
endmodule
