

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_height_bound_row'
================================================================
* Date:           Mon Oct  6 00:17:20 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.553 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_row  |       32|       32|         3|          2|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln16_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln16"   --->   Operation 9 'read' 'zext_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_52_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_52"   --->   Operation 10 'read' 'tmp_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln16_cast = zext i9 %zext_ln16_read"   --->   Operation 11 'zext' 'zext_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [stencil.c:16]   --->   Operation 20 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln16 = icmp_eq  i5 %k_1, i5 16" [stencil.c:16]   --->   Operation 21 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.09ns)   --->   "%add_ln16 = add i5 %k_1, i5 1" [stencil.c:16]   --->   Operation 23 'add' 'add_ln16' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.inc20.exitStub" [stencil.c:16]   --->   Operation 24 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i5 %k_1" [stencil.c:16]   --->   Operation 25 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "%add_ln17 = add i9 %zext_ln16_1, i9 %tmp_52_read" [stencil.c:17]   --->   Operation 26 'add' 'add_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %add_ln17" [stencil.c:17]   --->   Operation 27 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%orig_0_addr = getelementptr i64 %orig_0, i64 0, i64 %zext_ln17" [stencil.c:17]   --->   Operation 28 'getelementptr' 'orig_0_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:17]   --->   Operation 29 'load' 'orig_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln17" [stencil.c:17]   --->   Operation 30 'getelementptr' 'sol_0_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:17]   --->   Operation 31 'load' 'sol_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 16, i5 %k_1" [stencil.c:18]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.34ns)   --->   "%add_ln18 = add i10 %or_ln, i10 %zext_ln16_cast" [stencil.c:18]   --->   Operation 33 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln18, i32 9" [stencil.c:18]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i10 %add_ln18" [stencil.c:18]   --->   Operation 35 'sext' 'sext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i12 %sext_ln18" [stencil.c:18]   --->   Operation 36 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%orig_1_addr = getelementptr i64 %orig_1, i64 0, i64 %zext_ln18" [stencil.c:18]   --->   Operation 37 'getelementptr' 'orig_1_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:18]   --->   Operation 38 'load' 'orig_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln18" [stencil.c:18]   --->   Operation 39 'getelementptr' 'sol_1_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 40 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:18]   --->   Operation 41 'load' 'sol_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/1] (1.40ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18" [stencil.c:18]   --->   Operation 42 'icmp' 'addr_cmp' <Predicate = (!icmp_ln16)> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%store_ln18 = store i64 %zext_ln18, i64 %reuse_addr_reg" [stencil.c:18]   --->   Operation 43 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.84>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%store_ln16 = store i5 %add_ln16, i5 %k" [stencil.c:16]   --->   Operation 44 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.84>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.55>
ST_3 : Operation 45 [1/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:17]   --->   Operation 45 'load' 'orig_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i64 %orig_0_load" [stencil.c:17]   --->   Operation 46 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:17]   --->   Operation 47 'load' 'sol_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %sol_0_load, i32 %trunc_ln17, i32 0, i32 31" [stencil.c:17]   --->   Operation 48 'partset' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.26ns)   --->   "%store_ln17 = store i64 %tmp_s, i12 %sol_0_addr" [stencil.c:17]   --->   Operation 49 'store' 'store_ln17' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [stencil.c:18]   --->   Operation 50 'bitconcatenate' 'and_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:18]   --->   Operation 51 'load' 'orig_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%zext_ln18_1 = zext i6 %and_ln1" [stencil.c:18]   --->   Operation 52 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%lshr_ln18 = lshr i64 %orig_1_load, i64 %zext_ln18_1" [stencil.c:18]   --->   Operation 53 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%trunc_ln18 = trunc i64 %lshr_ln18" [stencil.c:18]   --->   Operation 54 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 55 'load' 'reuse_reg_load' <Predicate = (!icmp_ln16 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:18]   --->   Operation 56 'load' 'sol_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %sol_1_load" [stencil.c:18]   --->   Operation 57 'select' 'reuse_select' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i6 %and_ln1" [stencil.c:18]   --->   Operation 58 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%shl_ln18 = shl i64 4294967295, i64 %zext_ln18_2" [stencil.c:18]   --->   Operation 59 'shl' 'shl_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i64 %shl_ln18, i64 18446744073709551615" [stencil.c:18]   --->   Operation 60 'xor' 'xor_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln18 = and i64 %reuse_select, i64 %xor_ln18" [stencil.c:18]   --->   Operation 61 'and' 'and_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%zext_ln18_3 = zext i32 %trunc_ln18" [stencil.c:18]   --->   Operation 62 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%shl_ln18_1 = shl i64 %zext_ln18_3, i64 %zext_ln18_2" [stencil.c:18]   --->   Operation 63 'shl' 'shl_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18 = or i64 %and_ln18, i64 %shl_ln18_1" [stencil.c:18]   --->   Operation 64 'or' 'or_ln18' <Predicate = (!icmp_ln16)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:2]   --->   Operation 65 'specpipeline' 'specpipeline_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [stencil.c:11]   --->   Operation 66 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.26ns)   --->   "%store_ln18 = store i64 %or_ln18, i12 %sol_1_addr" [stencil.c:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 68 [1/1] (0.84ns)   --->   "%store_ln18 = store i64 %or_ln18, i64 %reuse_reg" [stencil.c:18]   --->   Operation 68 'store' 'store_ln18' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [stencil.c:16]   --->   Operation 69 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('k') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'k' [17]  (0.844 ns)

 <State 2>: 3.62ns
The critical path consists of the following:
	'load' operation ('k', stencil.c:16) on local variable 'k' [22]  (0 ns)
	'add' operation ('add_ln17', stencil.c:17) [31]  (1.35 ns)
	'getelementptr' operation ('orig_0_addr', stencil.c:17) [33]  (0 ns)
	'load' operation ('orig_0_load', stencil.c:17) on array 'orig_0' [34]  (2.27 ns)

 <State 3>: 6.55ns
The critical path consists of the following:
	'load' operation ('sol_1_load', stencil.c:18) on array 'sol_1' [54]  (2.27 ns)
	'select' operation ('reuse_select', stencil.c:18) [56]  (0 ns)
	'and' operation ('and_ln18', stencil.c:18) [60]  (1.93 ns)
	'or' operation ('or_ln18', stencil.c:18) [63]  (2.35 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'store' operation ('store_ln18', stencil.c:18) of variable 'or_ln18', stencil.c:18 on array 'sol_1' [64]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
