Analysis & Synthesis report for HVEM_PipelineCPU
Sun Nov 17 18:08:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Nov 17 18:08:32 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; HVEM_PipelineCPU                            ;
; Top-level Entity Name              ; Cpu                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F23C7      ;                    ;
; Top-level entity name                                            ; Cpu                ; HVEM_PipelineCPU   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 17 18:08:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Error (10500): VHDL syntax error at Cpu.vhd(15) near text "INOUT";  expecting an identifier ("inout" is a reserved keyword), or a string literal File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd Line: 15
Error (10500): VHDL syntax error at Cpu.vhd(75) near text "IN";  expecting an identifier ("in" is a reserved keyword), or a string literal File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd Line: 75
Error (10500): VHDL syntax error at Cpu.vhd(226) near text "INST_MEM";  expecting "begin", or a declaration statement File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd Line: 226
Error (10500): VHDL syntax error at Cpu.vhd(251) near text "FILE_REG";  expecting "begin", or a declaration statement File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd Line: 251
Error (10500): VHDL syntax error at Cpu.vhd(282) near text "SHIFT_LEFT";  expecting "begin", or a declaration statement File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd Line: 282
Error (10500): VHDL syntax error at Cpu.vhd(327) near text "PCSrc";  expecting "begin", or a declaration statement File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd Line: 327
Error (10500): VHDL syntax error at Cpu.vhd(357) near text "MUSC";  expecting "begin", or a declaration statement File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd Line: 357
Info (12021): Found 0 design units, including 0 entities, in source file src/cpu/cpu.vhd
Info (12021): Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_memwb.vhd
    Info (12022): Found design unit 1: Reg_Pipe_MEMWB-A File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd Line: 25
    Info (12023): Found entity 1: Reg_Pipe_MEMWB File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_ifid.vhd
    Info (12022): Found design unit 1: Reg_Pipe-REG_PIPE File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd Line: 19
    Info (12023): Found entity 1: Reg_Pipe_IFID File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_idex.vhd
    Info (12022): Found design unit 1: Reg_Pipe_IDEX-REG_PIPE File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd Line: 40
    Info (12023): Found entity 1: Reg_Pipe_IDEX File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_exmem.vhd
    Info (12022): Found design unit 1: Reg_Pipe_EXMEM-REG_PIPE File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd Line: 35
    Info (12023): Found entity 1: Reg_Pipe_EXMEM File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/registers/fileregister/fileregister.vhd
    Info (12022): Found design unit 1: FileRegister-REGS File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd Line: 19
    Info (12023): Found entity 1: FileRegister File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/memory/instruction/instructionmemory.vhd
    Info (12022): Found design unit 1: InstructionMemory-MEM File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd Line: 15
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/memory/data/datamemory.vhd
    Info (12022): Found design unit 1: DataMemory-MEM File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd Line: 18
    Info (12023): Found entity 1: DataMemory File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/logic/mux/generic3to1mux.vhd
    Info (12022): Found design unit 1: Generic3to1Mux-MUX File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD Line: 14
    Info (12023): Found entity 1: Generic3to1Mux File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/logic/mux/generic2to1mux.vhd
    Info (12022): Found design unit 1: Generic2to1Mux-MUX File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic2to1Mux.VHD Line: 15
    Info (12023): Found entity 1: Generic2to1Mux File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic2to1Mux.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/logic/extend/signextend.vhd
    Info (12022): Found design unit 1: SignExtend-SE File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd Line: 12
    Info (12023): Found entity 1: SignExtend File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/logic/alu/alu.vhd
    Info (12022): Found design unit 1: Alu-ALU File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd Line: 15
    Info (12023): Found entity 1: Alu File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft2_26to28.vhd
    Info (12022): Found design unit 1: ShiftLeft_26to28-SL File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd Line: 13
    Info (12023): Found entity 1: ShiftLeft2_26to28 File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft.vhd
    Info (12022): Found design unit 1: ShiftLeft-SL File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd Line: 13
    Info (12023): Found entity 1: ShiftLeft File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/control/pc/programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-PC File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd Line: 14
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/control/pc/pcincrement.vhd
    Info (12022): Found design unit 1: PCincrement-INC File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd Line: 12
    Info (12023): Found entity 1: PCincrement File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/components/control/controlunit/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-UC File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd Line: 21
    Info (12023): Found entity 1: ControlUnit File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd Line: 6
Error (10500): VHDL syntax error at AluControl.vhd(64) near text ";";  expecting "process" File: C:/Users/hiago/Desktop/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd Line: 64
Info (12021): Found 0 design units, including 0 entities, in source file src/components/control/alu/alucontrol.vhd
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning
    Error: Peak virtual memory: 4784 megabytes
    Error: Processing ended: Sun Nov 17 18:08:32 2019
    Error: Elapsed time: 00:00:25
    Error: Total CPU time (on all processors): 00:00:44


