<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='500' type='llvm::BitVector llvm::TargetRegisterInfo::getReservedRegs(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='490'>/// Returns a bitset indexed by physical register number indicating if a
  /// register is a special register that has particular uses and should be
  /// considered unavailable at all times, e.g. stack pointer, return address.
  /// A reserved register:
  /// - is not allocatable
  /// - is considered always live
  /// - is ignored by liveness tracking
  /// It is often necessary to reserve the super registers of a reserved
  /// register as well, to avoid them getting allocated indirectly. You may use
  /// markSuperRegs() and checkAllSuperRegsMarked() in this case.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='508' u='c' c='_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='563' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier26visitMachineFunctionBeforeEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='253' u='c' c='_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='304' c='_ZNK4llvm19AArch64RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='36' c='_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='204' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='189' c='_ZNK4llvm19ARMBaseRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp' l='55' c='_ZNK4llvm15AVRRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFRegisterInfo.cpp' l='37' c='_ZNK4llvm15BPFRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='222' u='c' c='_ZN4llvm18HexagonBlockRangesC1ERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1636' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='135' c='_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp' l='42' c='_ZNK4llvm17LanaiRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp' l='73' c='_ZNK4llvm18MSP430RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='150' c='_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.cpp' l='107' c='_ZNK4llvm17NVPTXRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='267' c='_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='76' c='_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='54' c='_ZNK4llvm17SparcRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='225' c='_ZNK4llvm19SystemZRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='45' c='_ZNK4llvm23WebAssemblyRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='515' c='_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp' l='229' c='_ZNK4llvm17XCoreRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/Assembler.cpp' l='172' u='c' c='_ZN4llvm8exegesis23getFunctionReservedRegsERKNS_13TargetMachineE'/>
<ovr f='llvm/llvm/unittests/CodeGen/MFCommon.inc' l='37' c='_ZNK12_GLOBAL__N_117BogusRegisterInfo15getReservedRegsERKN4llvm15MachineFunctionE'/>
