****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_be_top
Version: K-2015.12-SP3-2
Date   : Mon Mar 11 17:07:34 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U105/Q (AO22X1)                    0.060      0.152 &   39.837 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_14_/D (DFFX1)      0.060      0.003 &   39.840 r
  data arrival time                                                                          39.840

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX2_G1B5I1/ZN (INVX1)                                            0.062      0.096 &    2.663 r
  CTSINVX4_G1B4I3/ZN (INVX1)                                            0.095      0.055 &    2.717 f
  CTSINVX4_G1B3I5/ZN (INVX4)                                            0.117      0.043 &    2.761 r
  CTSINVX8_G1B2I5/ZN (INVX2)                                            0.070      0.051 &    2.811 f
  be_mmu/dcache/CTSINVX4_G1B1I13/ZN (INVX1)                             0.095      0.045 &    2.857 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_14_/CLK (DFFX1)    0.095     -0.008 &    2.849 r
  clock reconvergence pessimism                                                    0.011      2.860
  library setup time                                                              -0.056      2.804
  data required time                                                                          2.804
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.804
  data arrival time                                                                         -39.840
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -37.036


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/load_not_store_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                  Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                             0.000      0.000      0.000
  clock source latency                                                              0.000      0.000
  clk_i (in)                                                             0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                             0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                            0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                             0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                             0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                             0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                            0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)          0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)            0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                      0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                     0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                                0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                              0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                    0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                     0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                    0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                     0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)              0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)               0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U90/Q (AO22X1)                      0.056      0.151 &   39.837 r
  be_mmu/dcache/lce/lce_cce_req_inst/load_not_store_r_reg/D (DFFX1)      0.056      0.002 &   39.838 r
  data arrival time                                                                           39.838

  clock core_clk (rise edge)                                             0.000      2.500      2.500
  clock source latency                                                              0.000      2.500
  clk_i (in)                                                             0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                             0.165      0.067 &    2.567 f
  CTSINVX2_G1B5I1/ZN (INVX1)                                             0.062      0.096 &    2.663 r
  CTSINVX4_G1B4I3/ZN (INVX1)                                             0.095      0.055 &    2.717 f
  CTSINVX4_G1B3I5/ZN (INVX4)                                             0.117      0.043 &    2.761 r
  CTSINVX8_G1B2I5/ZN (INVX2)                                             0.070      0.051 &    2.811 f
  CTSINVX4_G1B1I10/ZN (INVX1)                                            0.102      0.049 &    2.860 r
  be_mmu/dcache/lce/lce_cce_req_inst/load_not_store_r_reg/CLK (DFFX1)    0.102     -0.004 &    2.856 r
  clock reconvergence pessimism                                                     0.011      2.867
  library setup time                                                               -0.055      2.812
  data required time                                                                           2.812
  -----------------------------------------------------------------------------------------------------
  data required time                                                                           2.812
  data arrival time                                                                          -39.838
  -----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -37.026


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_18_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U109/Q (AO22X1)                    0.055      0.150 &   39.836 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_18_/D (DFFX1)      0.055      0.001 &   39.837 r
  data arrival time                                                                          39.837

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX2_G1B5I1/ZN (INVX1)                                            0.062      0.096 &    2.663 r
  CTSINVX4_G1B4I3/ZN (INVX1)                                            0.095      0.055 &    2.717 f
  CTSINVX4_G1B3I5/ZN (INVX4)                                            0.117      0.043 &    2.761 r
  CTSINVX8_G1B2I5/ZN (INVX2)                                            0.070      0.051 &    2.811 f
  CTSINVX4_G1B1I10/ZN (INVX1)                                           0.102      0.049 &    2.860 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_18_/CLK (DFFX1)    0.102     -0.004 &    2.856 r
  clock reconvergence pessimism                                                    0.011      2.867
  library setup time                                                              -0.054      2.812
  data required time                                                                          2.812
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.812
  data arrival time                                                                         -39.837
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -37.025


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U104/Q (AO22X1)                    0.091      0.167 &   39.853 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_13_/D (DFFX1)      0.091      0.026 &   39.878 r
  data arrival time                                                                          39.878

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_13_/CLK (DFFX1)    0.169      0.007 &    2.925 r
  clock reconvergence pessimism                                                    0.075      3.000
  library setup time                                                              -0.060      2.940
  data required time                                                                          2.940
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.940
  data arrival time                                                                         -39.878
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.938


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U102/Q (AO22X1)                    0.103      0.157 &   39.842 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_11_/D (DFFX1)      0.103      0.034 &   39.876 r
  data arrival time                                                                          39.876

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_11_/CLK (DFFX1)    0.169      0.009 &    2.928 r
  clock reconvergence pessimism                                                    0.075      3.002
  library setup time                                                              -0.062      2.940
  data required time                                                                          2.940
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.940
  data arrival time                                                                         -39.876
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.935


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U94/Q (AO22X1)                    0.095      0.153 &   39.839 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_3_/D (DFFX1)      0.095      0.031 &   39.870 r
  data arrival time                                                                         39.870

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_3_/CLK (DFFX1)    0.169      0.009 &    2.928 r
  clock reconvergence pessimism                                                   0.075      3.002
  library setup time                                                             -0.060      2.942
  data required time                                                                         2.942
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.942
  data arrival time                                                                        -39.870
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.929


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U97/Q (AO22X1)                    0.083      0.166 &   39.851 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_6_/D (DFFX1)      0.083      0.011 &   39.862 r
  data arrival time                                                                         39.862

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_6_/CLK (DFFX1)    0.169      0.002 &    2.920 r
  clock reconvergence pessimism                                                   0.075      2.995
  library setup time                                                             -0.058      2.936
  data required time                                                                         2.936
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.936
  data arrival time                                                                        -39.862
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.926


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U99/Q (AO22X1)                    0.083      0.167 &   39.852 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_8_/D (DFFX1)      0.083      0.005 &   39.857 r
  data arrival time                                                                         39.857

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_8_/CLK (DFFX1)    0.169      0.002 &    2.921 r
  clock reconvergence pessimism                                                   0.075      2.995
  library setup time                                                             -0.058      2.937
  data required time                                                                         2.937
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.937
  data arrival time                                                                        -39.857
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.920


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U100/Q (AO22X1)                   0.086      0.163 &   39.849 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_9_/D (DFFX1)      0.086      0.012 &   39.860 r
  data arrival time                                                                         39.860

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_9_/CLK (DFFX1)    0.169      0.007 &    2.926 r
  clock reconvergence pessimism                                                   0.075      3.000
  library setup time                                                             -0.059      2.941
  data required time                                                                         2.941
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.941
  data arrival time                                                                        -39.860
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.919


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U98/Q (AO22X1)                    0.077      0.162 &   39.848 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_7_/D (DFFX1)      0.077      0.005 &   39.852 r
  data arrival time                                                                         39.852

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_7_/CLK (DFFX1)    0.169      0.002 &    2.920 r
  clock reconvergence pessimism                                                   0.075      2.995
  library setup time                                                             -0.057      2.937
  data required time                                                                         2.937
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.937
  data arrival time                                                                        -39.852
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.915


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U93/Q (AO22X1)                    0.057      0.148 &   39.834 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_2_/D (DFFX2)      0.057      0.004 &   39.838 r
  data arrival time                                                                         39.838

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_2_/CLK (DFFX2)    0.168      0.001 &    2.919 r
  clock reconvergence pessimism                                                   0.075      2.994
  library setup time                                                             -0.064      2.929
  data required time                                                                         2.929
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.929
  data arrival time                                                                        -39.838
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.909


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_10_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U101/Q (AO22X1)                    0.082      0.145 &   39.831 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_10_/D (DFFX1)      0.082      0.019 &   39.850 r
  data arrival time                                                                          39.850

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_10_/CLK (DFFX1)    0.169      0.010 &    2.928 r
  clock reconvergence pessimism                                                    0.075      3.002
  library setup time                                                              -0.058      2.944
  data required time                                                                          2.944
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.944
  data arrival time                                                                         -39.850
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.906


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U106/Q (AO22X1)                    0.082      0.144 &   39.829 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_15_/D (DFFX1)      0.082      0.015 &   39.845 r
  data arrival time                                                                          39.845

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_15_/CLK (DFFX1)    0.169      0.010 &    2.928 r
  clock reconvergence pessimism                                                    0.075      3.002
  library setup time                                                              -0.058      2.944
  data required time                                                                          2.944
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.944
  data arrival time                                                                         -39.845
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.901


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U107/Q (AO22X1)                    0.077      0.142 &   39.827 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_16_/D (DFFX2)      0.077      0.005 &   39.833 r
  data arrival time                                                                          39.833

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_16_/CLK (DFFX2)    0.169      0.009 &    2.928 r
  clock reconvergence pessimism                                                    0.075      3.002
  library setup time                                                              -0.069      2.933
  data required time                                                                          2.933
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.933
  data arrival time                                                                         -39.833
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.899


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U108/Q (AO22X1)                    0.076      0.141 &   39.826 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_17_/D (DFFX1)      0.076      0.015 &   39.841 r
  data arrival time                                                                          39.841

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_17_/CLK (DFFX1)    0.169      0.010 &    2.928 r
  clock reconvergence pessimism                                                    0.075      3.002
  library setup time                                                              -0.057      2.945
  data required time                                                                          2.945
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.945
  data arrival time                                                                         -39.841
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.896


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U96/Q (AO22X1)                    0.054      0.145 &   39.830 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_5_/D (DFFX1)      0.054      0.000 &   39.830 r
  data arrival time                                                                         39.830

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_5_/CLK (DFFX1)    0.168      0.001 &    2.919 r
  clock reconvergence pessimism                                                   0.075      2.994
  library setup time                                                             -0.052      2.941
  data required time                                                                         2.941
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.941
  data arrival time                                                                        -39.830
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.889


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I6/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U95/Q (AO22X1)                    0.065      0.154 &   39.840 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_4_/D (DFFX1)      0.065      0.009 &   39.849 r
  data arrival time                                                                         39.849

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I7/ZN (INVX2)                                           0.256      0.132 &    2.954 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_4_/CLK (DFFX1)    0.256      0.008 &    2.962 r
  clock reconvergence pessimism                                                   0.059      3.021
  library setup time                                                             -0.055      2.966
  data required time                                                                         2.966
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.966
  data arrival time                                                                        -39.849
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.883


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I6/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U91/Q (AO22X1)                    0.057      0.148 &   39.834 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_0_/D (DFFX1)      0.057      0.000 &   39.834 r
  data arrival time                                                                         39.834

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I7/ZN (INVX2)                                           0.256      0.132 &    2.954 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_0_/CLK (DFFX1)    0.256      0.008 &    2.961 r
  clock reconvergence pessimism                                                   0.059      3.021
  library setup time                                                             -0.053      2.968
  data required time                                                                         2.968
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.968
  data arrival time                                                                        -39.834
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.866


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I6/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                           0.000      0.000      0.000
  clock source latency                                                            0.000      0.000
  clk_i (in)                                                           0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                          0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)        0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)          0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                    0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                   0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                              0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                            0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                  0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                   0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                  0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                   0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)            0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)             0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U92/Q (AO22X1)                    0.053      0.145 &   39.830 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_1_/D (DFFX1)      0.053      0.000 &   39.830 r
  data arrival time                                                                         39.830

  clock core_clk (rise edge)                                           0.000      2.500      2.500
  clock source latency                                                            0.000      2.500
  clk_i (in)                                                           0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                           0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                          0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                           0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                           0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                           0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I7/ZN (INVX2)                                           0.256      0.132 &    2.954 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_1_/CLK (DFFX1)    0.256      0.008 &    2.961 r
  clock reconvergence pessimism                                                   0.059      3.021
  library setup time                                                             -0.052      2.969
  data required time                                                                         2.969
  ---------------------------------------------------------------------------------------------------
  data required time                                                                         2.969
  data arrival time                                                                        -39.830
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -36.861


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_19_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U110/Q (AO22X1)                    0.055      0.126 &   39.812 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_19_/D (DFFX1)      0.055      0.000 &   39.812 r
  data arrival time                                                                          39.812

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX8_G1B5I4/ZN (INVX32)                                           0.122      0.059 &    2.626 r
  CTSINVX4_G1B4I2/ZN (INVX4)                                            0.110      0.098 &    2.724 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                            0.089      0.063 &    2.787 r
  CTSINVX8_G1B2I8/ZN (INVX2)                                            0.156      0.105 &    2.892 f
  CTSINVX16_G1B1I18/ZN (INVX8)                                          0.161      0.091 &    2.983 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_19_/CLK (DFFX1)    0.161      0.013 &    2.996 r
  clock reconvergence pessimism                                                    0.011      3.007
  library setup time                                                              -0.053      2.954
  data required time                                                                          2.954
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.954
  data arrival time                                                                         -39.812
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.857


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U103/Q (AO22X1)                    0.055      0.126 &   39.812 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_12_/D (DFFX1)      0.055      0.000 &   39.812 r
  data arrival time                                                                          39.812

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX8_G1B5I4/ZN (INVX32)                                           0.122      0.059 &    2.626 r
  CTSINVX4_G1B4I2/ZN (INVX4)                                            0.110      0.098 &    2.724 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                            0.089      0.063 &    2.787 r
  CTSINVX8_G1B2I8/ZN (INVX2)                                            0.156      0.105 &    2.892 f
  CTSINVX16_G1B1I18/ZN (INVX8)                                          0.161      0.091 &    2.983 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_12_/CLK (DFFX1)    0.161      0.013 &    2.996 r
  clock reconvergence pessimism                                                    0.011      3.007
  library setup time                                                              -0.053      2.955
  data required time                                                                          2.955
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.955
  data arrival time                                                                         -39.812
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.857


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U111/Q (AO22X1)                    0.055      0.125 &   39.810 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_20_/D (DFFX1)      0.055      0.000 &   39.810 r
  data arrival time                                                                          39.810

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX8_G1B5I4/ZN (INVX32)                                           0.122      0.059 &    2.626 r
  CTSINVX4_G1B4I2/ZN (INVX4)                                            0.110      0.098 &    2.724 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                            0.089      0.063 &    2.787 r
  CTSINVX8_G1B2I8/ZN (INVX2)                                            0.156      0.105 &    2.892 f
  CTSINVX16_G1B1I18/ZN (INVX8)                                          0.161      0.091 &    2.983 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_20_/CLK (DFFX1)    0.161      0.013 &    2.995 r
  clock reconvergence pessimism                                                    0.011      3.007
  library setup time                                                              -0.053      2.954
  data required time                                                                          2.954
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.954
  data arrival time                                                                         -39.810
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.857


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_21_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B6I1/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                   0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                    0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                   0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U88/QN (NOR2X0)                    0.089      0.064 &   39.179 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place5/Z (NBUFFX2)             0.344      0.201 &   39.380 f
  be_mmu/dcache/lce/lce_cce_req_inst/icc_place6/ZN (INVX2)              0.429      0.305 &   39.685 r
  be_mmu/dcache/lce/lce_cce_req_inst/U112/Q (AO22X1)                    0.054      0.125 &   39.811 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_21_/D (DFFX1)      0.054      0.000 &   39.811 r
  data arrival time                                                                          39.811

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX8_G1B5I4/ZN (INVX32)                                           0.122      0.059 &    2.626 r
  CTSINVX4_G1B4I2/ZN (INVX4)                                            0.110      0.098 &    2.724 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                            0.089      0.063 &    2.787 r
  CTSINVX8_G1B2I8/ZN (INVX2)                                            0.156      0.105 &    2.892 f
  CTSINVX16_G1B1I18/ZN (INVX8)                                          0.161      0.091 &    2.983 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_21_/CLK (DFFX1)    0.161      0.013 &    2.996 r
  clock reconvergence pessimism                                                    0.011      3.007
  library setup time                                                              -0.052      2.955
  data required time                                                                          2.955
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.955
  data arrival time                                                                         -39.811
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.856


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_fifo/head_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                            Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock source latency                                                        0.000      0.000
  clk_i (in)                                                       0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)    0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)      0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)               0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                          0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                        0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/icc_clock37/QN (NAND3X0)                       0.101      0.066 &   38.982 r
  be_mmu/dcache/lce/icc_clock43/ZN (INVX2)                         0.072      0.052 &   39.034 f
  be_mmu/dcache/lce/lce_cmd_inst/U127/Q (AO22X1)                   0.048      0.080 &   39.114 f
  be_mmu/dcache/lce/lce_cmd_inst/U128/QN (NAND2X1)                 0.064      0.027 &   39.141 r
  be_mmu/dcache/lce/lce_cmd_inst/U132/Q (AO22X1)                   0.072      0.103 &   39.244 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock88/QN (NAND2X2)          0.100      0.046 &   39.291 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock89/ZN (INVX4)            0.048      0.028 &   39.318 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place242/QN (NAND2X4)         0.046      0.031 &   39.350 f
  be_mmu/dcache/lce/lce_cmd_fifo/U6/Q (XNOR2X2)                    0.048      0.109 &   39.459 f
  be_mmu/dcache/lce/lce_cmd_fifo/icc_clock5/QN (NOR2X4)            0.075      0.031 &   39.490 r
  be_mmu/dcache/lce/lce_cmd_fifo/head_r_reg/D (DFFX1)              0.075      0.009 &   39.499 r
  data arrival time                                                                     39.499

  clock core_clk (rise edge)                                       0.000      2.500      2.500
  clock source latency                                                        0.000      2.500
  clk_i (in)                                                       0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cmd_fifo/head_r_reg/CLK (DFFX1)            0.169      0.003 &    2.921 r
  clock reconvergence pessimism                                               0.075      2.995
  library setup time                                                         -0.057      2.938
  data required time                                                                     2.938
  -----------------------------------------------------------------------------------------------
  data required time                                                                     2.938
  data arrival time                                                                    -39.499
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -36.561


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_fifo/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                            Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock source latency                                                        0.000      0.000
  clk_i (in)                                                       0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)    0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)      0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)               0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                          0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                        0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/icc_clock37/QN (NAND3X0)                       0.101      0.066 &   38.982 r
  be_mmu/dcache/lce/icc_clock43/ZN (INVX2)                         0.072      0.052 &   39.034 f
  be_mmu/dcache/lce/lce_cmd_inst/U127/Q (AO22X1)                   0.048      0.080 &   39.114 f
  be_mmu/dcache/lce/lce_cmd_inst/U128/QN (NAND2X1)                 0.064      0.027 &   39.141 r
  be_mmu/dcache/lce/lce_cmd_inst/U132/Q (AO22X1)                   0.072      0.103 &   39.244 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock88/QN (NAND2X2)          0.100      0.046 &   39.291 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock89/ZN (INVX4)            0.048      0.028 &   39.318 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place242/QN (NAND2X4)         0.046      0.031 &   39.350 f
  be_mmu/dcache/lce/lce_cmd_fifo/U9/QN (NAND3X0)                   0.088      0.032 &   39.382 r
  be_mmu/dcache/lce/lce_cmd_fifo/U12/QN (NAND3X2)                  0.042      0.122 &   39.504 f
  be_mmu/dcache/lce/lce_cmd_fifo/empty_r_reg/D (DFFX1)             0.042      0.005 &   39.508 f
  data arrival time                                                                     39.508

  clock core_clk (rise edge)                                       0.000      2.500      2.500
  clock source latency                                                        0.000      2.500
  clk_i (in)                                                       0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cmd_fifo/empty_r_reg/CLK (DFFX1)           0.169      0.002 &    2.920 r
  clock reconvergence pessimism                                               0.075      2.995
  library setup time                                                         -0.013      2.982
  data required time                                                                     2.982
  -----------------------------------------------------------------------------------------------
  data required time                                                                     2.982
  data arrival time                                                                    -39.508
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -36.526


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_fifo/full_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                            Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock source latency                                                        0.000      0.000
  clk_i (in)                                                       0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)    0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)      0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)               0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                          0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                        0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/icc_clock37/QN (NAND3X0)                       0.101      0.066 &   38.982 r
  be_mmu/dcache/lce/icc_clock43/ZN (INVX2)                         0.072      0.052 &   39.034 f
  be_mmu/dcache/lce/lce_cmd_inst/U127/Q (AO22X1)                   0.048      0.080 &   39.114 f
  be_mmu/dcache/lce/lce_cmd_inst/U128/QN (NAND2X1)                 0.064      0.027 &   39.141 r
  be_mmu/dcache/lce/lce_cmd_inst/U132/Q (AO22X1)                   0.072      0.103 &   39.244 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock88/QN (NAND2X2)          0.100      0.046 &   39.291 f
  be_mmu/dcache/lce/lce_cmd_inst/icc_clock89/ZN (INVX4)            0.048      0.028 &   39.318 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place242/QN (NAND2X4)         0.046      0.031 &   39.350 f
  be_mmu/dcache/lce/lce_cmd_fifo/icc_clock4/Q (OR3X1)              0.050      0.075 &   39.425 f
  be_mmu/dcache/lce/lce_cmd_fifo/icc_clock3/ZN (INVX2)             0.041      0.026 &   39.451 r
  be_mmu/dcache/lce/lce_cmd_fifo/full_r_reg/D (DFFX1)              0.041      0.003 &   39.454 r
  data arrival time                                                                     39.454

  clock core_clk (rise edge)                                       0.000      2.500      2.500
  clock source latency                                                        0.000      2.500
  clk_i (in)                                                       0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cmd_fifo/full_r_reg/CLK (DFFX1)            0.169      0.002 &    2.920 r
  clock reconvergence pessimism                                               0.075      2.995
  library setup time                                                         -0.049      2.946
  data required time                                                                     2.946
  -----------------------------------------------------------------------------------------------
  data required time                                                                     2.946
  data arrival time                                                                    -39.454
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -36.508


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                            Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock source latency                                                        0.000      0.000
  clk_i (in)                                                       0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)    0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)      0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)               0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                          0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                        0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/icc_clock37/QN (NAND3X0)                       0.101      0.066 &   38.982 r
  be_mmu/dcache/lce/icc_clock43/ZN (INVX2)                         0.072      0.052 &   39.034 f
  be_mmu/dcache/lce/lce_cmd_inst/U112/ZN (INVX1)                   0.072      0.047 &   39.081 r
  be_mmu/dcache/lce/lce_cmd_inst/U113/Q (OR3X1)                    0.049      0.074 &   39.156 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place152/Q (AND3X1)           0.053      0.084 &   39.239 r
  be_mmu/dcache/lce/lce_cmd_inst/icc_place231/QN (NAND2X1)         0.047      0.026 &   39.265 f
  be_mmu/dcache/lce/lce_cmd_inst/U115/Q (OA21X1)                   0.045      0.069 &   39.334 f
  be_mmu/dcache/lce/lce_cmd_inst/U116/Q (OA21X1)                   0.051      0.081 &   39.415 f
  be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_0_/D (DFFX1)          0.051      0.005 &   39.420 f
  data arrival time                                                                     39.420

  clock core_clk (rise edge)                                       0.000      2.500      2.500
  clock source latency                                                        0.000      2.500
  clk_i (in)                                                       0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cmd_inst/state_r_reg_0_/CLK (DFFX1)        0.168      0.001 &    2.919 r
  clock reconvergence pessimism                                               0.075      2.993
  library setup time                                                         -0.016      2.978
  data required time                                                                     2.978
  -----------------------------------------------------------------------------------------------
  data required time                                                                     2.978
  data arrival time                                                                    -39.420
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -36.443


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cmd_inst/sync_ack_count_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                 Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                            0.000      0.000      0.000
  clock source latency                                                             0.000      0.000
  clk_i (in)                                                            0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)         0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)           0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                     0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                    0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                               0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                             0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/icc_clock37/QN (NAND3X0)                            0.101      0.066 &   38.982 r
  be_mmu/dcache/lce/icc_clock43/ZN (INVX2)                              0.072      0.052 &   39.034 f
  be_mmu/dcache/lce/lce_cmd_inst/U95/QN (NAND2X0)                       0.111      0.055 &   39.089 r
  be_mmu/dcache/lce/lce_cmd_inst/U96/Q (XOR2X1)                         0.045      0.102 &   39.192 f
  be_mmu/dcache/lce/lce_cmd_inst/U97/QN (NOR2X0)                        0.163      0.077 &   39.268 r
  be_mmu/dcache/lce/lce_cmd_inst/sync_ack_count_r_reg_0_/D (DFFX1)      0.163      0.038 &   39.307 r
  data arrival time                                                                          39.307

  clock core_clk (rise edge)                                            0.000      2.500      2.500
  clock source latency                                                             0.000      2.500
  clk_i (in)                                                            0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                            0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                           0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                            0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                            0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                            0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                           0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cmd_inst/sync_ack_count_r_reg_0_/CLK (DFFX1)    0.169      0.001 &    2.919 r
  clock reconvergence pessimism                                                    0.075      2.994
  library setup time                                                              -0.071      2.923
  data required time                                                                          2.923
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          2.923
  data arrival time                                                                         -39.307
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                          -36.384


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/tag_set_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                            Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock source latency                                                        0.000      0.000
  clk_i (in)                                                       0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)    0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)      0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)               0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                          0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                        0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)              0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)               0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)              0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U74/Q (AND2X1)                0.063      0.074 &   39.188 r
  be_mmu/dcache/lce/lce_cce_req_inst/U78/Q (AO22X1)                0.070      0.106 &   39.294 r
  be_mmu/dcache/lce/lce_cce_req_inst/tag_set_r_reg/D (DFFX1)       0.070      0.008 &   39.302 r
  data arrival time                                                                     39.302

  clock core_clk (rise edge)                                       0.000      2.500      2.500
  clock source latency                                                        0.000      2.500
  clk_i (in)                                                       0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                       0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                      0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                       0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                       0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                       0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                      0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/tag_set_r_reg/CLK (DFFX1)     0.169      0.002 &    2.920 r
  clock reconvergence pessimism                                               0.075      2.995
  library setup time                                                         -0.056      2.939
  data required time                                                                     2.939
  -----------------------------------------------------------------------------------------------
  data required time                                                                     2.939
  data arrival time                                                                    -39.302
  -----------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                     -36.364


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/cce_data_received_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B1I25/ZN
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                     Trans       Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.000      0.000      0.000
  clock source latency                                                                 0.000      0.000
  clk_i (in)                                                                0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                                0.198      0.078 &    0.078 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                               0.127      0.121 &    0.199 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                                0.089      0.062 &    0.261 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                                0.148      0.074 &    0.336 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                0.100      0.066 &    0.401 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                               0.189      0.112 &    0.513 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)             0.190      0.006 &    0.519 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)               0.101      0.227 &    0.747 r
  be_mmu/dcache/lce/lce_cce_req_inst/U27/ZN (INVX0)                         0.170      0.117 &    0.864 f
  be_mmu/dcache/lce/lce_cce_req_inst/U28/QN (NOR2X0)                        0.087      0.060 &    0.925 r
  icc_place33/Z (NBUFFX2)                                                   0.132      0.119 H    1.043 r
  be_mmu/dcache/lce/icc_place54/ZN (INVX16)                                 0.075     37.872 H   38.915 f
  be_mmu/dcache/lce/lce_cce_req_inst/U69/QN (NAND2X0)                       0.116      0.071 &   38.986 r
  be_mmu/dcache/lce/lce_cce_req_inst/U72/QN (NOR2X0)                        0.093      0.062 &   39.049 f
  be_mmu/dcache/lce/lce_cce_req_inst/U73/QN (NAND2X0)                       0.100      0.066 &   39.115 r
  be_mmu/dcache/lce/lce_cce_req_inst/U74/Q (AND2X1)                         0.063      0.074 &   39.188 r
  be_mmu/dcache/lce/lce_cce_req_inst/U77/Q (AO22X1)                         0.066      0.104 &   39.292 r
  be_mmu/dcache/lce/lce_cce_req_inst/cce_data_received_r_reg/D (DFFX1)      0.066      0.008 &   39.300 r
  data arrival time                                                                              39.300

  clock core_clk (rise edge)                                                0.000      2.500      2.500
  clock source latency                                                                 0.000      2.500
  clk_i (in)                                                                0.000      0.000 &    2.500 r
  CTSINVX8_G1B6I1/ZN (INVX8)                                                0.165      0.067 &    2.567 f
  CTSINVX4_G1B5I3/ZN (INVX16)                                               0.098      0.087 &    2.654 r
  CTSINVX4_G1B4I4/ZN (INVX4)                                                0.076      0.051 &    2.705 f
  CTSINVX8_G1B3I3/ZN (INVX4)                                                0.133      0.065 &    2.770 r
  CTSINVX8_G1B2I6/ZN (INVX8)                                                0.088      0.051 &    2.822 f
  CTSINVX8_G1B1I25/ZN (INVX4)                                               0.168      0.097 &    2.918 r
  be_mmu/dcache/lce/lce_cce_req_inst/cce_data_received_r_reg/CLK (DFFX1)    0.169      0.002 &    2.920 r
  clock reconvergence pessimism                                                        0.075      2.995
  library setup time                                                                  -0.055      2.940
  data required time                                                                              2.940
  --------------------------------------------------------------------------------------------------------
  data required time                                                                              2.940
  data arrival time                                                                             -39.300
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -36.360

Report timing status: Processing group core_clk (total endpoints 8448)...10% done.
Report timing status: Processing group core_clk (total endpoints 8448)...20% done.
Report timing status: Processing group core_clk (total endpoints 8448)...30% done.
Report timing status: Processing group core_clk (total endpoints 8448)...40% done.
Report timing status: Processing group core_clk (total endpoints 8448)...50% done.
Report timing status: Processing group core_clk (total endpoints 8448)...60% done.
Report timing status: Processing group core_clk (total endpoints 8448)...70% done.
Report timing status: Processing group core_clk (total endpoints 8448)...80% done.
Report timing status: Processing group core_clk (total endpoints 8448)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 8418 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
