
beacon_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e0c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e0  08009f20  08009f20  0000af20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a700  0800a700  0000c1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a700  0800a700  0000b700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a708  0800a708  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a708  0800a708  0000b708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a70c  0800a70c  0000b70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800a710  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009b0  200001e8  0800a8f8  0000c1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b98  0800a8f8  0000cb98  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b900  00000000  00000000  0000c211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003064  00000000  00000000  00017b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c00  00000000  00000000  0001ab78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008de  00000000  00000000  0001b778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b004  00000000  00000000  0001c056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015989  00000000  00000000  0003705a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008619e  00000000  00000000  0004c9e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2b81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004218  00000000  00000000  000d2bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000d6ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009f04 	.word	0x08009f04

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08009f04 	.word	0x08009f04

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	@ 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dea:	2afd      	cmp	r2, #253	@ 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	@ 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	@ 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	@ 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_fcmpun>:
 8001124:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001128:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800112c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001130:	d102      	bne.n	8001138 <__aeabi_fcmpun+0x14>
 8001132:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001136:	d108      	bne.n	800114a <__aeabi_fcmpun+0x26>
 8001138:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800113c:	d102      	bne.n	8001144 <__aeabi_fcmpun+0x20>
 800113e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001142:	d102      	bne.n	800114a <__aeabi_fcmpun+0x26>
 8001144:	f04f 0000 	mov.w	r0, #0
 8001148:	4770      	bx	lr
 800114a:	f04f 0001 	mov.w	r0, #1
 800114e:	4770      	bx	lr

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	2200      	movs	r2, #0
 8001154:	2300      	movs	r3, #0
 8001156:	4604      	mov	r4, r0
 8001158:	460d      	mov	r5, r1
 800115a:	f7ff fc39 	bl	80009d0 <__aeabi_dcmplt>
 800115e:	b928      	cbnz	r0, 800116c <__aeabi_d2lz+0x1c>
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001168:	f000 b80a 	b.w	8001180 <__aeabi_d2ulz>
 800116c:	4620      	mov	r0, r4
 800116e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001172:	f000 f805 	bl	8001180 <__aeabi_d2ulz>
 8001176:	4240      	negs	r0, r0
 8001178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117c:	bd38      	pop	{r3, r4, r5, pc}
 800117e:	bf00      	nop

08001180 <__aeabi_d2ulz>:
 8001180:	b5d0      	push	{r4, r6, r7, lr}
 8001182:	2200      	movs	r2, #0
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <__aeabi_d2ulz+0x34>)
 8001186:	4606      	mov	r6, r0
 8001188:	460f      	mov	r7, r1
 800118a:	f7ff f9af 	bl	80004ec <__aeabi_dmul>
 800118e:	f7ff fc85 	bl	8000a9c <__aeabi_d2uiz>
 8001192:	4604      	mov	r4, r0
 8001194:	f7ff f930 	bl	80003f8 <__aeabi_ui2d>
 8001198:	2200      	movs	r2, #0
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <__aeabi_d2ulz+0x38>)
 800119c:	f7ff f9a6 	bl	80004ec <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4630      	mov	r0, r6
 80011a6:	4639      	mov	r1, r7
 80011a8:	f7fe ffe8 	bl	800017c <__aeabi_dsub>
 80011ac:	f7ff fc76 	bl	8000a9c <__aeabi_d2uiz>
 80011b0:	4621      	mov	r1, r4
 80011b2:	bdd0      	pop	{r4, r6, r7, pc}
 80011b4:	3df00000 	.word	0x3df00000
 80011b8:	41f00000 	.word	0x41f00000

080011bc <apInit>:

void StopMode(void);


void apInit(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  cliOpen(_DEF_UART2, 57600);
 80011c0:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 80011c4:	2001      	movs	r0, #1
 80011c6:	f000 fdab 	bl	8001d20 <cliOpen>

  ledOn(0);
 80011ca:	2000      	movs	r0, #0
 80011cc:	f001 fc9e 	bl	8002b0c <ledOn>
  uartPrintf(_DEF_UART2, "Firmware Begin...\n");
 80011d0:	4902      	ldr	r1, [pc, #8]	@ (80011dc <apInit+0x20>)
 80011d2:	2001      	movs	r0, #1
 80011d4:	f001 fefc 	bl	8002fd0 <uartPrintf>
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	08009f20 	.word	0x08009f20

080011e0 <apMain>:

void apMain(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 80011e6:	f000 f87f 	bl	80012e8 <millis>
 80011ea:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if(millis() - pre_time >= 100)
 80011ec:	f000 f87c 	bl	80012e8 <millis>
 80011f0:	4602      	mov	r2, r0
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b63      	cmp	r3, #99	@ 0x63
 80011f8:	d9f8      	bls.n	80011ec <apMain+0xc>
    {
      pre_time = millis();
 80011fa:	f000 f875 	bl	80012e8 <millis>
 80011fe:	6078      	str	r0, [r7, #4]

      changeBeaconStarted(true);
 8001200:	2001      	movs	r0, #1
 8001202:	f000 fae9 	bl	80017d8 <changeBeaconStarted>

      handleBeaconStart();
 8001206:	f000 fabb 	bl	8001780 <handleBeaconStart>

      StopMode();
 800120a:	f000 f801 	bl	8001210 <StopMode>
    if(millis() - pre_time >= 100)
 800120e:	e7ed      	b.n	80011ec <apMain+0xc>

08001210 <StopMode>:
    //cliMain();
  }
}

void StopMode(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  ledOff(0);
 8001214:	2000      	movs	r0, #0
 8001216:	f001 fc99 	bl	8002b4c <ledOff>

  // SysTick .
  HAL_SuspendTick();
 800121a:	f002 f8f1 	bl	8003400 <HAL_SuspendTick>

  //   .
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFE);
 800121e:	2102      	movs	r1, #2
 8001220:	2001      	movs	r0, #1
 8001222:	f003 f83b 	bl	800429c <HAL_PWR_EnterSTOPMode>

  //    SysTick  .
  HAL_ResumeTick();
 8001226:	f002 f8f9 	bl	800341c <HAL_ResumeTick>
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <bspInit>:
#include "bsp.h"

void SystemClock_Config(void);

void bspInit(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
  HAL_Init();
 8001236:	f002 f85d 	bl	80032f4 <HAL_Init>
  SystemClock_Config();
 800123a:	f000 f85c 	bl	80012f6 <SystemClock_Config>

  __HAL_RCC_GPIOD_CLK_ENABLE();
 800123e:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <bspInit+0x60>)
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	4a13      	ldr	r2, [pc, #76]	@ (8001290 <bspInit+0x60>)
 8001244:	f043 0320 	orr.w	r3, r3, #32
 8001248:	6193      	str	r3, [r2, #24]
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <bspInit+0x60>)
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	f003 0320 	and.w	r3, r3, #32
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001256:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <bspInit+0x60>)
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	4a0d      	ldr	r2, [pc, #52]	@ (8001290 <bspInit+0x60>)
 800125c:	f043 0308 	orr.w	r3, r3, #8
 8001260:	6193      	str	r3, [r2, #24]
 8001262:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <bspInit+0x60>)
 8001264:	699b      	ldr	r3, [r3, #24]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800126e:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <bspInit+0x60>)
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	4a07      	ldr	r2, [pc, #28]	@ (8001290 <bspInit+0x60>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6193      	str	r3, [r2, #24]
 800127a:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <bspInit+0x60>)
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	607b      	str	r3, [r7, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40021000 	.word	0x40021000

08001294 <delay>:

void delay(uint32_t ms)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f002 f88b 	bl	80033b8 <HAL_Delay>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <us_delay>:

void us_delay(__IO uint32_t nCount)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b085      	sub	sp, #20
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
    if (nCount > 1) {
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d90a      	bls.n	80012ce <us_delay+0x24>
        uint32_t count = nCount * 8 - 6; //   
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	3b06      	subs	r3, #6
 80012be:	60fb      	str	r3, [r7, #12]
        while (count--); //    
 80012c0:	bf00      	nop
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	1e5a      	subs	r2, r3, #1
 80012c6:	60fa      	str	r2, [r7, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1fa      	bne.n	80012c2 <us_delay+0x18>
    } else {
        uint32_t count = 2; //    
        while (count--); //    
    }
}
 80012cc:	e007      	b.n	80012de <us_delay+0x34>
        uint32_t count = 2; //    
 80012ce:	2302      	movs	r3, #2
 80012d0:	60bb      	str	r3, [r7, #8]
        while (count--); //    
 80012d2:	bf00      	nop
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	1e5a      	subs	r2, r3, #1
 80012d8:	60ba      	str	r2, [r7, #8]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1fa      	bne.n	80012d4 <us_delay+0x2a>
}
 80012de:	bf00      	nop
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr

080012e8 <millis>:

uint32_t millis(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80012ec:	f002 f85a 	bl	80033a4 <HAL_GetTick>
 80012f0:	4603      	mov	r3, r0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b090      	sub	sp, #64	@ 0x40
 80012fa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012fc:	f107 0318 	add.w	r3, r7, #24
 8001300:	2228      	movs	r2, #40	@ 0x28
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f006 f8a9 	bl	800745c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001318:	2301      	movs	r3, #1
 800131a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800131c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001320:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001326:	2301      	movs	r3, #1
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800132a:	2302      	movs	r3, #2
 800132c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800132e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001332:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001334:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001338:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800133a:	f107 0318 	add.w	r3, r7, #24
 800133e:	4618      	mov	r0, r3
 8001340:	f002 ffde 	bl	8004300 <HAL_RCC_OscConfig>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <SystemClock_Config+0x58>
  {
    Error_Handler();
 800134a:	f000 f819 	bl	8001380 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800134e:	230f      	movs	r3, #15
 8001350:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001352:	2302      	movs	r3, #2
 8001354:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800135a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800135e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2102      	movs	r1, #2
 8001368:	4618      	mov	r0, r3
 800136a:	f003 fa4b 	bl	8004804 <HAL_RCC_ClockConfig>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001374:	f000 f804 	bl	8001380 <Error_Handler>
  }
}
 8001378:	bf00      	nop
 800137a:	3740      	adds	r7, #64	@ 0x40
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001384:	b672      	cpsid	i
}
 8001386:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001388:	bf00      	nop
 800138a:	e7fd      	b.n	8001388 <Error_Handler+0x8>

0800138c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <HAL_MspInit+0x6c>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	4a18      	ldr	r2, [pc, #96]	@ (80013f8 <HAL_MspInit+0x6c>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6193      	str	r3, [r2, #24]
 800139e:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <HAL_MspInit+0x6c>)
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013aa:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <HAL_MspInit+0x6c>)
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	4a12      	ldr	r2, [pc, #72]	@ (80013f8 <HAL_MspInit+0x6c>)
 80013b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b4:	61d3      	str	r3, [r2, #28]
 80013b6:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <HAL_MspInit+0x6c>)
 80013b8:	69db      	ldr	r3, [r3, #28]
 80013ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2100      	movs	r1, #0
 80013c6:	2005      	movs	r0, #5
 80013c8:	f002 f931 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80013cc:	2005      	movs	r0, #5
 80013ce:	f002 f94a 	bl	8003666 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013d2:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <HAL_MspInit+0x70>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <HAL_MspInit+0x70>)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40010000 	.word	0x40010000

08001400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <NMI_Handler+0x4>

08001408 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <HardFault_Handler+0x4>

08001410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <MemManage_Handler+0x4>

08001418 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <BusFault_Handler+0x4>

08001420 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <UsageFault_Handler+0x4>

08001428 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr

08001434 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001450:	f001 ff96 	bl	8003380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  //swtimerISR();
  /* USER CODE END SysTick_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}

08001458 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr

08001464 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001468:	2002      	movs	r0, #2
 800146a:	f002 feab 	bl	80041c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001478:	4802      	ldr	r0, [pc, #8]	@ (8001484 <DMA1_Channel5_IRQHandler+0x10>)
 800147a:	f002 fae7 	bl	8003a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200009c0 	.word	0x200009c0

08001488 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800148c:	4802      	ldr	r0, [pc, #8]	@ (8001498 <DMA1_Channel6_IRQHandler+0x10>)
 800148e:	f002 fadd 	bl	8003a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000a04 	.word	0x20000a04

0800149c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014a0:	4802      	ldr	r0, [pc, #8]	@ (80014ac <USART1_IRQHandler+0x10>)
 80014a2:	f003 fc67 	bl	8004d74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000930 	.word	0x20000930

080014b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014b4:	4802      	ldr	r0, [pc, #8]	@ (80014c0 <USART2_IRQHandler+0x10>)
 80014b6:	f003 fc5d 	bl	8004d74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000978 	.word	0x20000978

080014c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return 1;
 80014c8:	2301      	movs	r3, #1
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <_kill>:

int _kill(int pid, int sig)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014dc:	f006 f822 	bl	8007524 <__errno>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2216      	movs	r2, #22
 80014e4:	601a      	str	r2, [r3, #0]
  return -1;
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <_exit>:

void _exit (int status)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014fa:	f04f 31ff 	mov.w	r1, #4294967295
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff ffe7 	bl	80014d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <_exit+0x12>

08001508 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	e00a      	b.n	8001530 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800151a:	f3af 8000 	nop.w
 800151e:	4601      	mov	r1, r0
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	1c5a      	adds	r2, r3, #1
 8001524:	60ba      	str	r2, [r7, #8]
 8001526:	b2ca      	uxtb	r2, r1
 8001528:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3301      	adds	r3, #1
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	697a      	ldr	r2, [r7, #20]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	429a      	cmp	r2, r3
 8001536:	dbf0      	blt.n	800151a <_read+0x12>
  }

  return len;
 8001538:	687b      	ldr	r3, [r7, #4]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b086      	sub	sp, #24
 8001546:	af00      	add	r7, sp, #0
 8001548:	60f8      	str	r0, [r7, #12]
 800154a:	60b9      	str	r1, [r7, #8]
 800154c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	e009      	b.n	8001568 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	1c5a      	adds	r2, r3, #1
 8001558:	60ba      	str	r2, [r7, #8]
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	3301      	adds	r3, #1
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	697a      	ldr	r2, [r7, #20]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	429a      	cmp	r2, r3
 800156e:	dbf1      	blt.n	8001554 <_write+0x12>
  }
  return len;
 8001570:	687b      	ldr	r3, [r7, #4]
}
 8001572:	4618      	mov	r0, r3
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <_close>:

int _close(int file)
{
 800157a:	b480      	push	{r7}
 800157c:	b083      	sub	sp, #12
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001586:	4618      	mov	r0, r3
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015a0:	605a      	str	r2, [r3, #4]
  return 0;
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr

080015ae <_isatty>:

int _isatty(int file)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015b6:	2301      	movs	r3, #1
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b085      	sub	sp, #20
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	60f8      	str	r0, [r7, #12]
 80015ca:	60b9      	str	r1, [r7, #8]
 80015cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
	...

080015dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e4:	4a14      	ldr	r2, [pc, #80]	@ (8001638 <_sbrk+0x5c>)
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <_sbrk+0x60>)
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <_sbrk+0x64>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d102      	bne.n	80015fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f8:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <_sbrk+0x64>)
 80015fa:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <_sbrk+0x68>)
 80015fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015fe:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	429a      	cmp	r2, r3
 800160a:	d207      	bcs.n	800161c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800160c:	f005 ff8a 	bl	8007524 <__errno>
 8001610:	4603      	mov	r3, r0
 8001612:	220c      	movs	r2, #12
 8001614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
 800161a:	e009      	b.n	8001630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800161c:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001622:	4b07      	ldr	r3, [pc, #28]	@ (8001640 <_sbrk+0x64>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	4a05      	ldr	r2, [pc, #20]	@ (8001640 <_sbrk+0x64>)
 800162c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800162e:	68fb      	ldr	r3, [r7, #12]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20005000 	.word	0x20005000
 800163c:	00000400 	.word	0x00000400
 8001640:	20000204 	.word	0x20000204
 8001644:	20000b98 	.word	0x20000b98

08001648 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001654:	f7ff fff8 	bl	8001648 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001658:	480b      	ldr	r0, [pc, #44]	@ (8001688 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800165a:	490c      	ldr	r1, [pc, #48]	@ (800168c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800165c:	4a0c      	ldr	r2, [pc, #48]	@ (8001690 <LoopFillZerobss+0x16>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a09      	ldr	r2, [pc, #36]	@ (8001694 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001670:	4c09      	ldr	r4, [pc, #36]	@ (8001698 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167e:	f005 ff57 	bl	8007530 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001682:	f004 fa7d 	bl	8005b80 <main>
  bx lr
 8001686:	4770      	bx	lr
  ldr r0, =_sdata
 8001688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800168c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001690:	0800a710 	.word	0x0800a710
  ldr r2, =_sbss
 8001694:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001698:	20000b98 	.word	0x20000b98

0800169c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800169c:	e7fe      	b.n	800169c <ADC1_2_IRQHandler>

0800169e <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 800169e:	b480      	push	{r7}
 80016a0:	b087      	sub	sp, #28
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80016aa:	2301      	movs	r3, #1
 80016ac:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2200      	movs	r2, #0
 80016b8:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	60da      	str	r2, [r3, #12]

  return ret;
 80016c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	371c      	adds	r7, #28
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <qbufferAvailable>:

  return ret;
}

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b085      	sub	sp, #20
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  ret = (p_node->in - p_node->out) % p_node->len;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	6892      	ldr	r2, [r2, #8]
 80016e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80016ec:	fb01 f202 	mul.w	r2, r1, r2
 80016f0:	1a9b      	subs	r3, r3, r2
 80016f2:	60fb      	str	r3, [r7, #12]

  return ret;
 80016f4:	68fb      	ldr	r3, [r7, #12]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3714      	adds	r7, #20
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <beaconInit>:
 * @return     
 *         - true:  
 *         - false:  
 */
bool beaconInit()
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
  bool ret = true;  //   ,  (true)
 8001706:	2301      	movs	r3, #1
 8001708:	71fb      	strb	r3, [r7, #7]

  //      
  beacon_tbl.floor = 0;                 //  
 800170a:	4b1a      	ldr	r3, [pc, #104]	@ (8001774 <beaconInit+0x74>)
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]
  beacon_tbl.x = 0;                     // x  
 8001710:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <beaconInit+0x74>)
 8001712:	2200      	movs	r2, #0
 8001714:	705a      	strb	r2, [r3, #1]
  beacon_tbl.y = 0;                     // y  
 8001716:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <beaconInit+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	709a      	strb	r2, [r3, #2]
  beacon_tbl.z = 0;                     // z  
 800171c:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <beaconInit+0x74>)
 800171e:	2200      	movs	r2, #0
 8001720:	70da      	strb	r2, [r3, #3]

  beacon_tbl.beacon_en = true;
 8001722:	4b14      	ldr	r3, [pc, #80]	@ (8001774 <beaconInit+0x74>)
 8001724:	2201      	movs	r2, #1
 8001726:	711a      	strb	r2, [r3, #4]
  beacon_tbl.ch = _DEF_UART3;           //   
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <beaconInit+0x74>)
 800172a:	2202      	movs	r2, #2
 800172c:	731a      	strb	r2, [r3, #12]
  beacon_tbl.baud = 9600;               //   
 800172e:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <beaconInit+0x74>)
 8001730:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001734:	611a      	str	r2, [r3, #16]
  beacon_tbl.beacon_started = false;    //    
 8001736:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <beaconInit+0x74>)
 8001738:	2200      	movs	r2, #0
 800173a:	751a      	strb	r2, [r3, #20]
  beacon_tbl.ch_open = false;           //     
 800173c:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <beaconInit+0x74>)
 800173e:	2200      	movs	r2, #0
 8001740:	755a      	strb	r2, [r3, #21]
  beacon_tbl.beacon_id = 0;             //  ID 
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <beaconInit+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]

#ifdef _USE_HW_UART
  // UART       ch_open 
  beacon_tbl.ch_open = uartOpen(beacon_tbl.ch, beacon_tbl.baud);
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <beaconInit+0x74>)
 800174a:	7b1b      	ldrb	r3, [r3, #12]
 800174c:	4a09      	ldr	r2, [pc, #36]	@ (8001774 <beaconInit+0x74>)
 800174e:	6912      	ldr	r2, [r2, #16]
 8001750:	4611      	mov	r1, r2
 8001752:	4618      	mov	r0, r3
 8001754:	f001 faa0 	bl	8002c98 <uartOpen>
 8001758:	4603      	mov	r3, r0
 800175a:	461a      	mov	r2, r3
 800175c:	4b05      	ldr	r3, [pc, #20]	@ (8001774 <beaconInit+0x74>)
 800175e:	755a      	strb	r2, [r3, #21]
#endif

#ifdef _USE_HW_CLI
  // CLI   beacon  
  cliAdd("beacon", cliBeacon);
 8001760:	4905      	ldr	r1, [pc, #20]	@ (8001778 <beaconInit+0x78>)
 8001762:	4806      	ldr	r0, [pc, #24]	@ (800177c <beaconInit+0x7c>)
 8001764:	f000 fc1e 	bl	8001fa4 <cliAdd>
#endif

  return ret;  //    
 8001768:	79fb      	ldrb	r3, [r7, #7]
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000208 	.word	0x20000208
 8001778:	08001851 	.word	0x08001851
 800177c:	08009f34 	.word	0x08009f34

08001780 <handleBeaconStart>:
 *
 *   ,    UART  .
 *
 */
void handleBeaconStart(void)
{
 8001780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001782:	b085      	sub	sp, #20
 8001784:	af04      	add	r7, sp, #16
  IsBeaconEnable();
 8001786:	f000 f849 	bl	800181c <IsBeaconEnable>

  if(beacon_tbl.beacon_started)  //   
 800178a:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <handleBeaconStart+0x50>)
 800178c:	7d1b      	ldrb	r3, [r3, #20]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d019      	beq.n	80017c6 <handleBeaconStart+0x46>
  {
    // UART    .
    uartPrintf(beacon_tbl.ch, "%d %d %d %d %d %d\n",
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <handleBeaconStart+0x50>)
 8001794:	7b18      	ldrb	r0, [r3, #12]
               beacon_tbl.beacon_en,
 8001796:	4b0e      	ldr	r3, [pc, #56]	@ (80017d0 <handleBeaconStart+0x50>)
 8001798:	791b      	ldrb	r3, [r3, #4]
    uartPrintf(beacon_tbl.ch, "%d %d %d %d %d %d\n",
 800179a:	461e      	mov	r6, r3
 800179c:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <handleBeaconStart+0x50>)
 800179e:	689b      	ldr	r3, [r3, #8]
               beacon_tbl.beacon_id,
               beacon_tbl.floor,
 80017a0:	4a0b      	ldr	r2, [pc, #44]	@ (80017d0 <handleBeaconStart+0x50>)
 80017a2:	7812      	ldrb	r2, [r2, #0]
    uartPrintf(beacon_tbl.ch, "%d %d %d %d %d %d\n",
 80017a4:	4611      	mov	r1, r2
               beacon_tbl.x,
 80017a6:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <handleBeaconStart+0x50>)
 80017a8:	7852      	ldrb	r2, [r2, #1]
    uartPrintf(beacon_tbl.ch, "%d %d %d %d %d %d\n",
 80017aa:	4614      	mov	r4, r2
               beacon_tbl.y,
 80017ac:	4a08      	ldr	r2, [pc, #32]	@ (80017d0 <handleBeaconStart+0x50>)
 80017ae:	7892      	ldrb	r2, [r2, #2]
    uartPrintf(beacon_tbl.ch, "%d %d %d %d %d %d\n",
 80017b0:	4615      	mov	r5, r2
               beacon_tbl.z
 80017b2:	4a07      	ldr	r2, [pc, #28]	@ (80017d0 <handleBeaconStart+0x50>)
 80017b4:	78d2      	ldrb	r2, [r2, #3]
    uartPrintf(beacon_tbl.ch, "%d %d %d %d %d %d\n",
 80017b6:	9203      	str	r2, [sp, #12]
 80017b8:	9502      	str	r5, [sp, #8]
 80017ba:	9401      	str	r4, [sp, #4]
 80017bc:	9100      	str	r1, [sp, #0]
 80017be:	4632      	mov	r2, r6
 80017c0:	4904      	ldr	r1, [pc, #16]	@ (80017d4 <handleBeaconStart+0x54>)
 80017c2:	f001 fc05 	bl	8002fd0 <uartPrintf>
               );
  }
}
 80017c6:	bf00      	nop
 80017c8:	3704      	adds	r7, #4
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000208 	.word	0x20000208
 80017d4:	08009f3c 	.word	0x08009f3c

080017d8 <changeBeaconStarted>:
 * @param value      
 *              - true: 
 *              - false: 
 */
void changeBeaconStarted(bool value)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	71fb      	strb	r3, [r7, #7]
  if(value == true)
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <changeBeaconStarted+0x18>
    beacon_tbl.beacon_started = true;   //   true    
 80017e8:	4b05      	ldr	r3, [pc, #20]	@ (8001800 <changeBeaconStarted+0x28>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	751a      	strb	r2, [r3, #20]
  else
    beacon_tbl.beacon_started = false;  //     
}
 80017ee:	e002      	b.n	80017f6 <changeBeaconStarted+0x1e>
    beacon_tbl.beacon_started = false;  //     
 80017f0:	4b03      	ldr	r3, [pc, #12]	@ (8001800 <changeBeaconStarted+0x28>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	751a      	strb	r2, [r3, #20]
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr
 8001800:	20000208 	.word	0x20000208

08001804 <getTempAndHumid>:

static void getTempAndHumid(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  DHT22_GetTemp_Humidity(&data_tbl.temp, &data_tbl.humid);
 8001808:	4902      	ldr	r1, [pc, #8]	@ (8001814 <getTempAndHumid+0x10>)
 800180a:	4803      	ldr	r0, [pc, #12]	@ (8001818 <getTempAndHumid+0x14>)
 800180c:	f000 fe2c 	bl	8002468 <DHT22_GetTemp_Humidity>
}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000224 	.word	0x20000224
 8001818:	20000220 	.word	0x20000220

0800181c <IsBeaconEnable>:

/*
 *    .
 */
void IsBeaconEnable(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  getTempAndHumid(); //    .
 8001820:	f7ff fff0 	bl	8001804 <getTempAndHumid>

  //  50  .
  if(data_tbl.temp >= 50.0)
 8001824:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <IsBeaconEnable+0x28>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4907      	ldr	r1, [pc, #28]	@ (8001848 <IsBeaconEnable+0x2c>)
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fc66 	bl	80010fc <__aeabi_fcmpge>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d100      	bne.n	8001838 <IsBeaconEnable+0x1c>
  {
    beacon_tbl.beacon_en = false; //  .
  }
}
 8001836:	e002      	b.n	800183e <IsBeaconEnable+0x22>
    beacon_tbl.beacon_en = false; //  .
 8001838:	4b04      	ldr	r3, [pc, #16]	@ (800184c <IsBeaconEnable+0x30>)
 800183a:	2200      	movs	r2, #0
 800183c:	711a      	strb	r2, [r3, #4]
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000220 	.word	0x20000220
 8001848:	42480000 	.word	0x42480000
 800184c:	20000208 	.word	0x20000208

08001850 <cliBeacon>:
 * @brief CLI    
 *
 * @param args CLI    
 */
void cliBeacon(cli_args_t *args)
{
 8001850:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001854:	b095      	sub	sp, #84	@ 0x54
 8001856:	af08      	add	r7, sp, #32
 8001858:	60f8      	str	r0, [r7, #12]
  bool ret = false;  //    ,   
 800185a:	2300      	movs	r3, #0
 800185c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  // "info"      
  if(args->argc == 1 && args->isStr(0, "info") == true)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	881b      	ldrh	r3, [r3, #0]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d14c      	bne.n	8001902 <cliBeacon+0xb2>
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	4966      	ldr	r1, [pc, #408]	@ (8001a08 <cliBeacon+0x1b8>)
 800186e:	2000      	movs	r0, #0
 8001870:	4798      	blx	r3
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d044      	beq.n	8001902 <cliBeacon+0xb2>
  {
    bool beacon_en = beacon_tbl.beacon_en;  //  Enable 
 8001878:	4b64      	ldr	r3, [pc, #400]	@ (8001a0c <cliBeacon+0x1bc>)
 800187a:	791b      	ldrb	r3, [r3, #4]
 800187c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint32_t beacon_id = beacon_tbl.beacon_id;  //  ID 
 8001880:	4b62      	ldr	r3, [pc, #392]	@ (8001a0c <cliBeacon+0x1bc>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t beacon_floor = beacon_tbl.floor;    //   
 8001886:	4b61      	ldr	r3, [pc, #388]	@ (8001a0c <cliBeacon+0x1bc>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t beacon_x = beacon_tbl.x;            //  x  
 800188e:	4b5f      	ldr	r3, [pc, #380]	@ (8001a0c <cliBeacon+0x1bc>)
 8001890:	785b      	ldrb	r3, [r3, #1]
 8001892:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t beacon_y = beacon_tbl.y;            //  y  
 8001896:	4b5d      	ldr	r3, [pc, #372]	@ (8001a0c <cliBeacon+0x1bc>)
 8001898:	789b      	ldrb	r3, [r3, #2]
 800189a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t beacon_z = beacon_tbl.z;            //  z  
 800189e:	4b5b      	ldr	r3, [pc, #364]	@ (8001a0c <cliBeacon+0x1bc>)
 80018a0:	78db      	ldrb	r3, [r3, #3]
 80018a2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    float temp = data_tbl.temp;
 80018a6:	4b5a      	ldr	r3, [pc, #360]	@ (8001a10 <cliBeacon+0x1c0>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	623b      	str	r3, [r7, #32]
    float humid = data_tbl.humid;
 80018ac:	4b58      	ldr	r3, [pc, #352]	@ (8001a10 <cliBeacon+0x1c0>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	61fb      	str	r3, [r7, #28]

    //   
    cliPrintf("En: %d, ID: %d, Floor: %d, [x, y, z]: [%d, %d, %d], Temp: %.2f, Humid: %.2f\n",
 80018b2:	f897 802e 	ldrb.w	r8, [r7, #46]	@ 0x2e
 80018b6:	f897 9027 	ldrb.w	r9, [r7, #39]	@ 0x27
 80018ba:	f897 6026 	ldrb.w	r6, [r7, #38]	@ 0x26
 80018be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	6a38      	ldr	r0, [r7, #32]
 80018cc:	f7fe fdb6 	bl	800043c <__aeabi_f2d>
 80018d0:	4604      	mov	r4, r0
 80018d2:	460d      	mov	r5, r1
 80018d4:	69f8      	ldr	r0, [r7, #28]
 80018d6:	f7fe fdb1 	bl	800043c <__aeabi_f2d>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80018e2:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	9202      	str	r2, [sp, #8]
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	9600      	str	r6, [sp, #0]
 80018f0:	464b      	mov	r3, r9
 80018f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018f4:	4641      	mov	r1, r8
 80018f6:	4847      	ldr	r0, [pc, #284]	@ (8001a14 <cliBeacon+0x1c4>)
 80018f8:	f000 fa4a 	bl	8001d90 <cliPrintf>
              beacon_z,
              temp,
              humid
              );

    ret = true;  //  
 80018fc:	2301      	movs	r3, #1
 80018fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  // "start"     
  if(args->argc == 1 && args->isStr(0, "start") == true)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d118      	bne.n	800193c <cliBeacon+0xec>
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	4942      	ldr	r1, [pc, #264]	@ (8001a18 <cliBeacon+0x1c8>)
 8001910:	2000      	movs	r0, #0
 8001912:	4798      	blx	r3
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d010      	beq.n	800193c <cliBeacon+0xec>
  {
    if(beacon_tbl.ch_open == true)  //     
 800191a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a0c <cliBeacon+0x1bc>)
 800191c:	7d5b      	ldrb	r3, [r3, #21]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <cliBeacon+0xe0>
    {
      cliPrintf("Open Success\n");  //      
 8001922:	483e      	ldr	r0, [pc, #248]	@ (8001a1c <cliBeacon+0x1cc>)
 8001924:	f000 fa34 	bl	8001d90 <cliPrintf>

      changeBeaconStarted(true);    //    
 8001928:	2001      	movs	r0, #1
 800192a:	f7ff ff55 	bl	80017d8 <changeBeaconStarted>
 800192e:	e002      	b.n	8001936 <cliBeacon+0xe6>
    }
    else
    {
      cliPrintf("Open Fail\n");     //      
 8001930:	483b      	ldr	r0, [pc, #236]	@ (8001a20 <cliBeacon+0x1d0>)
 8001932:	f000 fa2d 	bl	8001d90 <cliPrintf>
    }

    ret = true;  //  
 8001936:	2301      	movs	r3, #1
 8001938:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  // "end"     
  if(args->argc == 1 && args->isStr(0, "end") == true)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	881b      	ldrh	r3, [r3, #0]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d10d      	bne.n	8001960 <cliBeacon+0x110>
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	4936      	ldr	r1, [pc, #216]	@ (8001a24 <cliBeacon+0x1d4>)
 800194a:	2000      	movs	r0, #0
 800194c:	4798      	blx	r3
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <cliBeacon+0x110>
  {
    changeBeaconStarted(false);  //    
 8001954:	2000      	movs	r0, #0
 8001956:	f7ff ff3f 	bl	80017d8 <changeBeaconStarted>

    ret = true;  //  
 800195a:	2301      	movs	r3, #1
 800195c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  // "set"     ID,    
  if(args->argc == 6 && args->isStr(0, "set") == true)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	2b06      	cmp	r3, #6
 8001966:	d137      	bne.n	80019d8 <cliBeacon+0x188>
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	695b      	ldr	r3, [r3, #20]
 800196c:	492e      	ldr	r1, [pc, #184]	@ (8001a28 <cliBeacon+0x1d8>)
 800196e:	2000      	movs	r0, #0
 8001970:	4798      	blx	r3
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d02f      	beq.n	80019d8 <cliBeacon+0x188>
  {
    uint32_t beacon_id = (uint32_t)args->getData(1);  //    ID 
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	2001      	movs	r0, #1
 800197e:	4798      	blx	r3
 8001980:	4603      	mov	r3, r0
 8001982:	61bb      	str	r3, [r7, #24]
    uint8_t beacon_floor = (uint8_t)args->getData(2); //     
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	2002      	movs	r0, #2
 800198a:	4798      	blx	r3
 800198c:	4603      	mov	r3, r0
 800198e:	75fb      	strb	r3, [r7, #23]
    uint8_t beacon_x = (uint8_t)args->getData(3);     //    x  
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	2003      	movs	r0, #3
 8001996:	4798      	blx	r3
 8001998:	4603      	mov	r3, r0
 800199a:	75bb      	strb	r3, [r7, #22]
    uint8_t beacon_y = (uint8_t)args->getData(4);     //    y  
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2004      	movs	r0, #4
 80019a2:	4798      	blx	r3
 80019a4:	4603      	mov	r3, r0
 80019a6:	757b      	strb	r3, [r7, #21]
    uint8_t beacon_z = (uint8_t)args->getData(5);     //    z  
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	2005      	movs	r0, #5
 80019ae:	4798      	blx	r3
 80019b0:	4603      	mov	r3, r0
 80019b2:	753b      	strb	r3, [r7, #20]

    //  ID,    
    beacon_tbl.beacon_id = beacon_id;
 80019b4:	4a15      	ldr	r2, [pc, #84]	@ (8001a0c <cliBeacon+0x1bc>)
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	6093      	str	r3, [r2, #8]
    beacon_tbl.floor = beacon_floor;
 80019ba:	4a14      	ldr	r2, [pc, #80]	@ (8001a0c <cliBeacon+0x1bc>)
 80019bc:	7dfb      	ldrb	r3, [r7, #23]
 80019be:	7013      	strb	r3, [r2, #0]
    beacon_tbl.x = beacon_x;
 80019c0:	4a12      	ldr	r2, [pc, #72]	@ (8001a0c <cliBeacon+0x1bc>)
 80019c2:	7dbb      	ldrb	r3, [r7, #22]
 80019c4:	7053      	strb	r3, [r2, #1]
    beacon_tbl.y = beacon_y;
 80019c6:	4a11      	ldr	r2, [pc, #68]	@ (8001a0c <cliBeacon+0x1bc>)
 80019c8:	7d7b      	ldrb	r3, [r7, #21]
 80019ca:	7093      	strb	r3, [r2, #2]
    beacon_tbl.z = beacon_z;
 80019cc:	4a0f      	ldr	r2, [pc, #60]	@ (8001a0c <cliBeacon+0x1bc>)
 80019ce:	7d3b      	ldrb	r3, [r7, #20]
 80019d0:	70d3      	strb	r3, [r2, #3]

    ret = true;  //  
 80019d2:	2301      	movs	r3, #1
 80019d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  //       
  if(ret != true)
 80019d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019dc:	f083 0301 	eor.w	r3, r3, #1
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00b      	beq.n	80019fe <cliBeacon+0x1ae>
  {
    cliPrintf("beacon info\n");             //     
 80019e6:	4811      	ldr	r0, [pc, #68]	@ (8001a2c <cliBeacon+0x1dc>)
 80019e8:	f000 f9d2 	bl	8001d90 <cliPrintf>
    cliPrintf("beacon set id, floor, x, y, z\n");  //    
 80019ec:	4810      	ldr	r0, [pc, #64]	@ (8001a30 <cliBeacon+0x1e0>)
 80019ee:	f000 f9cf 	bl	8001d90 <cliPrintf>
    cliPrintf("beacon start\n");            //    
 80019f2:	4810      	ldr	r0, [pc, #64]	@ (8001a34 <cliBeacon+0x1e4>)
 80019f4:	f000 f9cc 	bl	8001d90 <cliPrintf>
    cliPrintf("beacon end\n");              //    
 80019f8:	480f      	ldr	r0, [pc, #60]	@ (8001a38 <cliBeacon+0x1e8>)
 80019fa:	f000 f9c9 	bl	8001d90 <cliPrintf>
  }
}
 80019fe:	bf00      	nop
 8001a00:	3734      	adds	r7, #52	@ 0x34
 8001a02:	46bd      	mov	sp, r7
 8001a04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a08:	08009f50 	.word	0x08009f50
 8001a0c:	20000208 	.word	0x20000208
 8001a10:	20000220 	.word	0x20000220
 8001a14:	08009f58 	.word	0x08009f58
 8001a18:	08009fa8 	.word	0x08009fa8
 8001a1c:	08009fb0 	.word	0x08009fb0
 8001a20:	08009fc0 	.word	0x08009fc0
 8001a24:	08009fcc 	.word	0x08009fcc
 8001a28:	08009fd0 	.word	0x08009fd0
 8001a2c:	08009fd4 	.word	0x08009fd4
 8001a30:	08009fe4 	.word	0x08009fe4
 8001a34:	0800a004 	.word	0x0800a004
 8001a38:	0800a014 	.word	0x0800a014

08001a3c <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
  bool ret = true;
 8001a42:	2301      	movs	r3, #1
 8001a44:	76fb      	strb	r3, [r7, #27]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a46:	f107 0308 	add.w	r3, r7, #8
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a54:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac8 <buttonInit+0x8c>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac8 <buttonInit+0x8c>)
 8001a5a:	f043 0304 	orr.w	r3, r3, #4
 8001a5e:	6193      	str	r3, [r2, #24]
 8001a60:	4b19      	ldr	r3, [pc, #100]	@ (8001ac8 <buttonInit+0x8c>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	607b      	str	r3, [r7, #4]
 8001a6a:	687b      	ldr	r3, [r7, #4]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a70:	2301      	movs	r3, #1
 8001a72:	613b      	str	r3, [r7, #16]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]
 8001a78:	e01a      	b.n	8001ab0 <buttonInit+0x74>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8001a7a:	4914      	ldr	r1, [pc, #80]	@ (8001acc <buttonInit+0x90>)
 8001a7c:	69fa      	ldr	r2, [r7, #28]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	440b      	add	r3, r1
 8001a88:	3304      	adds	r3, #4
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 8001a8e:	490f      	ldr	r1, [pc, #60]	@ (8001acc <buttonInit+0x90>)
 8001a90:	69fa      	ldr	r2, [r7, #28]
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f107 0208 	add.w	r2, r7, #8
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f002 f905 	bl	8003cb4 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3301      	adds	r3, #1
 8001aae:	61fb      	str	r3, [r7, #28]
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	dde1      	ble.n	8001a7a <buttonInit+0x3e>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 8001ab6:	4906      	ldr	r1, [pc, #24]	@ (8001ad0 <buttonInit+0x94>)
 8001ab8:	4806      	ldr	r0, [pc, #24]	@ (8001ad4 <buttonInit+0x98>)
 8001aba:	f000 fa73 	bl	8001fa4 <cliAdd>
#endif

  return ret;
 8001abe:	7efb      	ldrb	r3, [r7, #27]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3720      	adds	r7, #32
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	20000004 	.word	0x20000004
 8001ad0:	08001bc9 	.word	0x08001bc9
 8001ad4:	0800a020 	.word	0x0800a020

08001ad8 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	73fb      	strb	r3, [r7, #15]

  if (ch >= BUTTON_MAX_CH)
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <buttonGetPressed+0x18>
  {
    return false;
 8001aec:	2300      	movs	r3, #0
 8001aee:	e024      	b.n	8001b3a <buttonGetPressed+0x62>
  }

  if (HAL_GPIO_ReadPin(button_tbl[ch].port, button_tbl[ch].pin) == button_tbl[ch].on_state)
 8001af0:	79fa      	ldrb	r2, [r7, #7]
 8001af2:	4914      	ldr	r1, [pc, #80]	@ (8001b44 <buttonGetPressed+0x6c>)
 8001af4:	4613      	mov	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4413      	add	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	440b      	add	r3, r1
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	79fa      	ldrb	r2, [r7, #7]
 8001b02:	4910      	ldr	r1, [pc, #64]	@ (8001b44 <buttonGetPressed+0x6c>)
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	3304      	adds	r3, #4
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	4619      	mov	r1, r3
 8001b16:	f002 fb0d 	bl	8004134 <HAL_GPIO_ReadPin>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	79fa      	ldrb	r2, [r7, #7]
 8001b20:	4908      	ldr	r1, [pc, #32]	@ (8001b44 <buttonGetPressed+0x6c>)
 8001b22:	4613      	mov	r3, r2
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	4413      	add	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3308      	adds	r3, #8
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4298      	cmp	r0, r3
 8001b32:	d101      	bne.n	8001b38 <buttonGetPressed+0x60>
  {
    ret = true;
 8001b34:	2301      	movs	r3, #1
 8001b36:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000004 	.word	0x20000004

08001b48 <buttonToggle>:

bool buttonToggle(uint8_t ch)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
  //      .
  bool pin_state = buttonGetPressed(ch);
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff ffbf 	bl	8001ad8 <buttonGetPressed>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73fb      	strb	r3, [r7, #15]

  //   
  if(pin_state == 0)
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	f083 0301 	eor.w	r3, r3, #1
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00c      	beq.n	8001b84 <buttonToggle+0x3c>
  {
    //      
    if(toggleFlag[ch] == false)
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	4a14      	ldr	r2, [pc, #80]	@ (8001bc0 <buttonToggle+0x78>)
 8001b6e:	5cd3      	ldrb	r3, [r2, r3]
 8001b70:	f083 0301 	eor.w	r3, r3, #1
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d01b      	beq.n	8001bb2 <buttonToggle+0x6a>
    {
      //   true .
      toggleFlag[ch] = true;
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	4a10      	ldr	r2, [pc, #64]	@ (8001bc0 <buttonToggle+0x78>)
 8001b7e:	2101      	movs	r1, #1
 8001b80:	54d1      	strb	r1, [r2, r3]
 8001b82:	e016      	b.n	8001bb2 <buttonToggle+0x6a>
  }
  //    
  else
  {
    //      
    if(toggleFlag[ch] == true)
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc0 <buttonToggle+0x78>)
 8001b88:	5cd3      	ldrb	r3, [r2, r3]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d011      	beq.n	8001bb2 <buttonToggle+0x6a>
    {
      //    true 
      if(toggleStatus[ch] == true)
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	4a0c      	ldr	r2, [pc, #48]	@ (8001bc4 <buttonToggle+0x7c>)
 8001b92:	5cd3      	ldrb	r3, [r2, r3]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d004      	beq.n	8001ba2 <buttonToggle+0x5a>
      {
        //   false .
        toggleStatus[ch] = false;
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc4 <buttonToggle+0x7c>)
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	54d1      	strb	r1, [r2, r3]
 8001ba0:	e003      	b.n	8001baa <buttonToggle+0x62>
      }
      //    false 
      else
      {
        //   true .
        toggleStatus[ch] = true;
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	4a07      	ldr	r2, [pc, #28]	@ (8001bc4 <buttonToggle+0x7c>)
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	54d1      	strb	r1, [r2, r3]
      }
      //    true .
      toggleFlag[ch] = true;
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	4a04      	ldr	r2, [pc, #16]	@ (8001bc0 <buttonToggle+0x78>)
 8001bae:	2101      	movs	r1, #1
 8001bb0:	54d1      	strb	r1, [r2, r3]
    }
  }

  //      .
  return toggleStatus[ch];
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	4a03      	ldr	r2, [pc, #12]	@ (8001bc4 <buttonToggle+0x7c>)
 8001bb6:	5cd3      	ldrb	r3, [r2, r3]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000228 	.word	0x20000228
 8001bc4:	2000022c 	.word	0x2000022c

08001bc8 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 8001bc8:	b590      	push	{r4, r7, lr}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	881b      	ldrh	r3, [r3, #0]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d130      	bne.n	8001c3e <cliButton+0x76>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	491d      	ldr	r1, [pc, #116]	@ (8001c58 <cliButton+0x90>)
 8001be2:	2000      	movs	r0, #0
 8001be4:	4798      	blx	r3
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d028      	beq.n	8001c3e <cliButton+0x76>
  {
    while(cliKeepLoop())
 8001bec:	e020      	b.n	8001c30 <cliButton+0x68>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	e014      	b.n	8001c1e <cliButton+0x56>
      {
        cliPrintf("%d %d", buttonGetPressed(i), buttonToggle(i));
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff ff6d 	bl	8001ad8 <buttonGetPressed>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	461c      	mov	r4, r3
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff9e 	bl	8001b48 <buttonToggle>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4621      	mov	r1, r4
 8001c12:	4812      	ldr	r0, [pc, #72]	@ (8001c5c <cliButton+0x94>)
 8001c14:	f000 f8bc 	bl	8001d90 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	dde7      	ble.n	8001bf4 <cliButton+0x2c>
      }
      cliPrintf("\n");
 8001c24:	480e      	ldr	r0, [pc, #56]	@ (8001c60 <cliButton+0x98>)
 8001c26:	f000 f8b3 	bl	8001d90 <cliPrintf>

      delay(100);
 8001c2a:	2064      	movs	r0, #100	@ 0x64
 8001c2c:	f7ff fb32 	bl	8001294 <delay>
    while(cliKeepLoop())
 8001c30:	f000 f9a2 	bl	8001f78 <cliKeepLoop>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1d9      	bne.n	8001bee <cliButton+0x26>
    }

    ret = true;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	f083 0301 	eor.w	r3, r3, #1
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d002      	beq.n	8001c50 <cliButton+0x88>
  {
    cliPrintf("button show\n");
 8001c4a:	4806      	ldr	r0, [pc, #24]	@ (8001c64 <cliButton+0x9c>)
 8001c4c:	f000 f8a0 	bl	8001d90 <cliPrintf>
  }
}
 8001c50:	bf00      	nop
 8001c52:	3714      	adds	r7, #20
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd90      	pop	{r4, r7, pc}
 8001c58:	0800a028 	.word	0x0800a028
 8001c5c:	0800a030 	.word	0x0800a030
 8001c60:	0800a038 	.word	0x0800a038
 8001c64:	0800a03c 	.word	0x0800a03c

08001c68 <cdcInit>:

static bool is_init = false;


bool cdcInit(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
  bool ret = true;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	71fb      	strb	r3, [r7, #7]


  is_init = true;
 8001c72:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <cdcInit+0x1c>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]

  return ret;
 8001c78:	79fb      	ldrb	r3, [r7, #7]
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	2000022d 	.word	0x2000022d

08001c88 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <cliInit+0x74>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 8001c92:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <cliInit+0x74>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8001c98:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <cliInit+0x74>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 8001c9e:	4b17      	ldr	r3, [pc, #92]	@ (8001cfc <cliInit+0x74>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  cli_node.hist_line_last  = 0;
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <cliInit+0x74>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  cli_node.hist_line_count = 0;
 8001cae:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <cliInit+0x74>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  cli_node.hist_line_new   = false;
 8001cb6:	4b11      	ldr	r3, [pc, #68]	@ (8001cfc <cliInit+0x74>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001cfc <cliInit+0x74>)
 8001cc0:	4a0f      	ldr	r2, [pc, #60]	@ (8001d00 <cliInit+0x78>)
 8001cc2:	f8c3 24b8 	str.w	r2, [r3, #1208]	@ 0x4b8
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cfc <cliInit+0x74>)
 8001cc8:	4a0e      	ldr	r2, [pc, #56]	@ (8001d04 <cliInit+0x7c>)
 8001cca:	f8c3 24bc 	str.w	r2, [r3, #1212]	@ 0x4bc
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	@ (8001cfc <cliInit+0x74>)
 8001cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d08 <cliInit+0x80>)
 8001cd2:	f8c3 24c0 	str.w	r2, [r3, #1216]	@ 0x4c0
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001cd6:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <cliInit+0x74>)
 8001cd8:	4a0c      	ldr	r2, [pc, #48]	@ (8001d0c <cliInit+0x84>)
 8001cda:	f8c3 24c4 	str.w	r2, [r3, #1220]	@ 0x4c4

  cliLineClean(&cli_node);
 8001cde:	4807      	ldr	r0, [pc, #28]	@ (8001cfc <cliInit+0x74>)
 8001ce0:	f000 f83c 	bl	8001d5c <cliLineClean>


  cliAdd("help", cliShowList);
 8001ce4:	490a      	ldr	r1, [pc, #40]	@ (8001d10 <cliInit+0x88>)
 8001ce6:	480b      	ldr	r0, [pc, #44]	@ (8001d14 <cliInit+0x8c>)
 8001ce8:	f000 f95c 	bl	8001fa4 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 8001cec:	490a      	ldr	r1, [pc, #40]	@ (8001d18 <cliInit+0x90>)
 8001cee:	480b      	ldr	r0, [pc, #44]	@ (8001d1c <cliInit+0x94>)
 8001cf0:	f000 f958 	bl	8001fa4 <cliAdd>

  return true;
 8001cf4:	2301      	movs	r3, #1
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000230 	.word	0x20000230
 8001d00:	08001e41 	.word	0x08001e41
 8001d04:	08001e91 	.word	0x08001e91
 8001d08:	08001ee1 	.word	0x08001ee1
 8001d0c:	08001f25 	.word	0x08001f25
 8001d10:	08002035 	.word	0x08002035
 8001d14:	0800a04c 	.word	0x0800a04c
 8001d18:	080020a5 	.word	0x080020a5
 8001d1c:	0800a054 	.word	0x0800a054

08001d20 <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 8001d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d58 <cliOpen+0x38>)
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 8001d32:	4a09      	ldr	r2, [pc, #36]	@ (8001d58 <cliOpen+0x38>)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	6839      	ldr	r1, [r7, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f000 ffab 	bl	8002c98 <uartOpen>
 8001d42:	4603      	mov	r3, r0
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <cliOpen+0x38>)
 8001d48:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8001d4a:	4b03      	ldr	r3, [pc, #12]	@ (8001d58 <cliOpen+0x38>)
 8001d4c:	7a1b      	ldrb	r3, [r3, #8]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000230 	.word	0x20000230

08001d5c <cliLineClean>:

  return ret;
}

void cliLineClean(cli_t *p_cli)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 236c 	strb.w	r2, [r3, #876]	@ 0x36c
  p_cli->line.cursor  = 0;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 236b 	strb.w	r2, [r3, #875]	@ 0x36b
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	223f      	movs	r2, #63	@ 0x3f
 8001d78:	f883 236a 	strb.w	r2, [r3, #874]	@ 0x36a
  p_cli->line.buf[0]  = 0;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr
	...

08001d90 <cliPrintf>:

  return ret;
}

void cliPrintf(const char *fmt, ...)
{
 8001d90:	b40f      	push	{r0, r1, r2, r3}
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b084      	sub	sp, #16
 8001d96:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8001d98:	f107 031c 	add.w	r3, r7, #28
 8001d9c:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <cliPrintf+0x44>)
 8001da0:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f103 0011 	add.w	r0, r3, #17
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001db0:	f005 fb46 	bl	8007440 <vsniprintf>
 8001db4:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	7818      	ldrb	r0, [r3, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	3311      	adds	r3, #17
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f001 f8c7 	bl	8002f54 <uartWrite>
}
 8001dc6:	bf00      	nop
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001dd0:	b004      	add	sp, #16
 8001dd2:	4770      	bx	lr
 8001dd4:	20000230 	.word	0x20000230

08001dd8 <cliToUpper>:

void cliToUpper(char *str)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	81fb      	strh	r3, [r7, #14]
 8001de4:	e018      	b.n	8001e18 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8001de6:	89fb      	ldrh	r3, [r7, #14]
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	4413      	add	r3, r2
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8001df0:	7b7b      	ldrb	r3, [r7, #13]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d014      	beq.n	8001e20 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8001df6:	7b7b      	ldrb	r3, [r7, #13]
 8001df8:	2b60      	cmp	r3, #96	@ 0x60
 8001dfa:	d905      	bls.n	8001e08 <cliToUpper+0x30>
 8001dfc:	7b7b      	ldrb	r3, [r7, #13]
 8001dfe:	2b7a      	cmp	r3, #122	@ 0x7a
 8001e00:	d802      	bhi.n	8001e08 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8001e02:	7b7b      	ldrb	r3, [r7, #13]
 8001e04:	3b20      	subs	r3, #32
 8001e06:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8001e08:	89fb      	ldrh	r3, [r7, #14]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	7b7a      	ldrb	r2, [r7, #13]
 8001e10:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001e12:	89fb      	ldrh	r3, [r7, #14]
 8001e14:	3301      	adds	r3, #1
 8001e16:	81fb      	strh	r3, [r7, #14]
 8001e18:	89fb      	ldrh	r3, [r7, #14]
 8001e1a:	2b0f      	cmp	r3, #15
 8001e1c:	d9e3      	bls.n	8001de6 <cliToUpper+0xe>
 8001e1e:	e000      	b.n	8001e22 <cliToUpper+0x4a>
      break;
 8001e20:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8001e22:	89fb      	ldrh	r3, [r7, #14]
 8001e24:	2b10      	cmp	r3, #16
 8001e26:	d105      	bne.n	8001e34 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8001e28:	89fb      	ldrh	r3, [r7, #14]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]
  }
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
	...

08001e40 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e8c <cliArgsGetData+0x4c>)
 8001e50:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	b29a      	uxth	r2, r3
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d301      	bcc.n	8001e64 <cliArgsGetData+0x24>
  {
    return 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	e00e      	b.n	8001e82 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2200      	movs	r2, #0
 8001e74:	2100      	movs	r1, #0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f004 fd4c 	bl	8006914 <strtoul>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	60fb      	str	r3, [r7, #12]

  return ret;
 8001e80:	68fb      	ldr	r3, [r7, #12]
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000230 	.word	0x20000230

08001e90 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	4603      	mov	r3, r0
 8001e98:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8001edc <cliArgsGetFloat+0x4c>)
 8001ea2:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d302      	bcc.n	8001eb8 <cliArgsGetFloat+0x28>
  {
    return 0;
 8001eb2:	f04f 0300 	mov.w	r3, #0
 8001eb6:	e00c      	b.n	8001ed2 <cliArgsGetFloat+0x42>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f004 fc5d 	bl	8006788 <strtof>
 8001ece:	60f8      	str	r0, [r7, #12]

  return ret;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	20000230 	.word	0x20000230

08001ee0 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001eee:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <cliArgsGetStr+0x40>)
 8001ef0:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d301      	bcc.n	8001f04 <cliArgsGetStr+0x24>
  {
    return 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	e008      	b.n	8001f16 <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60fb      	str	r3, [r7, #12]

  return ret;
 8001f14:	68fb      	ldr	r3, [r7, #12]
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr
 8001f20:	20000230 	.word	0x20000230

08001f24 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	6039      	str	r1, [r7, #0]
 8001f2e:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8001f30:	2300      	movs	r3, #0
 8001f32:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8001f34:	4b0f      	ldr	r3, [pc, #60]	@ (8001f74 <cliArgsIsStr+0x50>)
 8001f36:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d301      	bcc.n	8001f4a <cliArgsIsStr+0x26>
  {
    return 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	e010      	b.n	8001f6c <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	6838      	ldr	r0, [r7, #0]
 8001f5c:	f7fe f8f8 	bl	8000150 <strcmp>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <cliArgsIsStr+0x46>
  {
    ret = true;
 8001f66:	2301      	movs	r3, #1
 8001f68:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000230 	.word	0x20000230

08001f78 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <cliKeepLoop+0x28>)
 8001f80:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 ff98 	bl	8002ebc <uartAvailable>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <cliKeepLoop+0x1e>
  {
    return true;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 8001f96:	2300      	movs	r3, #0
  }
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000230 	.word	0x20000230

08001fa4 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 8001fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002030 <cliAdd+0x8c>)
 8001fb4:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 8001fbc:	2b0f      	cmp	r3, #15
 8001fbe:	d901      	bls.n	8001fc4 <cliAdd+0x20>
  {
    return false;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	e030      	b.n	8002026 <cliAdd+0x82>
  }

  index = p_cli->cmd_count;
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 8001fca:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8001fcc:	89fa      	ldrh	r2, [r7, #14]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	f503 735c 	add.w	r3, r3, #880	@ 0x370
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4413      	add	r3, r2
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f005 facc 	bl	800757e <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8001fe6:	89fa      	ldrh	r2, [r7, #14]
 8001fe8:	6939      	ldr	r1, [r7, #16]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	440b      	add	r3, r1
 8001ff4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8001ffc:	89fa      	ldrh	r2, [r7, #14]
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	f503 735c 	add.w	r3, r3, #880	@ 0x370
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	4413      	add	r3, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fee2 	bl	8001dd8 <cliToUpper>

  p_cli->cmd_count++;
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 800201a:	3301      	adds	r3, #1
 800201c:	b29a      	uxth	r2, r3
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e

  return ret;
 8002024:	7dfb      	ldrb	r3, [r7, #23]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000230 	.word	0x20000230

08002034 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 800203c:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <cliShowList+0x60>)
 800203e:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 8002040:	4815      	ldr	r0, [pc, #84]	@ (8002098 <cliShowList+0x64>)
 8002042:	f7ff fea5 	bl	8001d90 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8002046:	4815      	ldr	r0, [pc, #84]	@ (800209c <cliShowList+0x68>)
 8002048:	f7ff fea2 	bl	8001d90 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 800204c:	2300      	movs	r3, #0
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	e011      	b.n	8002076 <cliShowList+0x42>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	f503 735c 	add.w	r3, r3, #880	@ 0x370
 8002060:	68ba      	ldr	r2, [r7, #8]
 8002062:	4413      	add	r3, r2
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff fe93 	bl	8001d90 <cliPrintf>
    cliPrintf("\r\n");
 800206a:	480b      	ldr	r0, [pc, #44]	@ (8002098 <cliShowList+0x64>)
 800206c:	f7ff fe90 	bl	8001d90 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3301      	adds	r3, #1
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 800207c:	461a      	mov	r2, r3
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	4293      	cmp	r3, r2
 8002082:	dbe6      	blt.n	8002052 <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8002084:	4806      	ldr	r0, [pc, #24]	@ (80020a0 <cliShowList+0x6c>)
 8002086:	f7ff fe83 	bl	8001d90 <cliPrintf>
}
 800208a:	bf00      	nop
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000230 	.word	0x20000230
 8002098:	0800a11c 	.word	0x0800a11c
 800209c:	0800a120 	.word	0x0800a120
 80020a0:	0800a140 	.word	0x0800a140

080020a4 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	@ 0x30
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 80020ac:	2310      	movs	r3, #16
 80020ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	881b      	ldrh	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d103      	bne.n	80020cc <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 80020c4:	4840      	ldr	r0, [pc, #256]	@ (80021c8 <cliMemoryDump+0x124>)
 80020c6:	f7ff fe63 	bl	8001d90 <cliPrintf>
 80020ca:	e07a      	b.n	80021c2 <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	dd09      	ble.n	80020e6 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	3304      	adds	r3, #4
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2200      	movs	r2, #0
 80020da:	2100      	movs	r1, #0
 80020dc:	4618      	mov	r0, r3
 80020de:	f004 fc19 	bl	8006914 <strtoul>
 80020e2:	4603      	mov	r3, r0
 80020e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	4618      	mov	r0, r3
 80020f0:	f004 fc10 	bl	8006914 <strtoul>
 80020f4:	4603      	mov	r3, r0
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
  ascptr = (unsigned int *)addr;
 80020f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fa:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 80020fc:	4833      	ldr	r0, [pc, #204]	@ (80021cc <cliMemoryDump+0x128>)
 80020fe:	f7ff fe47 	bl	8001d90 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8002102:	2300      	movs	r3, #0
 8002104:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002106:	e058      	b.n	80021ba <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 8002108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800210a:	f003 0303 	and.w	r3, r3, #3
 800210e:	2b00      	cmp	r3, #0
 8002110:	d104      	bne.n	800211c <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8002112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002114:	4619      	mov	r1, r3
 8002116:	482e      	ldr	r0, [pc, #184]	@ (80021d0 <cliMemoryDump+0x12c>)
 8002118:	f7ff fe3a 	bl	8001d90 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4619      	mov	r1, r3
 8002122:	482c      	ldr	r0, [pc, #176]	@ (80021d4 <cliMemoryDump+0x130>)
 8002124:	f7ff fe34 	bl	8001d90 <cliPrintf>

    if ((idx%4) == 3)
 8002128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800212a:	425a      	negs	r2, r3
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	f002 0203 	and.w	r2, r2, #3
 8002134:	bf58      	it	pl
 8002136:	4253      	negpl	r3, r2
 8002138:	2b03      	cmp	r3, #3
 800213a:	d138      	bne.n	80021ae <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 800213c:	4826      	ldr	r0, [pc, #152]	@ (80021d8 <cliMemoryDump+0x134>)
 800213e:	f7ff fe27 	bl	8001d90 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8002142:	2300      	movs	r3, #0
 8002144:	623b      	str	r3, [r7, #32]
 8002146:	e02c      	b.n	80021a2 <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
 8002152:	e01d      	b.n	8002190 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8002154:	f107 020c 	add.w	r2, r7, #12
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	4413      	add	r3, r2
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	2b1f      	cmp	r3, #31
 8002160:	d910      	bls.n	8002184 <cliMemoryDump+0xe0>
 8002162:	f107 020c 	add.w	r2, r7, #12
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	4413      	add	r3, r2
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b7e      	cmp	r3, #126	@ 0x7e
 800216e:	d809      	bhi.n	8002184 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8002170:	f107 020c 	add.w	r2, r7, #12
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	4413      	add	r3, r2
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	4619      	mov	r1, r3
 800217c:	4817      	ldr	r0, [pc, #92]	@ (80021dc <cliMemoryDump+0x138>)
 800217e:	f7ff fe07 	bl	8001d90 <cliPrintf>
 8002182:	e002      	b.n	800218a <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002184:	4816      	ldr	r0, [pc, #88]	@ (80021e0 <cliMemoryDump+0x13c>)
 8002186:	f7ff fe03 	bl	8001d90 <cliPrintf>
        for (i=0;i<4;i++)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3301      	adds	r3, #1
 800218e:	61fb      	str	r3, [r7, #28]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	2b03      	cmp	r3, #3
 8002194:	ddde      	ble.n	8002154 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	3304      	adds	r3, #4
 800219a:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 800219c:	6a3b      	ldr	r3, [r7, #32]
 800219e:	3301      	adds	r3, #1
 80021a0:	623b      	str	r3, [r7, #32]
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	ddcf      	ble.n	8002148 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 80021a8:	480e      	ldr	r0, [pc, #56]	@ (80021e4 <cliMemoryDump+0x140>)
 80021aa:	f7ff fdf1 	bl	8001d90 <cliPrintf>
    }
    addr++;
 80021ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b0:	3304      	adds	r3, #4
 80021b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (idx = 0; idx<size; idx++)
 80021b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b6:	3301      	adds	r3, #1
 80021b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021be:	429a      	cmp	r2, r3
 80021c0:	dba2      	blt.n	8002108 <cliMemoryDump+0x64>
  }
}
 80021c2:	3730      	adds	r7, #48	@ 0x30
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	0800a160 	.word	0x0800a160
 80021cc:	0800a174 	.word	0x0800a174
 80021d0:	0800a17c 	.word	0x0800a17c
 80021d4:	0800a188 	.word	0x0800a188
 80021d8:	0800a190 	.word	0x0800a190
 80021dc:	0800a194 	.word	0x0800a194
 80021e0:	0800a198 	.word	0x0800a198
 80021e4:	0800a19c 	.word	0x0800a19c

080021e8 <dht22Init>:

//*** Functions prototypes ***//

//OneWire Initialise
bool dht22Init(GPIO_TypeDef* DataPort, uint16_t DataPin)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	807b      	strh	r3, [r7, #2]
  bool ret = true;
 80021f4:	2301      	movs	r3, #1
 80021f6:	73bb      	strb	r3, [r7, #14]

  oneWire_PORT = DataPort;
 80021f8:	4a11      	ldr	r2, [pc, #68]	@ (8002240 <dht22Init+0x58>)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6013      	str	r3, [r2, #0]
  oneWire_PIN = DataPin;
 80021fe:	4a11      	ldr	r2, [pc, #68]	@ (8002244 <dht22Init+0x5c>)
 8002200:	887b      	ldrh	r3, [r7, #2]
 8002202:	8013      	strh	r3, [r2, #0]

  for(uint8_t i=0; i<16; i++)
 8002204:	2300      	movs	r3, #0
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	e00e      	b.n	8002228 <dht22Init+0x40>
  {
    if(DataPin & (1 << i))
 800220a:	887a      	ldrh	r2, [r7, #2]
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	fa42 f303 	asr.w	r3, r2, r3
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <dht22Init+0x3a>
    {
      oneWirePin_Idx = i;
 800221a:	4a0b      	ldr	r2, [pc, #44]	@ (8002248 <dht22Init+0x60>)
 800221c:	7bfb      	ldrb	r3, [r7, #15]
 800221e:	7013      	strb	r3, [r2, #0]
      break;
 8002220:	e005      	b.n	800222e <dht22Init+0x46>
  for(uint8_t i=0; i<16; i++)
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	3301      	adds	r3, #1
 8002226:	73fb      	strb	r3, [r7, #15]
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	2b0f      	cmp	r3, #15
 800222c:	d9ed      	bls.n	800220a <dht22Init+0x22>
    }
  }

#ifdef _USE_HW_CLI
  cliAdd("dht22", cliDHT22);
 800222e:	4907      	ldr	r1, [pc, #28]	@ (800224c <dht22Init+0x64>)
 8002230:	4807      	ldr	r0, [pc, #28]	@ (8002250 <dht22Init+0x68>)
 8002232:	f7ff feb7 	bl	8001fa4 <cliAdd>
#endif

  return ret;
 8002236:	7bbb      	ldrb	r3, [r7, #14]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	200006f8 	.word	0x200006f8
 8002244:	200006fc 	.word	0x200006fc
 8002248:	200006fe 	.word	0x200006fe
 800224c:	08002519 	.word	0x08002519
 8002250:	0800a1ac 	.word	0x0800a1ac

08002254 <ONE_WIRE_PinMode>:

//Change pin mode
void ONE_WIRE_PinMode(OnePinMode_Typedef mode)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = oneWire_PIN;
 800225e:	4b0f      	ldr	r3, [pc, #60]	@ (800229c <ONE_WIRE_PinMode+0x48>)
 8002260:	881b      	ldrh	r3, [r3, #0]
 8002262:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002264:	2302      	movs	r3, #2
 8002266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	613b      	str	r3, [r7, #16]

  if(mode == ONE_OUTPUT)
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d102      	bne.n	8002278 <ONE_WIRE_PinMode+0x24>
  {
//    oneWire_PORT->MODER &= ~(3UL << 2*oneWirePin_Idx);  //Reset State
//    oneWire_PORT->MODER |= (0x01 << 2*oneWirePin_Idx); //Output Mode
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002272:	2301      	movs	r3, #1
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	e004      	b.n	8002282 <ONE_WIRE_PinMode+0x2e>
  }
  else if(mode == ONE_INPUT)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d101      	bne.n	8002282 <ONE_WIRE_PinMode+0x2e>
  {
//    oneWire_PORT->MODER &= ~(3UL << 2*oneWirePin_Idx);  //Input Mode
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
  }

  HAL_GPIO_Init(oneWire_PORT, &GPIO_InitStruct);
 8002282:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <ONE_WIRE_PinMode+0x4c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f107 0208 	add.w	r2, r7, #8
 800228a:	4611      	mov	r1, r2
 800228c:	4618      	mov	r0, r3
 800228e:	f001 fd11 	bl	8003cb4 <HAL_GPIO_Init>
}
 8002292:	bf00      	nop
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	200006fc 	.word	0x200006fc
 80022a0:	200006f8 	.word	0x200006f8

080022a4 <ONE_WIRE_Pin_Write>:

//One Wire pin HIGH/LOW Write
void ONE_WIRE_Pin_Write(bool state)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	71fb      	strb	r3, [r7, #7]
  if(state) HAL_GPIO_WritePin(oneWire_PORT, oneWire_PIN, GPIO_PIN_SET);
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d008      	beq.n	80022c6 <ONE_WIRE_Pin_Write+0x22>
 80022b4:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <ONE_WIRE_Pin_Write+0x3c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0a      	ldr	r2, [pc, #40]	@ (80022e4 <ONE_WIRE_Pin_Write+0x40>)
 80022ba:	8811      	ldrh	r1, [r2, #0]
 80022bc:	2201      	movs	r2, #1
 80022be:	4618      	mov	r0, r3
 80022c0:	f001 ff4f 	bl	8004162 <HAL_GPIO_WritePin>
  else HAL_GPIO_WritePin(oneWire_PORT, oneWire_PIN, GPIO_PIN_RESET);
}
 80022c4:	e007      	b.n	80022d6 <ONE_WIRE_Pin_Write+0x32>
  else HAL_GPIO_WritePin(oneWire_PORT, oneWire_PIN, GPIO_PIN_RESET);
 80022c6:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <ONE_WIRE_Pin_Write+0x3c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a06      	ldr	r2, [pc, #24]	@ (80022e4 <ONE_WIRE_Pin_Write+0x40>)
 80022cc:	8811      	ldrh	r1, [r2, #0]
 80022ce:	2200      	movs	r2, #0
 80022d0:	4618      	mov	r0, r3
 80022d2:	f001 ff46 	bl	8004162 <HAL_GPIO_WritePin>
}
 80022d6:	bf00      	nop
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	200006f8 	.word	0x200006f8
 80022e4:	200006fc 	.word	0x200006fc

080022e8 <ONE_WIRE_Pin_Read>:

bool ONE_WIRE_Pin_Read(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  return (1&HAL_GPIO_ReadPin(oneWire_PORT, oneWire_PIN));
 80022ec:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <ONE_WIRE_Pin_Read+0x28>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a08      	ldr	r2, [pc, #32]	@ (8002314 <ONE_WIRE_Pin_Read+0x2c>)
 80022f2:	8812      	ldrh	r2, [r2, #0]
 80022f4:	4611      	mov	r1, r2
 80022f6:	4618      	mov	r0, r3
 80022f8:	f001 ff1c 	bl	8004134 <HAL_GPIO_ReadPin>
 80022fc:	4603      	mov	r3, r0
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b00      	cmp	r3, #0
 8002304:	bf14      	ite	ne
 8002306:	2301      	movne	r3, #1
 8002308:	2300      	moveq	r3, #0
 800230a:	b2db      	uxtb	r3, r3
}
 800230c:	4618      	mov	r0, r3
 800230e:	bd80      	pop	{r7, pc}
 8002310:	200006f8 	.word	0x200006f8
 8002314:	200006fc 	.word	0x200006fc

08002318 <DHT22_StartAcquisition>:

//DHT Begin function
void DHT22_StartAcquisition(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  //Change data pin mode to OUTPUT
  ONE_WIRE_PinMode(ONE_OUTPUT);
 800231c:	2000      	movs	r0, #0
 800231e:	f7ff ff99 	bl	8002254 <ONE_WIRE_PinMode>
  //Put pin LOW
  ONE_WIRE_Pin_Write(0);
 8002322:	2000      	movs	r0, #0
 8002324:	f7ff ffbe 	bl	80022a4 <ONE_WIRE_Pin_Write>
  //500uSec delay
  us_delay(500);
 8002328:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800232c:	f7fe ffbd 	bl	80012aa <us_delay>
  //Bring pin HIGH
  ONE_WIRE_Pin_Write(1);
 8002330:	2001      	movs	r0, #1
 8002332:	f7ff ffb7 	bl	80022a4 <ONE_WIRE_Pin_Write>
  //30 uSec delay
  us_delay(30);
 8002336:	201e      	movs	r0, #30
 8002338:	f7fe ffb7 	bl	80012aa <us_delay>
  //Set pin as input
  ONE_WIRE_PinMode(ONE_INPUT);
 800233c:	2001      	movs	r0, #1
 800233e:	f7ff ff89 	bl	8002254 <ONE_WIRE_PinMode>
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}

08002346 <DHT22_ReadRaw>:

//Read 5 bytes
void DHT22_ReadRaw(uint8_t *data)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b084      	sub	sp, #16
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
  uint32_t rawBits = 0UL;
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
  uint8_t checksumBits=0;
 8002352:	2300      	movs	r3, #0
 8002354:	72fb      	strb	r3, [r7, #11]

  us_delay(40);
 8002356:	2028      	movs	r0, #40	@ 0x28
 8002358:	f7fe ffa7 	bl	80012aa <us_delay>
  while(!ONE_WIRE_Pin_Read());
 800235c:	bf00      	nop
 800235e:	f7ff ffc3 	bl	80022e8 <ONE_WIRE_Pin_Read>
 8002362:	4603      	mov	r3, r0
 8002364:	f083 0301 	eor.w	r3, r3, #1
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1f7      	bne.n	800235e <DHT22_ReadRaw+0x18>
  while(ONE_WIRE_Pin_Read());
 800236e:	bf00      	nop
 8002370:	f7ff ffba 	bl	80022e8 <ONE_WIRE_Pin_Read>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1fa      	bne.n	8002370 <DHT22_ReadRaw+0x2a>
  for(int8_t i=31; i>=0; i--)
 800237a:	231f      	movs	r3, #31
 800237c:	72bb      	strb	r3, [r7, #10]
 800237e:	e024      	b.n	80023ca <DHT22_ReadRaw+0x84>
  {
    while(!ONE_WIRE_Pin_Read());
 8002380:	bf00      	nop
 8002382:	f7ff ffb1 	bl	80022e8 <ONE_WIRE_Pin_Read>
 8002386:	4603      	mov	r3, r0
 8002388:	f083 0301 	eor.w	r3, r3, #1
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f7      	bne.n	8002382 <DHT22_ReadRaw+0x3c>
    us_delay(40);
 8002392:	2028      	movs	r0, #40	@ 0x28
 8002394:	f7fe ff89 	bl	80012aa <us_delay>
    if(ONE_WIRE_Pin_Read())
 8002398:	f7ff ffa6 	bl	80022e8 <ONE_WIRE_Pin_Read>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d007      	beq.n	80023b2 <DHT22_ReadRaw+0x6c>
    {
      rawBits |= (1UL << i);
 80023a2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80023a6:	2201      	movs	r2, #1
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]
    }
    while(ONE_WIRE_Pin_Read());
 80023b2:	bf00      	nop
 80023b4:	f7ff ff98 	bl	80022e8 <ONE_WIRE_Pin_Read>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1fa      	bne.n	80023b4 <DHT22_ReadRaw+0x6e>
  for(int8_t i=31; i>=0; i--)
 80023be:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	72bb      	strb	r3, [r7, #10]
 80023ca:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	dad6      	bge.n	8002380 <DHT22_ReadRaw+0x3a>
  }

  for(int8_t i=7; i>=0; i--)
 80023d2:	2307      	movs	r3, #7
 80023d4:	727b      	strb	r3, [r7, #9]
 80023d6:	e025      	b.n	8002424 <DHT22_ReadRaw+0xde>
  {
    while(!ONE_WIRE_Pin_Read());
 80023d8:	bf00      	nop
 80023da:	f7ff ff85 	bl	80022e8 <ONE_WIRE_Pin_Read>
 80023de:	4603      	mov	r3, r0
 80023e0:	f083 0301 	eor.w	r3, r3, #1
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f7      	bne.n	80023da <DHT22_ReadRaw+0x94>
    us_delay(40);
 80023ea:	2028      	movs	r0, #40	@ 0x28
 80023ec:	f7fe ff5d 	bl	80012aa <us_delay>
    if(ONE_WIRE_Pin_Read())
 80023f0:	f7ff ff7a 	bl	80022e8 <ONE_WIRE_Pin_Read>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d008      	beq.n	800240c <DHT22_ReadRaw+0xc6>
    {
      checksumBits |= (1UL << i);
 80023fa:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80023fe:	2201      	movs	r2, #1
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	b2da      	uxtb	r2, r3
 8002406:	7afb      	ldrb	r3, [r7, #11]
 8002408:	4313      	orrs	r3, r2
 800240a:	72fb      	strb	r3, [r7, #11]
    }
    while(ONE_WIRE_Pin_Read());
 800240c:	bf00      	nop
 800240e:	f7ff ff6b 	bl	80022e8 <ONE_WIRE_Pin_Read>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1fa      	bne.n	800240e <DHT22_ReadRaw+0xc8>
  for(int8_t i=7; i>=0; i--)
 8002418:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800241c:	b2db      	uxtb	r3, r3
 800241e:	3b01      	subs	r3, #1
 8002420:	b2db      	uxtb	r3, r3
 8002422:	727b      	strb	r3, [r7, #9]
 8002424:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002428:	2b00      	cmp	r3, #0
 800242a:	dad5      	bge.n	80023d8 <DHT22_ReadRaw+0x92>
  }

  //Copy raw data to array of bytes
  data[0] = (rawBits>>24)&0xFF;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	0e1b      	lsrs	r3, r3, #24
 8002430:	b2da      	uxtb	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	701a      	strb	r2, [r3, #0]
  data[1] = (rawBits>>16)&0xFF;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	0c1a      	lsrs	r2, r3, #16
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3301      	adds	r3, #1
 800243e:	b2d2      	uxtb	r2, r2
 8002440:	701a      	strb	r2, [r3, #0]
  data[2] = (rawBits>>8)&0xFF;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	0a1a      	lsrs	r2, r3, #8
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	3302      	adds	r3, #2
 800244a:	b2d2      	uxtb	r2, r2
 800244c:	701a      	strb	r2, [r3, #0]
  data[3] = (rawBits>>0)&0xFF;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3303      	adds	r3, #3
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	701a      	strb	r2, [r3, #0]
  data[4] = (checksumBits)&0xFF;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3304      	adds	r3, #4
 800245c:	7afa      	ldrb	r2, [r7, #11]
 800245e:	701a      	strb	r2, [r3, #0]
}
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <DHT22_GetTemp_Humidity>:

//Get Temperature and Humidity data
bool DHT22_GetTemp_Humidity(float *Temp, float *Humidity)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  uint8_t dataArray[6], myChecksum;
  uint16_t Temp16, Humid16;
  //Implement Start data Aqcuisition routine
  DHT22_StartAcquisition();
 8002472:	f7ff ff51 	bl	8002318 <DHT22_StartAcquisition>
  //Aqcuire raw data
  DHT22_ReadRaw(dataArray);
 8002476:	f107 030c 	add.w	r3, r7, #12
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff ff63 	bl	8002346 <DHT22_ReadRaw>
  //calculate checksum
  myChecksum = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	75fb      	strb	r3, [r7, #23]
  for(uint8_t k=0; k<4; k++)
 8002484:	2300      	movs	r3, #0
 8002486:	75bb      	strb	r3, [r7, #22]
 8002488:	e00a      	b.n	80024a0 <DHT22_GetTemp_Humidity+0x38>
  {
    myChecksum += dataArray[k];
 800248a:	7dbb      	ldrb	r3, [r7, #22]
 800248c:	3318      	adds	r3, #24
 800248e:	443b      	add	r3, r7
 8002490:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8002494:	7dfb      	ldrb	r3, [r7, #23]
 8002496:	4413      	add	r3, r2
 8002498:	75fb      	strb	r3, [r7, #23]
  for(uint8_t k=0; k<4; k++)
 800249a:	7dbb      	ldrb	r3, [r7, #22]
 800249c:	3301      	adds	r3, #1
 800249e:	75bb      	strb	r3, [r7, #22]
 80024a0:	7dbb      	ldrb	r3, [r7, #22]
 80024a2:	2b03      	cmp	r3, #3
 80024a4:	d9f1      	bls.n	800248a <DHT22_GetTemp_Humidity+0x22>
  }
  if(myChecksum == dataArray[4])
 80024a6:	7c3b      	ldrb	r3, [r7, #16]
 80024a8:	7dfa      	ldrb	r2, [r7, #23]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d12b      	bne.n	8002506 <DHT22_GetTemp_Humidity+0x9e>
  {
    Temp16 = (dataArray[2] <<8) | dataArray[3];
 80024ae:	7bbb      	ldrb	r3, [r7, #14]
 80024b0:	021b      	lsls	r3, r3, #8
 80024b2:	b21a      	sxth	r2, r3
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
 80024b6:	b21b      	sxth	r3, r3
 80024b8:	4313      	orrs	r3, r2
 80024ba:	b21b      	sxth	r3, r3
 80024bc:	82bb      	strh	r3, [r7, #20]
    Humid16 = (dataArray[0] <<8) | dataArray[1];
 80024be:	7b3b      	ldrb	r3, [r7, #12]
 80024c0:	021b      	lsls	r3, r3, #8
 80024c2:	b21a      	sxth	r2, r3
 80024c4:	7b7b      	ldrb	r3, [r7, #13]
 80024c6:	b21b      	sxth	r3, r3
 80024c8:	4313      	orrs	r3, r2
 80024ca:	b21b      	sxth	r3, r3
 80024cc:	827b      	strh	r3, [r7, #18]

    *Temp = Temp16/100.0f;
 80024ce:	8abb      	ldrh	r3, [r7, #20]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fe fc0d 	bl	8000cf0 <__aeabi_i2f>
 80024d6:	4603      	mov	r3, r0
 80024d8:	490d      	ldr	r1, [pc, #52]	@ (8002510 <DHT22_GetTemp_Humidity+0xa8>)
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fe fd10 	bl	8000f00 <__aeabi_fdiv>
 80024e0:	4603      	mov	r3, r0
 80024e2:	461a      	mov	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	601a      	str	r2, [r3, #0]
    *Humidity = Humid16/1000.0f;
 80024e8:	8a7b      	ldrh	r3, [r7, #18]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7fe fc00 	bl	8000cf0 <__aeabi_i2f>
 80024f0:	4603      	mov	r3, r0
 80024f2:	4908      	ldr	r1, [pc, #32]	@ (8002514 <DHT22_GetTemp_Humidity+0xac>)
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fe fd03 	bl	8000f00 <__aeabi_fdiv>
 80024fa:	4603      	mov	r3, r0
 80024fc:	461a      	mov	r2, r3
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	601a      	str	r2, [r3, #0]

    return 1;
 8002502:	2301      	movs	r3, #1
 8002504:	e000      	b.n	8002508 <DHT22_GetTemp_Humidity+0xa0>
  }
  return 0;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3718      	adds	r7, #24
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	42c80000 	.word	0x42c80000
 8002514:	447a0000 	.word	0x447a0000

08002518 <cliDHT22>:


#ifdef _USE_HW_CLI

void cliDHT22(cli_args_t *args)
{
 8002518:	b5b0      	push	{r4, r5, r7, lr}
 800251a:	b088      	sub	sp, #32
 800251c:	af02      	add	r7, sp, #8
 800251e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002520:	2300      	movs	r3, #0
 8002522:	75fb      	strb	r3, [r7, #23]

  if(args->argc == 1 && args->isStr(0, "get") == true)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d13c      	bne.n	80025a6 <cliDHT22+0x8e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	4923      	ldr	r1, [pc, #140]	@ (80025c0 <cliDHT22+0xa8>)
 8002532:	2000      	movs	r0, #0
 8002534:	4798      	blx	r3
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d034      	beq.n	80025a6 <cliDHT22+0x8e>
  {
    float temp, humidity = 0;
 800253c:	f04f 0300 	mov.w	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]

    while(cliKeepLoop())
 8002542:	e029      	b.n	8002598 <cliDHT22+0x80>
    {
      if(DHT22_GetTemp_Humidity(&temp, &humidity))
 8002544:	f107 020c 	add.w	r2, r7, #12
 8002548:	f107 0310 	add.w	r3, r7, #16
 800254c:	4611      	mov	r1, r2
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ff8a 	bl	8002468 <DHT22_GetTemp_Humidity>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d017      	beq.n	800258a <cliDHT22+0x72>
      {
        cliPrintf("Temp: %.1f""\xE2\x84\x83"", Humidity: %.1f%%\n", temp, humidity);
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fd ff6d 	bl	800043c <__aeabi_f2d>
 8002562:	4604      	mov	r4, r0
 8002564:	460d      	mov	r5, r1
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fd ff67 	bl	800043c <__aeabi_f2d>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	e9cd 2300 	strd	r2, r3, [sp]
 8002576:	4622      	mov	r2, r4
 8002578:	462b      	mov	r3, r5
 800257a:	4812      	ldr	r0, [pc, #72]	@ (80025c4 <cliDHT22+0xac>)
 800257c:	f7ff fc08 	bl	8001d90 <cliPrintf>
        delay(1000);
 8002580:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002584:	f7fe fe86 	bl	8001294 <delay>
 8002588:	e006      	b.n	8002598 <cliDHT22+0x80>
      }
      else
      {
        cliPrintf("ERROR!\n");
 800258a:	480f      	ldr	r0, [pc, #60]	@ (80025c8 <cliDHT22+0xb0>)
 800258c:	f7ff fc00 	bl	8001d90 <cliPrintf>
        delay(1000);
 8002590:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002594:	f7fe fe7e 	bl	8001294 <delay>
    while(cliKeepLoop())
 8002598:	f7ff fcee 	bl	8001f78 <cliKeepLoop>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1d0      	bne.n	8002544 <cliDHT22+0x2c>
      }
    }

    ret = true;
 80025a2:	2301      	movs	r3, #1
 80025a4:	75fb      	strb	r3, [r7, #23]
  }

  if(ret != true)
 80025a6:	7dfb      	ldrb	r3, [r7, #23]
 80025a8:	f083 0301 	eor.w	r3, r3, #1
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <cliDHT22+0xa0>
  {
    cliPrintf("dht22 get\n");
 80025b2:	4806      	ldr	r0, [pc, #24]	@ (80025cc <cliDHT22+0xb4>)
 80025b4:	f7ff fbec 	bl	8001d90 <cliPrintf>
  }
}
 80025b8:	bf00      	nop
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bdb0      	pop	{r4, r5, r7, pc}
 80025c0:	0800a1b4 	.word	0x0800a1b4
 80025c4:	0800a1b8 	.word	0x0800a1b8
 80025c8:	0800a1dc 	.word	0x0800a1dc
 80025cc:	0800a1e4 	.word	0x0800a1e4

080025d0 <gpioInit>:
static void cliGpio(cli_args_t *args);
#endif


bool gpioInit(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
  bool ret = true;
 80025d6:	2301      	movs	r3, #1
 80025d8:	72fb      	strb	r3, [r7, #11]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025da:	4b23      	ldr	r3, [pc, #140]	@ (8002668 <gpioInit+0x98>)
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	4a22      	ldr	r2, [pc, #136]	@ (8002668 <gpioInit+0x98>)
 80025e0:	f043 0304 	orr.w	r3, r3, #4
 80025e4:	6193      	str	r3, [r2, #24]
 80025e6:	4b20      	ldr	r3, [pc, #128]	@ (8002668 <gpioInit+0x98>)
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	607b      	str	r3, [r7, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002668 <gpioInit+0x98>)
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002668 <gpioInit+0x98>)
 80025f8:	f043 0308 	orr.w	r3, r3, #8
 80025fc:	6193      	str	r3, [r2, #24]
 80025fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002668 <gpioInit+0x98>)
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	603b      	str	r3, [r7, #0]
 8002608:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 800260a:	2300      	movs	r3, #0
 800260c:	60fb      	str	r3, [r7, #12]
 800260e:	e017      	b.n	8002640 <gpioInit+0x70>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	b2d8      	uxtb	r0, r3
 8002614:	4915      	ldr	r1, [pc, #84]	@ (800266c <gpioInit+0x9c>)
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	4613      	mov	r3, r2
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4413      	add	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	440b      	add	r3, r1
 8002622:	3308      	adds	r3, #8
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	4619      	mov	r1, r3
 8002628:	f000 f826 	bl	8002678 <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2201      	movs	r2, #1
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f000 f8b3 	bl	80027a0 <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	3301      	adds	r3, #1
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2b00      	cmp	r3, #0
 8002644:	dde4      	ble.n	8002610 <gpioInit+0x40>
  }

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002646:	2200      	movs	r2, #0
 8002648:	2100      	movs	r1, #0
 800264a:	2007      	movs	r0, #7
 800264c:	f000 ffef 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002650:	2007      	movs	r0, #7
 8002652:	f001 f808 	bl	8003666 <HAL_NVIC_EnableIRQ>

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 8002656:	4906      	ldr	r1, [pc, #24]	@ (8002670 <gpioInit+0xa0>)
 8002658:	4806      	ldr	r0, [pc, #24]	@ (8002674 <gpioInit+0xa4>)
 800265a:	f7ff fca3 	bl	8001fa4 <cliAdd>
#endif

  return ret;
 800265e:	7afb      	ldrb	r3, [r7, #11]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40021000 	.word	0x40021000
 800266c:	0800a2c0 	.word	0x0800a2c0
 8002670:	080028b5 	.word	0x080028b5
 8002674:	0800a1f0 	.word	0x0800a1f0

08002678 <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b088      	sub	sp, #32
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	460a      	mov	r2, r1
 8002682:	71fb      	strb	r3, [r7, #7]
 8002684:	4613      	mov	r3, r2
 8002686:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 8002688:	2301      	movs	r3, #1
 800268a:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268c:	f107 030c 	add.w	r3, r7, #12
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	605a      	str	r2, [r3, #4]
 8002696:	609a      	str	r2, [r3, #8]
 8002698:	60da      	str	r2, [r3, #12]


  if (ch >= GPIO_MAX_CH)
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <gpioPinMode+0x2c>
  {
    return false;
 80026a0:	2300      	movs	r3, #0
 80026a2:	e072      	b.n	800278a <gpioPinMode+0x112>
  }

  switch(mode)
 80026a4:	79bb      	ldrb	r3, [r7, #6]
 80026a6:	2b0b      	cmp	r3, #11
 80026a8:	d856      	bhi.n	8002758 <gpioPinMode+0xe0>
 80026aa:	a201      	add	r2, pc, #4	@ (adr r2, 80026b0 <gpioPinMode+0x38>)
 80026ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b0:	080026e1 	.word	0x080026e1
 80026b4:	080026eb 	.word	0x080026eb
 80026b8:	080026f5 	.word	0x080026f5
 80026bc:	080026ff 	.word	0x080026ff
 80026c0:	08002709 	.word	0x08002709
 80026c4:	08002713 	.word	0x08002713
 80026c8:	0800271d 	.word	0x0800271d
 80026cc:	08002727 	.word	0x08002727
 80026d0:	08002731 	.word	0x08002731
 80026d4:	0800273b 	.word	0x0800273b
 80026d8:	08002745 	.word	0x08002745
 80026dc:	0800274f 	.word	0x0800274f
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
      break;
 80026e8:	e036      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026ee:	2301      	movs	r3, #1
 80026f0:	617b      	str	r3, [r7, #20]
      break;
 80026f2:	e031      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f4:	2300      	movs	r3, #0
 80026f6:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026f8:	2302      	movs	r3, #2
 80026fa:	617b      	str	r3, [r7, #20]
      break;
 80026fc:	e02c      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fe:	2301      	movs	r3, #1
 8002700:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	617b      	str	r3, [r7, #20]
      break;
 8002706:	e027      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002708:	2301      	movs	r3, #1
 800270a:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800270c:	2301      	movs	r3, #1
 800270e:	617b      	str	r3, [r7, #20]
      break;
 8002710:	e022      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002712:	2301      	movs	r3, #1
 8002714:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002716:	2302      	movs	r3, #2
 8002718:	617b      	str	r3, [r7, #20]
      break;
 800271a:	e01d      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_IT_RISING:
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800271c:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <gpioPinMode+0x11c>)
 800271e:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
      break;
 8002724:	e018      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_IT_RISING_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002726:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <gpioPinMode+0x11c>)
 8002728:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800272a:	2301      	movs	r3, #1
 800272c:	617b      	str	r3, [r7, #20]
      break;
 800272e:	e013      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_IT_RISING_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002730:	4b18      	ldr	r3, [pc, #96]	@ (8002794 <gpioPinMode+0x11c>)
 8002732:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002734:	2302      	movs	r3, #2
 8002736:	617b      	str	r3, [r7, #20]
      break;
 8002738:	e00e      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_IT_FALLING:
      GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800273a:	4b17      	ldr	r3, [pc, #92]	@ (8002798 <gpioPinMode+0x120>)
 800273c:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
      break;
 8002742:	e009      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_IT_FALLING_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002744:	4b14      	ldr	r3, [pc, #80]	@ (8002798 <gpioPinMode+0x120>)
 8002746:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002748:	2301      	movs	r3, #1
 800274a:	617b      	str	r3, [r7, #20]
      break;
 800274c:	e004      	b.n	8002758 <gpioPinMode+0xe0>

    case _DEF_IT_FALLING_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800274e:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <gpioPinMode+0x120>)
 8002750:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002752:	2302      	movs	r3, #2
 8002754:	617b      	str	r3, [r7, #20]
      break;
 8002756:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8002758:	79fa      	ldrb	r2, [r7, #7]
 800275a:	4910      	ldr	r1, [pc, #64]	@ (800279c <gpioPinMode+0x124>)
 800275c:	4613      	mov	r3, r2
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	4413      	add	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	3304      	adds	r3, #4
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 800276c:	79fa      	ldrb	r2, [r7, #7]
 800276e:	490b      	ldr	r1, [pc, #44]	@ (800279c <gpioPinMode+0x124>)
 8002770:	4613      	mov	r3, r2
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	440b      	add	r3, r1
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f107 020c 	add.w	r2, r7, #12
 8002780:	4611      	mov	r1, r2
 8002782:	4618      	mov	r0, r3
 8002784:	f001 fa96 	bl	8003cb4 <HAL_GPIO_Init>

  return ret;
 8002788:	7ffb      	ldrb	r3, [r7, #31]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3720      	adds	r7, #32
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	10110000 	.word	0x10110000
 8002798:	10210000 	.word	0x10210000
 800279c:	0800a2c0 	.word	0x0800a2c0

080027a0 <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	4603      	mov	r3, r0
 80027a8:	460a      	mov	r2, r1
 80027aa:	71fb      	strb	r3, [r7, #7]
 80027ac:	4613      	mov	r3, r2
 80027ae:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d140      	bne.n	8002838 <gpioPinWrite+0x98>
  {
    return;
  }

  if (value)
 80027b6:	79bb      	ldrb	r3, [r7, #6]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01e      	beq.n	80027fa <gpioPinWrite+0x5a>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 80027bc:	79fa      	ldrb	r2, [r7, #7]
 80027be:	4920      	ldr	r1, [pc, #128]	@ (8002840 <gpioPinWrite+0xa0>)
 80027c0:	4613      	mov	r3, r2
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	4413      	add	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	6818      	ldr	r0, [r3, #0]
 80027cc:	79fa      	ldrb	r2, [r7, #7]
 80027ce:	491c      	ldr	r1, [pc, #112]	@ (8002840 <gpioPinWrite+0xa0>)
 80027d0:	4613      	mov	r3, r2
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	4413      	add	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	3304      	adds	r3, #4
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	b299      	uxth	r1, r3
 80027e0:	79fa      	ldrb	r2, [r7, #7]
 80027e2:	4c17      	ldr	r4, [pc, #92]	@ (8002840 <gpioPinWrite+0xa0>)
 80027e4:	4613      	mov	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4423      	add	r3, r4
 80027ee:	3309      	adds	r3, #9
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	f001 fcb5 	bl	8004162 <HAL_GPIO_WritePin>
 80027f8:	e01f      	b.n	800283a <gpioPinWrite+0x9a>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 80027fa:	79fa      	ldrb	r2, [r7, #7]
 80027fc:	4910      	ldr	r1, [pc, #64]	@ (8002840 <gpioPinWrite+0xa0>)
 80027fe:	4613      	mov	r3, r2
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	6818      	ldr	r0, [r3, #0]
 800280a:	79fa      	ldrb	r2, [r7, #7]
 800280c:	490c      	ldr	r1, [pc, #48]	@ (8002840 <gpioPinWrite+0xa0>)
 800280e:	4613      	mov	r3, r2
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	4413      	add	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	440b      	add	r3, r1
 8002818:	3304      	adds	r3, #4
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	b299      	uxth	r1, r3
 800281e:	79fa      	ldrb	r2, [r7, #7]
 8002820:	4c07      	ldr	r4, [pc, #28]	@ (8002840 <gpioPinWrite+0xa0>)
 8002822:	4613      	mov	r3, r2
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	4413      	add	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4423      	add	r3, r4
 800282c:	330a      	adds	r3, #10
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	461a      	mov	r2, r3
 8002832:	f001 fc96 	bl	8004162 <HAL_GPIO_WritePin>
 8002836:	e000      	b.n	800283a <gpioPinWrite+0x9a>
    return;
 8002838:	bf00      	nop
  }
}
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bd90      	pop	{r4, r7, pc}
 8002840:	0800a2c0 	.word	0x0800a2c0

08002844 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800284e:	2300      	movs	r3, #0
 8002850:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <gpioPinRead+0x18>
  {
    return false;
 8002858:	2300      	movs	r3, #0
 800285a:	e024      	b.n	80028a6 <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 800285c:	79fa      	ldrb	r2, [r7, #7]
 800285e:	4914      	ldr	r1, [pc, #80]	@ (80028b0 <gpioPinRead+0x6c>)
 8002860:	4613      	mov	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4413      	add	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	79fa      	ldrb	r2, [r7, #7]
 800286e:	4910      	ldr	r1, [pc, #64]	@ (80028b0 <gpioPinRead+0x6c>)
 8002870:	4613      	mov	r3, r2
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4413      	add	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	440b      	add	r3, r1
 800287a:	3304      	adds	r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	b29b      	uxth	r3, r3
 8002880:	4619      	mov	r1, r3
 8002882:	f001 fc57 	bl	8004134 <HAL_GPIO_ReadPin>
 8002886:	4603      	mov	r3, r0
 8002888:	4618      	mov	r0, r3
 800288a:	79fa      	ldrb	r2, [r7, #7]
 800288c:	4908      	ldr	r1, [pc, #32]	@ (80028b0 <gpioPinRead+0x6c>)
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	3309      	adds	r3, #9
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	4298      	cmp	r0, r3
 800289e:	d101      	bne.n	80028a4 <gpioPinRead+0x60>
  {
    ret = true;
 80028a0:	2301      	movs	r3, #1
 80028a2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	0800a2c0 	.word	0x0800a2c0

080028b4 <cliGpio>:
}


#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 80028b4:	b590      	push	{r4, r7, lr}
 80028b6:	b087      	sub	sp, #28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80028bc:	2300      	movs	r3, #0
 80028be:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "show") == true)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d128      	bne.n	800291a <cliGpio+0x66>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	4947      	ldr	r1, [pc, #284]	@ (80029ec <cliGpio+0x138>)
 80028ce:	2000      	movs	r0, #0
 80028d0:	4798      	blx	r3
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d020      	beq.n	800291a <cliGpio+0x66>
  {
    while(cliKeepLoop())
 80028d8:	e018      	b.n	800290c <cliGpio+0x58>
    {
      for (int i=0; i<GPIO_MAX_CH; i++)
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
 80028de:	e00c      	b.n	80028fa <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ffad 	bl	8002844 <gpioPinRead>
 80028ea:	4603      	mov	r3, r0
 80028ec:	4619      	mov	r1, r3
 80028ee:	4840      	ldr	r0, [pc, #256]	@ (80029f0 <cliGpio+0x13c>)
 80028f0:	f7ff fa4e 	bl	8001d90 <cliPrintf>
      for (int i=0; i<GPIO_MAX_CH; i++)
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	3301      	adds	r3, #1
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	ddef      	ble.n	80028e0 <cliGpio+0x2c>
      }
      cliPrintf("\n");
 8002900:	483c      	ldr	r0, [pc, #240]	@ (80029f4 <cliGpio+0x140>)
 8002902:	f7ff fa45 	bl	8001d90 <cliPrintf>
      delay(100);
 8002906:	2064      	movs	r0, #100	@ 0x64
 8002908:	f7fe fcc4 	bl	8001294 <delay>
    while(cliKeepLoop())
 800290c:	f7ff fb34 	bl	8001f78 <cliKeepLoop>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1e1      	bne.n	80028da <cliGpio+0x26>
    }
    ret = true;
 8002916:	2301      	movs	r3, #1
 8002918:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d123      	bne.n	800296a <cliGpio+0xb6>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	4934      	ldr	r1, [pc, #208]	@ (80029f8 <cliGpio+0x144>)
 8002928:	2000      	movs	r0, #0
 800292a:	4798      	blx	r3
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d01b      	beq.n	800296a <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2001      	movs	r0, #1
 8002938:	4798      	blx	r3
 800293a:	4603      	mov	r3, r0
 800293c:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 800293e:	e00d      	b.n	800295c <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8002940:	7bfc      	ldrb	r4, [r7, #15]
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff7d 	bl	8002844 <gpioPinRead>
 800294a:	4603      	mov	r3, r0
 800294c:	461a      	mov	r2, r3
 800294e:	4621      	mov	r1, r4
 8002950:	482a      	ldr	r0, [pc, #168]	@ (80029fc <cliGpio+0x148>)
 8002952:	f7ff fa1d 	bl	8001d90 <cliPrintf>
      delay(100);
 8002956:	2064      	movs	r0, #100	@ 0x64
 8002958:	f7fe fc9c 	bl	8001294 <delay>
    while(cliKeepLoop())
 800295c:	f7ff fb0c 	bl	8001f78 <cliKeepLoop>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1ec      	bne.n	8002940 <cliGpio+0x8c>
    }

    ret = true;
 8002966:	2301      	movs	r3, #1
 8002968:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	2b03      	cmp	r3, #3
 8002970:	d126      	bne.n	80029c0 <cliGpio+0x10c>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	4922      	ldr	r1, [pc, #136]	@ (8002a00 <cliGpio+0x14c>)
 8002978:	2000      	movs	r0, #0
 800297a:	4798      	blx	r3
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d01e      	beq.n	80029c0 <cliGpio+0x10c>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2001      	movs	r0, #1
 8002988:	4798      	blx	r3
 800298a:	4603      	mov	r3, r0
 800298c:	73bb      	strb	r3, [r7, #14]
    data = (uint8_t)args->getData(2);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2002      	movs	r0, #2
 8002994:	4798      	blx	r3
 8002996:	4603      	mov	r3, r0
 8002998:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, data);
 800299a:	7b7b      	ldrb	r3, [r7, #13]
 800299c:	2b00      	cmp	r3, #0
 800299e:	bf14      	ite	ne
 80029a0:	2301      	movne	r3, #1
 80029a2:	2300      	moveq	r3, #0
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	7bbb      	ldrb	r3, [r7, #14]
 80029a8:	4611      	mov	r1, r2
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff fef8 	bl	80027a0 <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 80029b0:	7bbb      	ldrb	r3, [r7, #14]
 80029b2:	7b7a      	ldrb	r2, [r7, #13]
 80029b4:	4619      	mov	r1, r3
 80029b6:	4813      	ldr	r0, [pc, #76]	@ (8002a04 <cliGpio+0x150>)
 80029b8:	f7ff f9ea 	bl	8001d90 <cliPrintf>
    ret = true;
 80029bc:	2301      	movs	r3, #1
 80029be:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 80029c0:	7dfb      	ldrb	r3, [r7, #23]
 80029c2:	f083 0301 	eor.w	r3, r3, #1
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <cliGpio+0x12e>
  {
    cliPrintf("gpio show\n");
 80029cc:	480e      	ldr	r0, [pc, #56]	@ (8002a08 <cliGpio+0x154>)
 80029ce:	f7ff f9df 	bl	8001d90 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", GPIO_MAX_CH-1);
 80029d2:	2100      	movs	r1, #0
 80029d4:	480d      	ldr	r0, [pc, #52]	@ (8002a0c <cliGpio+0x158>)
 80029d6:	f7ff f9db 	bl	8001d90 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", GPIO_MAX_CH-1);
 80029da:	2100      	movs	r1, #0
 80029dc:	480c      	ldr	r0, [pc, #48]	@ (8002a10 <cliGpio+0x15c>)
 80029de:	f7ff f9d7 	bl	8001d90 <cliPrintf>
  }
}
 80029e2:	bf00      	nop
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd90      	pop	{r4, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	0800a1f8 	.word	0x0800a1f8
 80029f0:	0800a200 	.word	0x0800a200
 80029f4:	0800a204 	.word	0x0800a204
 80029f8:	0800a208 	.word	0x0800a208
 80029fc:	0800a210 	.word	0x0800a210
 8002a00:	0800a224 	.word	0x0800a224
 8002a04:	0800a22c 	.word	0x0800a22c
 8002a08:	0800a240 	.word	0x0800a240
 8002a0c:	0800a24c 	.word	0x0800a24c
 8002a10:	0800a260 	.word	0x0800a260

08002a14 <iwdgInit>:

static IWDG_HandleTypeDef hiwdg;


bool iwdgInit(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return true;
 8002a18:	2301      	movs	r3, #1
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
	...

08002a24 <iwdgBegin>:

bool iwdgBegin(uint32_t time_ms)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  if(time_ms >= 4095)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d901      	bls.n	8002a3a <iwdgBegin+0x16>
    return false;
 8002a36:	2300      	movs	r3, #0
 8002a38:	e011      	b.n	8002a5e <iwdgBegin+0x3a>

  hiwdg.Instance = IWDG;
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a68 <iwdgBegin+0x44>)
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a6c <iwdgBegin+0x48>)
 8002a3e:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64; // 1.6ms .
 8002a40:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <iwdgBegin+0x44>)
 8002a42:	2204      	movs	r2, #4
 8002a44:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = time_ms;
 8002a46:	4a08      	ldr	r2, [pc, #32]	@ (8002a68 <iwdgBegin+0x44>)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6093      	str	r3, [r2, #8]
  //hiwdg.Init.Window = time_ms;

  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002a4c:	4806      	ldr	r0, [pc, #24]	@ (8002a68 <iwdgBegin+0x44>)
 8002a4e:	f001 fbdb 	bl	8004208 <HAL_IWDG_Init>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <iwdgBegin+0x38>
  {
    return false;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	e000      	b.n	8002a5e <iwdgBegin+0x3a>
  }

  return true;
 8002a5c:	2301      	movs	r3, #1
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000700 	.word	0x20000700
 8002a6c:	40003000 	.word	0x40003000

08002a70 <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af00      	add	r7, sp, #0
  bool ret = true;
 8002a76:	2301      	movs	r3, #1
 8002a78:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7a:	f107 0308 	add.w	r3, r7, #8
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	605a      	str	r2, [r3, #4]
 8002a84:	609a      	str	r2, [r3, #8]
 8002a86:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <ledInit+0x8c>)
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8002afc <ledInit+0x8c>)
 8002a8e:	f043 0310 	orr.w	r3, r3, #16
 8002a92:	6193      	str	r3, [r2, #24]
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <ledInit+0x8c>)
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	f003 0310 	and.w	r3, r3, #16
 8002a9c:	607b      	str	r3, [r7, #4]
 8002a9e:	687b      	ldr	r3, [r7, #4]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	617b      	str	r3, [r7, #20]

  for (int i=0; i<LED_MAX_CH; i++)
 8002aac:	2300      	movs	r3, #0
 8002aae:	61fb      	str	r3, [r7, #28]
 8002ab0:	e017      	b.n	8002ae2 <ledInit+0x72>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8002ab2:	4a13      	ldr	r2, [pc, #76]	@ (8002b00 <ledInit+0x90>)
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	4413      	add	r3, r2
 8002aba:	889b      	ldrh	r3, [r3, #4]
 8002abc:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8002abe:	4a10      	ldr	r2, [pc, #64]	@ (8002b00 <ledInit+0x90>)
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ac6:	f107 0208 	add.w	r2, r7, #8
 8002aca:	4611      	mov	r1, r2
 8002acc:	4618      	mov	r0, r3
 8002ace:	f001 f8f1 	bl	8003cb4 <HAL_GPIO_Init>

    ledOff(i);
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 f838 	bl	8002b4c <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	61fb      	str	r3, [r7, #28]
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	dde4      	ble.n	8002ab2 <ledInit+0x42>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 8002ae8:	4906      	ldr	r1, [pc, #24]	@ (8002b04 <ledInit+0x94>)
 8002aea:	4807      	ldr	r0, [pc, #28]	@ (8002b08 <ledInit+0x98>)
 8002aec:	f7ff fa5a 	bl	8001fa4 <cliAdd>
#endif

  return ret;
 8002af0:	7efb      	ldrb	r3, [r7, #27]
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3720      	adds	r7, #32
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40021000 	.word	0x40021000
 8002b00:	20000010 	.word	0x20000010
 8002b04:	08002bc5 	.word	0x08002bc5
 8002b08:	0800a27c 	.word	0x0800a27c

08002b0c <ledOn>:

void ledOn(uint8_t ch)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d111      	bne.n	8002b40 <ledOn+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b48 <ledOn+0x3c>)
 8002b20:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	4a08      	ldr	r2, [pc, #32]	@ (8002b48 <ledOn+0x3c>)
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4413      	add	r3, r2
 8002b2c:	8899      	ldrh	r1, [r3, #4]
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	4a05      	ldr	r2, [pc, #20]	@ (8002b48 <ledOn+0x3c>)
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	4413      	add	r3, r2
 8002b36:	799b      	ldrb	r3, [r3, #6]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	f001 fb12 	bl	8004162 <HAL_GPIO_WritePin>
 8002b3e:	e000      	b.n	8002b42 <ledOn+0x36>
  if (ch >= LED_MAX_CH) return;
 8002b40:	bf00      	nop
}
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	20000010 	.word	0x20000010

08002b4c <ledOff>:

void ledOff(uint8_t ch)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d111      	bne.n	8002b80 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b88 <ledOff+0x3c>)
 8002b60:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	4a08      	ldr	r2, [pc, #32]	@ (8002b88 <ledOff+0x3c>)
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	8899      	ldrh	r1, [r3, #4]
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	4a05      	ldr	r2, [pc, #20]	@ (8002b88 <ledOff+0x3c>)
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	79db      	ldrb	r3, [r3, #7]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f001 faf2 	bl	8004162 <HAL_GPIO_WritePin>
 8002b7e:	e000      	b.n	8002b82 <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8002b80:	bf00      	nop
}
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	20000010 	.word	0x20000010

08002b8c <ledToggle>:

void ledToggle(uint8_t ch)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d10d      	bne.n	8002bb8 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8002b9c:	79fb      	ldrb	r3, [r7, #7]
 8002b9e:	4a08      	ldr	r2, [pc, #32]	@ (8002bc0 <ledToggle+0x34>)
 8002ba0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	4906      	ldr	r1, [pc, #24]	@ (8002bc0 <ledToggle+0x34>)
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	440b      	add	r3, r1
 8002bac:	889b      	ldrh	r3, [r3, #4]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4610      	mov	r0, r2
 8002bb2:	f001 faee 	bl	8004192 <HAL_GPIO_TogglePin>
 8002bb6:	e000      	b.n	8002bba <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 8002bb8:	bf00      	nop
}
 8002bba:	3708      	adds	r7, #8
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	20000010 	.word	0x20000010

08002bc4 <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	d133      	bne.n	8002c40 <cliLed+0x7c>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	491f      	ldr	r1, [pc, #124]	@ (8002c5c <cliLed+0x98>)
 8002bde:	2000      	movs	r0, #0
 8002be0:	4798      	blx	r3
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d02b      	beq.n	8002c40 <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	2001      	movs	r0, #1
 8002bee:	4798      	blx	r3
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2002      	movs	r0, #2
 8002bfa:	4798      	blx	r3
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8002c00:	7dbb      	ldrb	r3, [r7, #22]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d002      	beq.n	8002c0c <cliLed+0x48>
    {
      led_ch--;
 8002c06:	7dbb      	ldrb	r3, [r7, #22]
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8002c0c:	f7fe fb6c 	bl	80012e8 <millis>
 8002c10:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 8002c12:	e00e      	b.n	8002c32 <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 8002c14:	f7fe fb68 	bl	80012e8 <millis>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d806      	bhi.n	8002c32 <cliLed+0x6e>
      {
        pre_time = millis();
 8002c24:	f7fe fb60 	bl	80012e8 <millis>
 8002c28:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 8002c2a:	7dbb      	ldrb	r3, [r7, #22]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ffad 	bl	8002b8c <ledToggle>
    while(cliKeepLoop())
 8002c32:	f7ff f9a1 	bl	8001f78 <cliKeepLoop>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1eb      	bne.n	8002c14 <cliLed+0x50>
      }
    }

    ret = true;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8002c40:	7dfb      	ldrb	r3, [r7, #23]
 8002c42:	f083 0301 	eor.w	r3, r3, #1
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	4804      	ldr	r0, [pc, #16]	@ (8002c60 <cliLed+0x9c>)
 8002c50:	f7ff f89e 	bl	8001d90 <cliPrintf>
  }
}
 8002c54:	bf00      	nop
 8002c56:	3718      	adds	r7, #24
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	0800a280 	.word	0x0800a280
 8002c60:	0800a288 	.word	0x0800a288

08002c64 <uartInit>:
DMA_HandleTypeDef hdma_usart2_rx;
#endif


bool uartInit(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	607b      	str	r3, [r7, #4]
 8002c6e:	e007      	b.n	8002c80 <uartInit+0x1c>
  {
    is_open[i] = false;
 8002c70:	4a08      	ldr	r2, [pc, #32]	@ (8002c94 <uartInit+0x30>)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4413      	add	r3, r2
 8002c76:	2200      	movs	r2, #0
 8002c78:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	607b      	str	r3, [r7, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	ddf4      	ble.n	8002c70 <uartInit+0xc>
  }

  return true;
 8002c86:	2301      	movs	r3, #1
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	2000070c 	.word	0x2000070c

08002c98 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	6039      	str	r1, [r7, #0]
 8002ca2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d07c      	beq.n	8002da8 <uartOpen+0x110>
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	f300 80e8 	bgt.w	8002e84 <uartOpen+0x1ec>
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d002      	beq.n	8002cbe <uartOpen+0x26>
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d007      	beq.n	8002ccc <uartOpen+0x34>
 8002cbc:	e0e2      	b.n	8002e84 <uartOpen+0x1ec>
  {
    case _DEF_UART1:
      is_open[ch] = true;
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	4a73      	ldr	r2, [pc, #460]	@ (8002e90 <uartOpen+0x1f8>)
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	54d1      	strb	r1, [r2, r3]
      ret = true;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	75fb      	strb	r3, [r7, #23]
      break;
 8002cca:	e0db      	b.n	8002e84 <uartOpen+0x1ec>

    case _DEF_UART2:
      #ifdef _USE_UART2
      huart1.Instance         = USART1;
 8002ccc:	4b71      	ldr	r3, [pc, #452]	@ (8002e94 <uartOpen+0x1fc>)
 8002cce:	4a72      	ldr	r2, [pc, #456]	@ (8002e98 <uartOpen+0x200>)
 8002cd0:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 8002cd2:	4a70      	ldr	r2, [pc, #448]	@ (8002e94 <uartOpen+0x1fc>)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 8002cd8:	4b6e      	ldr	r3, [pc, #440]	@ (8002e94 <uartOpen+0x1fc>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits    = UART_STOPBITS_1;
 8002cde:	4b6d      	ldr	r3, [pc, #436]	@ (8002e94 <uartOpen+0x1fc>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity      = UART_PARITY_NONE;
 8002ce4:	4b6b      	ldr	r3, [pc, #428]	@ (8002e94 <uartOpen+0x1fc>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode        = UART_MODE_TX_RX;
 8002cea:	4b6a      	ldr	r3, [pc, #424]	@ (8002e94 <uartOpen+0x1fc>)
 8002cec:	220c      	movs	r2, #12
 8002cee:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8002cf0:	4b68      	ldr	r3, [pc, #416]	@ (8002e94 <uartOpen+0x1fc>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 8002cf6:	4b67      	ldr	r3, [pc, #412]	@ (8002e94 <uartOpen+0x1fc>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8002cfc:	4865      	ldr	r0, [pc, #404]	@ (8002e94 <uartOpen+0x1fc>)
 8002cfe:	f001 ff5f 	bl	8004bc0 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	4a65      	ldr	r2, [pc, #404]	@ (8002e9c <uartOpen+0x204>)
 8002d08:	4413      	add	r3, r2
 8002d0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d0e:	4964      	ldr	r1, [pc, #400]	@ (8002ea0 <uartOpen+0x208>)
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fe fcc4 	bl	800169e <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 8002d16:	4b63      	ldr	r3, [pc, #396]	@ (8002ea4 <uartOpen+0x20c>)
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	4a62      	ldr	r2, [pc, #392]	@ (8002ea4 <uartOpen+0x20c>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6153      	str	r3, [r2, #20]
 8002d22:	4b60      	ldr	r3, [pc, #384]	@ (8002ea4 <uartOpen+0x20c>)
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	693b      	ldr	r3, [r7, #16]
      HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2100      	movs	r1, #0
 8002d32:	200f      	movs	r0, #15
 8002d34:	f000 fc7b 	bl	800362e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002d38:	200f      	movs	r0, #15
 8002d3a:	f000 fc94 	bl	8003666 <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d3e:	4855      	ldr	r0, [pc, #340]	@ (8002e94 <uartOpen+0x1fc>)
 8002d40:	f001 feee 	bl	8004b20 <HAL_UART_Init>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <uartOpen+0xb8>
      {
        ret = false;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	75fb      	strb	r3, [r7, #23]

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      #endif
      break;
 8002d4e:	e099      	b.n	8002e84 <uartOpen+0x1ec>
        ret = true;
 8002d50:	2301      	movs	r3, #1
 8002d52:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8002d54:	79fb      	ldrb	r3, [r7, #7]
 8002d56:	4a4e      	ldr	r2, [pc, #312]	@ (8002e90 <uartOpen+0x1f8>)
 8002d58:	2101      	movs	r1, #1
 8002d5a:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8002d5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d60:	494f      	ldr	r1, [pc, #316]	@ (8002ea0 <uartOpen+0x208>)
 8002d62:	484c      	ldr	r0, [pc, #304]	@ (8002e94 <uartOpen+0x1fc>)
 8002d64:	f001 ffe1 	bl	8004d2a <HAL_UART_Receive_DMA>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <uartOpen+0xda>
          ret = false;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	4a49      	ldr	r2, [pc, #292]	@ (8002e9c <uartOpen+0x204>)
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	4413      	add	r3, r2
 8002d7a:	3308      	adds	r3, #8
 8002d7c:	6819      	ldr	r1, [r3, #0]
 8002d7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ea8 <uartOpen+0x210>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	1a8a      	subs	r2, r1, r2
 8002d88:	4944      	ldr	r1, [pc, #272]	@ (8002e9c <uartOpen+0x204>)
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	440b      	add	r3, r1
 8002d8e:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 8002d90:	79fa      	ldrb	r2, [r7, #7]
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	4941      	ldr	r1, [pc, #260]	@ (8002e9c <uartOpen+0x204>)
 8002d96:	0112      	lsls	r2, r2, #4
 8002d98:	440a      	add	r2, r1
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	493f      	ldr	r1, [pc, #252]	@ (8002e9c <uartOpen+0x204>)
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	440b      	add	r3, r1
 8002da2:	3304      	adds	r3, #4
 8002da4:	601a      	str	r2, [r3, #0]
      break;
 8002da6:	e06d      	b.n	8002e84 <uartOpen+0x1ec>

    case _DEF_UART3:
      #ifdef _USE_UART3
      huart2.Instance = USART2;
 8002da8:	4b40      	ldr	r3, [pc, #256]	@ (8002eac <uartOpen+0x214>)
 8002daa:	4a41      	ldr	r2, [pc, #260]	@ (8002eb0 <uartOpen+0x218>)
 8002dac:	601a      	str	r2, [r3, #0]
      huart2.Init.BaudRate = baud;
 8002dae:	4a3f      	ldr	r2, [pc, #252]	@ (8002eac <uartOpen+0x214>)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	6053      	str	r3, [r2, #4]
      huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002db4:	4b3d      	ldr	r3, [pc, #244]	@ (8002eac <uartOpen+0x214>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
      huart2.Init.StopBits = UART_STOPBITS_1;
 8002dba:	4b3c      	ldr	r3, [pc, #240]	@ (8002eac <uartOpen+0x214>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	60da      	str	r2, [r3, #12]
      huart2.Init.Parity = UART_PARITY_NONE;
 8002dc0:	4b3a      	ldr	r3, [pc, #232]	@ (8002eac <uartOpen+0x214>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	611a      	str	r2, [r3, #16]
      huart2.Init.Mode = UART_MODE_TX_RX;
 8002dc6:	4b39      	ldr	r3, [pc, #228]	@ (8002eac <uartOpen+0x214>)
 8002dc8:	220c      	movs	r2, #12
 8002dca:	615a      	str	r2, [r3, #20]
      huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dcc:	4b37      	ldr	r3, [pc, #220]	@ (8002eac <uartOpen+0x214>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	619a      	str	r2, [r3, #24]
      huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dd2:	4b36      	ldr	r3, [pc, #216]	@ (8002eac <uartOpen+0x214>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	61da      	str	r2, [r3, #28]
      HAL_UART_DeInit(&huart2);
 8002dd8:	4834      	ldr	r0, [pc, #208]	@ (8002eac <uartOpen+0x214>)
 8002dda:	f001 fef1 	bl	8004bc0 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf2[0], 256);
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	011b      	lsls	r3, r3, #4
 8002de2:	4a2e      	ldr	r2, [pc, #184]	@ (8002e9c <uartOpen+0x204>)
 8002de4:	4413      	add	r3, r2
 8002de6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dea:	4932      	ldr	r1, [pc, #200]	@ (8002eb4 <uartOpen+0x21c>)
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fe fc56 	bl	800169e <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 8002df2:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea4 <uartOpen+0x20c>)
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	4a2b      	ldr	r2, [pc, #172]	@ (8002ea4 <uartOpen+0x20c>)
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	6153      	str	r3, [r2, #20]
 8002dfe:	4b29      	ldr	r3, [pc, #164]	@ (8002ea4 <uartOpen+0x20c>)
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	68fb      	ldr	r3, [r7, #12]
      HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2010      	movs	r0, #16
 8002e10:	f000 fc0d 	bl	800362e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002e14:	2010      	movs	r0, #16
 8002e16:	f000 fc26 	bl	8003666 <HAL_NVIC_EnableIRQ>

      if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e1a:	4824      	ldr	r0, [pc, #144]	@ (8002eac <uartOpen+0x214>)
 8002e1c:	f001 fe80 	bl	8004b20 <HAL_UART_Init>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d002      	beq.n	8002e2c <uartOpen+0x194>
      {
        ret = false;
 8002e26:	2300      	movs	r3, #0
 8002e28:	75fb      	strb	r3, [r7, #23]

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      #endif
      break;
 8002e2a:	e02a      	b.n	8002e82 <uartOpen+0x1ea>
        ret = true;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	4a17      	ldr	r2, [pc, #92]	@ (8002e90 <uartOpen+0x1f8>)
 8002e34:	2101      	movs	r1, #1
 8002e36:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart2, (uint8_t *)&rx_buf2[0], 256) != HAL_OK)
 8002e38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e3c:	491d      	ldr	r1, [pc, #116]	@ (8002eb4 <uartOpen+0x21c>)
 8002e3e:	481b      	ldr	r0, [pc, #108]	@ (8002eac <uartOpen+0x214>)
 8002e40:	f001 ff73 	bl	8004d2a <HAL_UART_Receive_DMA>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <uartOpen+0x1b6>
          ret = false;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR;
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	4a12      	ldr	r2, [pc, #72]	@ (8002e9c <uartOpen+0x204>)
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	4413      	add	r3, r2
 8002e56:	3308      	adds	r3, #8
 8002e58:	6819      	ldr	r1, [r3, #0]
 8002e5a:	4b17      	ldr	r3, [pc, #92]	@ (8002eb8 <uartOpen+0x220>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	1a8a      	subs	r2, r1, r2
 8002e64:	490d      	ldr	r1, [pc, #52]	@ (8002e9c <uartOpen+0x204>)
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	440b      	add	r3, r1
 8002e6a:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 8002e6c:	79fa      	ldrb	r2, [r7, #7]
 8002e6e:	79fb      	ldrb	r3, [r7, #7]
 8002e70:	490a      	ldr	r1, [pc, #40]	@ (8002e9c <uartOpen+0x204>)
 8002e72:	0112      	lsls	r2, r2, #4
 8002e74:	440a      	add	r2, r1
 8002e76:	6812      	ldr	r2, [r2, #0]
 8002e78:	4908      	ldr	r1, [pc, #32]	@ (8002e9c <uartOpen+0x204>)
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	440b      	add	r3, r1
 8002e7e:	3304      	adds	r3, #4
 8002e80:	601a      	str	r2, [r3, #0]
      break;
 8002e82:	bf00      	nop
  }

  return ret;
 8002e84:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	2000070c 	.word	0x2000070c
 8002e94:	20000930 	.word	0x20000930
 8002e98:	40013800 	.word	0x40013800
 8002e9c:	20000710 	.word	0x20000710
 8002ea0:	20000730 	.word	0x20000730
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	200009c0 	.word	0x200009c0
 8002eac:	20000978 	.word	0x20000978
 8002eb0:	40004400 	.word	0x40004400
 8002eb4:	20000830 	.word	0x20000830
 8002eb8:	20000a04 	.word	0x20000a04

08002ebc <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8002eca:	79fb      	ldrb	r3, [r7, #7]
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d01d      	beq.n	8002f0c <uartAvailable+0x50>
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	dc34      	bgt.n	8002f3e <uartAvailable+0x82>
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d031      	beq.n	8002f3c <uartAvailable+0x80>
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d130      	bne.n	8002f3e <uartAvailable+0x82>
      //ret = cdcAvailable();
      break;

    case _DEF_UART2:
      #ifdef _USE_UART2
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR);
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	4a1a      	ldr	r2, [pc, #104]	@ (8002f48 <uartAvailable+0x8c>)
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	4413      	add	r3, r2
 8002ee4:	3308      	adds	r3, #8
 8002ee6:	6819      	ldr	r1, [r3, #0]
 8002ee8:	4b18      	ldr	r3, [pc, #96]	@ (8002f4c <uartAvailable+0x90>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	79fb      	ldrb	r3, [r7, #7]
 8002ef0:	1a8a      	subs	r2, r1, r2
 8002ef2:	4915      	ldr	r1, [pc, #84]	@ (8002f48 <uartAvailable+0x8c>)
 8002ef4:	011b      	lsls	r3, r3, #4
 8002ef6:	440b      	add	r3, r1
 8002ef8:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	4a12      	ldr	r2, [pc, #72]	@ (8002f48 <uartAvailable+0x8c>)
 8002f00:	4413      	add	r3, r2
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe fbe5 	bl	80016d2 <qbufferAvailable>
 8002f08:	60f8      	str	r0, [r7, #12]
      #endif
      break;
 8002f0a:	e018      	b.n	8002f3e <uartAvailable+0x82>

    case _DEF_UART3:
      #ifdef _USE_UART3
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR);
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	4a0e      	ldr	r2, [pc, #56]	@ (8002f48 <uartAvailable+0x8c>)
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	4413      	add	r3, r2
 8002f14:	3308      	adds	r3, #8
 8002f16:	6819      	ldr	r1, [r3, #0]
 8002f18:	4b0d      	ldr	r3, [pc, #52]	@ (8002f50 <uartAvailable+0x94>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	1a8a      	subs	r2, r1, r2
 8002f22:	4909      	ldr	r1, [pc, #36]	@ (8002f48 <uartAvailable+0x8c>)
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	440b      	add	r3, r1
 8002f28:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	011b      	lsls	r3, r3, #4
 8002f2e:	4a06      	ldr	r2, [pc, #24]	@ (8002f48 <uartAvailable+0x8c>)
 8002f30:	4413      	add	r3, r2
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fe fbcd 	bl	80016d2 <qbufferAvailable>
 8002f38:	60f8      	str	r0, [r7, #12]
      #endif
      break;
 8002f3a:	e000      	b.n	8002f3e <uartAvailable+0x82>
      break;
 8002f3c:	bf00      	nop
  }

  return ret;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20000710 	.word	0x20000710
 8002f4c:	200009c0 	.word	0x200009c0
 8002f50:	20000a04 	.word	0x20000a04

08002f54 <uartWrite>:

  return ret;
}

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  switch(ch)
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d014      	beq.n	8002f96 <uartWrite+0x42>
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	dc26      	bgt.n	8002fbe <uartWrite+0x6a>
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d01f      	beq.n	8002fb4 <uartWrite+0x60>
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d122      	bne.n	8002fbe <uartWrite+0x6a>
      //ret = cdcWrite(p_data, length);
      break;

    case _DEF_UART2:
      #ifdef _USE_UART2
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	2364      	movs	r3, #100	@ 0x64
 8002f7e:	68b9      	ldr	r1, [r7, #8]
 8002f80:	4811      	ldr	r0, [pc, #68]	@ (8002fc8 <uartWrite+0x74>)
 8002f82:	f001 fe4f 	bl	8004c24 <HAL_UART_Transmit>
 8002f86:	4603      	mov	r3, r0
 8002f88:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8002f8a:	7cfb      	ldrb	r3, [r7, #19]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d113      	bne.n	8002fb8 <uartWrite+0x64>
      {
        ret = length;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	617b      	str	r3, [r7, #20]
      }
      #endif
      break;
 8002f94:	e010      	b.n	8002fb8 <uartWrite+0x64>

    case _DEF_UART3:
      #ifdef _USE_UART3
      status = HAL_UART_Transmit(&huart2, p_data, length, 100);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	2364      	movs	r3, #100	@ 0x64
 8002f9c:	68b9      	ldr	r1, [r7, #8]
 8002f9e:	480b      	ldr	r0, [pc, #44]	@ (8002fcc <uartWrite+0x78>)
 8002fa0:	f001 fe40 	bl	8004c24 <HAL_UART_Transmit>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8002fa8:	7cfb      	ldrb	r3, [r7, #19]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <uartWrite+0x68>
      {
        ret = length;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	617b      	str	r3, [r7, #20]
      }
      #endif
      break;
 8002fb2:	e003      	b.n	8002fbc <uartWrite+0x68>
      break;
 8002fb4:	bf00      	nop
 8002fb6:	e002      	b.n	8002fbe <uartWrite+0x6a>
      break;
 8002fb8:	bf00      	nop
 8002fba:	e000      	b.n	8002fbe <uartWrite+0x6a>
      break;
 8002fbc:	bf00      	nop
  }

  return ret;
 8002fbe:	697b      	ldr	r3, [r7, #20]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3718      	adds	r7, #24
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	20000930 	.word	0x20000930
 8002fcc:	20000978 	.word	0x20000978

08002fd0 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8002fd0:	b40e      	push	{r1, r2, r3}
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b0c7      	sub	sp, #284	@ 0x11c
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	4602      	mov	r2, r0
 8002fda:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fde:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002fe2:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8002fe4:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8002fe8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fec:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ff0:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8002ff2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ff6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ffa:	f107 0010 	add.w	r0, r7, #16
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8003004:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003008:	f004 fa1a 	bl	8007440 <vsniprintf>
 800300c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8003010:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003014:	f107 0110 	add.w	r1, r7, #16
 8003018:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800301c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff ff96 	bl	8002f54 <uartWrite>
 8003028:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

  va_end(args);


  return ret;
 800302c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8003030:	4618      	mov	r0, r3
 8003032:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8003036:	46bd      	mov	sp, r7
 8003038:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800303c:	b003      	add	sp, #12
 800303e:	4770      	bx	lr

08003040 <HAL_UART_ErrorCallback>:
}


#ifdef _USE_UART2
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr

08003052 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003052:	b480      	push	{r7}
 8003054:	b083      	sub	sp, #12
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);

    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
#endif
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr

08003064 <HAL_UART_MspInit>:




void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08a      	sub	sp, #40	@ 0x28
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800306c:	f107 0318 	add.w	r3, r7, #24
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	605a      	str	r2, [r3, #4]
 8003076:	609a      	str	r2, [r3, #8]
 8003078:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a65      	ldr	r2, [pc, #404]	@ (8003214 <HAL_UART_MspInit+0x1b0>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d160      	bne.n	8003146 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003084:	4b64      	ldr	r3, [pc, #400]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	4a63      	ldr	r2, [pc, #396]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 800308a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800308e:	6193      	str	r3, [r2, #24]
 8003090:	4b61      	ldr	r3, [pc, #388]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003098:	617b      	str	r3, [r7, #20]
 800309a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800309c:	4b5e      	ldr	r3, [pc, #376]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	4a5d      	ldr	r2, [pc, #372]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 80030a2:	f043 0304 	orr.w	r3, r3, #4
 80030a6:	6193      	str	r3, [r2, #24]
 80030a8:	4b5b      	ldr	r3, [pc, #364]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80030b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80030b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ba:	2302      	movs	r3, #2
 80030bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030be:	2303      	movs	r3, #3
 80030c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c2:	f107 0318 	add.w	r3, r7, #24
 80030c6:	4619      	mov	r1, r3
 80030c8:	4854      	ldr	r0, [pc, #336]	@ (800321c <HAL_UART_MspInit+0x1b8>)
 80030ca:	f000 fdf3 	bl	8003cb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80030ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030d4:	2300      	movs	r3, #0
 80030d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030dc:	f107 0318 	add.w	r3, r7, #24
 80030e0:	4619      	mov	r1, r3
 80030e2:	484e      	ldr	r0, [pc, #312]	@ (800321c <HAL_UART_MspInit+0x1b8>)
 80030e4:	f000 fde6 	bl	8003cb4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80030e8:	4b4d      	ldr	r3, [pc, #308]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 80030ea:	4a4e      	ldr	r2, [pc, #312]	@ (8003224 <HAL_UART_MspInit+0x1c0>)
 80030ec:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030ee:	4b4c      	ldr	r3, [pc, #304]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030f4:	4b4a      	ldr	r3, [pc, #296]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030fa:	4b49      	ldr	r3, [pc, #292]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 80030fc:	2280      	movs	r2, #128	@ 0x80
 80030fe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003100:	4b47      	ldr	r3, [pc, #284]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 8003102:	2200      	movs	r2, #0
 8003104:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003106:	4b46      	ldr	r3, [pc, #280]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 8003108:	2200      	movs	r2, #0
 800310a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800310c:	4b44      	ldr	r3, [pc, #272]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 800310e:	2200      	movs	r2, #0
 8003110:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003112:	4b43      	ldr	r3, [pc, #268]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 8003114:	2200      	movs	r2, #0
 8003116:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003118:	4841      	ldr	r0, [pc, #260]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 800311a:	f000 facd 	bl	80036b8 <HAL_DMA_Init>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8003124:	f7fe f92c 	bl	8001380 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a3d      	ldr	r2, [pc, #244]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 800312c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800312e:	4a3c      	ldr	r2, [pc, #240]	@ (8003220 <HAL_UART_MspInit+0x1bc>)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003134:	2200      	movs	r2, #0
 8003136:	2100      	movs	r1, #0
 8003138:	2025      	movs	r0, #37	@ 0x25
 800313a:	f000 fa78 	bl	800362e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800313e:	2025      	movs	r0, #37	@ 0x25
 8003140:	f000 fa91 	bl	8003666 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003144:	e062      	b.n	800320c <HAL_UART_MspInit+0x1a8>
  else if(uartHandle->Instance==USART2)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a37      	ldr	r2, [pc, #220]	@ (8003228 <HAL_UART_MspInit+0x1c4>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d15d      	bne.n	800320c <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003150:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	4a30      	ldr	r2, [pc, #192]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 8003156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800315a:	61d3      	str	r3, [r2, #28]
 800315c:	4b2e      	ldr	r3, [pc, #184]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003164:	60fb      	str	r3, [r7, #12]
 8003166:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003168:	4b2b      	ldr	r3, [pc, #172]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	4a2a      	ldr	r2, [pc, #168]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 800316e:	f043 0304 	orr.w	r3, r3, #4
 8003172:	6193      	str	r3, [r2, #24]
 8003174:	4b28      	ldr	r3, [pc, #160]	@ (8003218 <HAL_UART_MspInit+0x1b4>)
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003180:	2304      	movs	r3, #4
 8003182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003184:	2302      	movs	r3, #2
 8003186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003188:	2303      	movs	r3, #3
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800318c:	f107 0318 	add.w	r3, r7, #24
 8003190:	4619      	mov	r1, r3
 8003192:	4822      	ldr	r0, [pc, #136]	@ (800321c <HAL_UART_MspInit+0x1b8>)
 8003194:	f000 fd8e 	bl	8003cb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003198:	2308      	movs	r3, #8
 800319a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800319c:	2300      	movs	r3, #0
 800319e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a0:	2300      	movs	r3, #0
 80031a2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a4:	f107 0318 	add.w	r3, r7, #24
 80031a8:	4619      	mov	r1, r3
 80031aa:	481c      	ldr	r0, [pc, #112]	@ (800321c <HAL_UART_MspInit+0x1b8>)
 80031ac:	f000 fd82 	bl	8003cb4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80031b0:	4b1e      	ldr	r3, [pc, #120]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003230 <HAL_UART_MspInit+0x1cc>)
 80031b4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031b6:	4b1d      	ldr	r3, [pc, #116]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031bc:	4b1b      	ldr	r3, [pc, #108]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031be:	2200      	movs	r2, #0
 80031c0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031c2:	4b1a      	ldr	r3, [pc, #104]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031c4:	2280      	movs	r2, #128	@ 0x80
 80031c6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031c8:	4b18      	ldr	r3, [pc, #96]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031ce:	4b17      	ldr	r3, [pc, #92]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80031d4:	4b15      	ldr	r3, [pc, #84]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031da:	4b14      	ldr	r3, [pc, #80]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031dc:	2200      	movs	r2, #0
 80031de:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80031e0:	4812      	ldr	r0, [pc, #72]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031e2:	f000 fa69 	bl	80036b8 <HAL_DMA_Init>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80031ec:	f7fe f8c8 	bl	8001380 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a0e      	ldr	r2, [pc, #56]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031f6:	4a0d      	ldr	r2, [pc, #52]	@ (800322c <HAL_UART_MspInit+0x1c8>)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80031fc:	2200      	movs	r2, #0
 80031fe:	2100      	movs	r1, #0
 8003200:	2026      	movs	r0, #38	@ 0x26
 8003202:	f000 fa14 	bl	800362e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003206:	2026      	movs	r0, #38	@ 0x26
 8003208:	f000 fa2d 	bl	8003666 <HAL_NVIC_EnableIRQ>
}
 800320c:	bf00      	nop
 800320e:	3728      	adds	r7, #40	@ 0x28
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40013800 	.word	0x40013800
 8003218:	40021000 	.word	0x40021000
 800321c:	40010800 	.word	0x40010800
 8003220:	200009c0 	.word	0x200009c0
 8003224:	40020058 	.word	0x40020058
 8003228:	40004400 	.word	0x40004400
 800322c:	20000a04 	.word	0x20000a04
 8003230:	4002006c 	.word	0x4002006c

08003234 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a18      	ldr	r2, [pc, #96]	@ (80032a4 <HAL_UART_MspDeInit+0x70>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d113      	bne.n	800326e <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003246:	4b18      	ldr	r3, [pc, #96]	@ (80032a8 <HAL_UART_MspDeInit+0x74>)
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	4a17      	ldr	r2, [pc, #92]	@ (80032a8 <HAL_UART_MspDeInit+0x74>)
 800324c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003250:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8003252:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003256:	4815      	ldr	r0, [pc, #84]	@ (80032ac <HAL_UART_MspDeInit+0x78>)
 8003258:	f000 feb0 	bl	8003fbc <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003260:	4618      	mov	r0, r3
 8003262:	f000 fa83 	bl	800376c <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003266:	2025      	movs	r0, #37	@ 0x25
 8003268:	f000 fa0b 	bl	8003682 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800326c:	e016      	b.n	800329c <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART2)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a0f      	ldr	r2, [pc, #60]	@ (80032b0 <HAL_UART_MspDeInit+0x7c>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d111      	bne.n	800329c <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003278:	4b0b      	ldr	r3, [pc, #44]	@ (80032a8 <HAL_UART_MspDeInit+0x74>)
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	4a0a      	ldr	r2, [pc, #40]	@ (80032a8 <HAL_UART_MspDeInit+0x74>)
 800327e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003282:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8003284:	210c      	movs	r1, #12
 8003286:	4809      	ldr	r0, [pc, #36]	@ (80032ac <HAL_UART_MspDeInit+0x78>)
 8003288:	f000 fe98 	bl	8003fbc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003290:	4618      	mov	r0, r3
 8003292:	f000 fa6b 	bl	800376c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003296:	2026      	movs	r0, #38	@ 0x26
 8003298:	f000 f9f3 	bl	8003682 <HAL_NVIC_DisableIRQ>
}
 800329c:	bf00      	nop
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40013800 	.word	0x40013800
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40010800 	.word	0x40010800
 80032b0:	40004400 	.word	0x40004400

080032b4 <hwInit>:


#include "hw.h"

void hwInit(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  iwdgInit();
 80032b8:	f7ff fbac 	bl	8002a14 <iwdgInit>
  iwdgBegin(313); // 500.8ms
 80032bc:	f240 1039 	movw	r0, #313	@ 0x139
 80032c0:	f7ff fbb0 	bl	8002a24 <iwdgBegin>

  bspInit();
 80032c4:	f7fd ffb4 	bl	8001230 <bspInit>
  cliInit();
 80032c8:	f7fe fcde 	bl	8001c88 <cliInit>
  ledInit();
 80032cc:	f7ff fbd0 	bl	8002a70 <ledInit>
  cdcInit();
 80032d0:	f7fe fcca 	bl	8001c68 <cdcInit>
  uartInit();
 80032d4:	f7ff fcc6 	bl	8002c64 <uartInit>
  gpioInit();
 80032d8:	f7ff f97a 	bl	80025d0 <gpioInit>
  beaconInit();
 80032dc:	f7fe fa10 	bl	8001700 <beaconInit>
  buttonInit();
 80032e0:	f7fe fbac 	bl	8001a3c <buttonInit>
  dht22Init(GPIOB, GPIO_PIN_0);
 80032e4:	2101      	movs	r1, #1
 80032e6:	4802      	ldr	r0, [pc, #8]	@ (80032f0 <hwInit+0x3c>)
 80032e8:	f7fe ff7e 	bl	80021e8 <dht22Init>
}
 80032ec:	bf00      	nop
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40010c00 	.word	0x40010c00

080032f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032f8:	4b08      	ldr	r3, [pc, #32]	@ (800331c <HAL_Init+0x28>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a07      	ldr	r2, [pc, #28]	@ (800331c <HAL_Init+0x28>)
 80032fe:	f043 0310 	orr.w	r3, r3, #16
 8003302:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003304:	2003      	movs	r0, #3
 8003306:	f000 f987 	bl	8003618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800330a:	200f      	movs	r0, #15
 800330c:	f000 f808 	bl	8003320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003310:	f7fe f83c 	bl	800138c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40022000 	.word	0x40022000

08003320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003328:	4b12      	ldr	r3, [pc, #72]	@ (8003374 <HAL_InitTick+0x54>)
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	4b12      	ldr	r3, [pc, #72]	@ (8003378 <HAL_InitTick+0x58>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	4619      	mov	r1, r3
 8003332:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003336:	fbb3 f3f1 	udiv	r3, r3, r1
 800333a:	fbb2 f3f3 	udiv	r3, r2, r3
 800333e:	4618      	mov	r0, r3
 8003340:	f000 f9ad 	bl	800369e <HAL_SYSTICK_Config>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e00e      	b.n	800336c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2b0f      	cmp	r3, #15
 8003352:	d80a      	bhi.n	800336a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003354:	2200      	movs	r2, #0
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	f04f 30ff 	mov.w	r0, #4294967295
 800335c:	f000 f967 	bl	800362e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003360:	4a06      	ldr	r2, [pc, #24]	@ (800337c <HAL_InitTick+0x5c>)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
 8003368:	e000      	b.n	800336c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
}
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	20000000 	.word	0x20000000
 8003378:	2000001c 	.word	0x2000001c
 800337c:	20000018 	.word	0x20000018

08003380 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003384:	4b05      	ldr	r3, [pc, #20]	@ (800339c <HAL_IncTick+0x1c>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	461a      	mov	r2, r3
 800338a:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <HAL_IncTick+0x20>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4413      	add	r3, r2
 8003390:	4a03      	ldr	r2, [pc, #12]	@ (80033a0 <HAL_IncTick+0x20>)
 8003392:	6013      	str	r3, [r2, #0]
}
 8003394:	bf00      	nop
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr
 800339c:	2000001c 	.word	0x2000001c
 80033a0:	20000a48 	.word	0x20000a48

080033a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  return uwTick;
 80033a8:	4b02      	ldr	r3, [pc, #8]	@ (80033b4 <HAL_GetTick+0x10>)
 80033aa:	681b      	ldr	r3, [r3, #0]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr
 80033b4:	20000a48 	.word	0x20000a48

080033b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033c0:	f7ff fff0 	bl	80033a4 <HAL_GetTick>
 80033c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d0:	d005      	beq.n	80033de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033d2:	4b0a      	ldr	r3, [pc, #40]	@ (80033fc <HAL_Delay+0x44>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	461a      	mov	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4413      	add	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033de:	bf00      	nop
 80033e0:	f7ff ffe0 	bl	80033a4 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d8f7      	bhi.n	80033e0 <HAL_Delay+0x28>
  {
  }
}
 80033f0:	bf00      	nop
 80033f2:	bf00      	nop
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	2000001c 	.word	0x2000001c

08003400 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003404:	4b04      	ldr	r3, [pc, #16]	@ (8003418 <HAL_SuspendTick+0x18>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a03      	ldr	r2, [pc, #12]	@ (8003418 <HAL_SuspendTick+0x18>)
 800340a:	f023 0302 	bic.w	r3, r3, #2
 800340e:	6013      	str	r3, [r2, #0]
}
 8003410:	bf00      	nop
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr
 8003418:	e000e010 	.word	0xe000e010

0800341c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003420:	4b04      	ldr	r3, [pc, #16]	@ (8003434 <HAL_ResumeTick+0x18>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a03      	ldr	r2, [pc, #12]	@ (8003434 <HAL_ResumeTick+0x18>)
 8003426:	f043 0302 	orr.w	r3, r3, #2
 800342a:	6013      	str	r3, [r2, #0]
}
 800342c:	bf00      	nop
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr
 8003434:	e000e010 	.word	0xe000e010

08003438 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003448:	4b0c      	ldr	r3, [pc, #48]	@ (800347c <__NVIC_SetPriorityGrouping+0x44>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003454:	4013      	ands	r3, r2
 8003456:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003460:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003464:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800346a:	4a04      	ldr	r2, [pc, #16]	@ (800347c <__NVIC_SetPriorityGrouping+0x44>)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	60d3      	str	r3, [r2, #12]
}
 8003470:	bf00      	nop
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	bc80      	pop	{r7}
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	e000ed00 	.word	0xe000ed00

08003480 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003484:	4b04      	ldr	r3, [pc, #16]	@ (8003498 <__NVIC_GetPriorityGrouping+0x18>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	0a1b      	lsrs	r3, r3, #8
 800348a:	f003 0307 	and.w	r3, r3, #7
}
 800348e:	4618      	mov	r0, r3
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	e000ed00 	.word	0xe000ed00

0800349c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	db0b      	blt.n	80034c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ae:	79fb      	ldrb	r3, [r7, #7]
 80034b0:	f003 021f 	and.w	r2, r3, #31
 80034b4:	4906      	ldr	r1, [pc, #24]	@ (80034d0 <__NVIC_EnableIRQ+0x34>)
 80034b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ba:	095b      	lsrs	r3, r3, #5
 80034bc:	2001      	movs	r0, #1
 80034be:	fa00 f202 	lsl.w	r2, r0, r2
 80034c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr
 80034d0:	e000e100 	.word	0xe000e100

080034d4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	db12      	blt.n	800350c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e6:	79fb      	ldrb	r3, [r7, #7]
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	490a      	ldr	r1, [pc, #40]	@ (8003518 <__NVIC_DisableIRQ+0x44>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2001      	movs	r0, #1
 80034f6:	fa00 f202 	lsl.w	r2, r0, r2
 80034fa:	3320      	adds	r3, #32
 80034fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003500:	f3bf 8f4f 	dsb	sy
}
 8003504:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003506:	f3bf 8f6f 	isb	sy
}
 800350a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	bc80      	pop	{r7}
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	e000e100 	.word	0xe000e100

0800351c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	6039      	str	r1, [r7, #0]
 8003526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352c:	2b00      	cmp	r3, #0
 800352e:	db0a      	blt.n	8003546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	490c      	ldr	r1, [pc, #48]	@ (8003568 <__NVIC_SetPriority+0x4c>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	0112      	lsls	r2, r2, #4
 800353c:	b2d2      	uxtb	r2, r2
 800353e:	440b      	add	r3, r1
 8003540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003544:	e00a      	b.n	800355c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4908      	ldr	r1, [pc, #32]	@ (800356c <__NVIC_SetPriority+0x50>)
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	3b04      	subs	r3, #4
 8003554:	0112      	lsls	r2, r2, #4
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	440b      	add	r3, r1
 800355a:	761a      	strb	r2, [r3, #24]
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	bc80      	pop	{r7}
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	e000e100 	.word	0xe000e100
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003570:	b480      	push	{r7}
 8003572:	b089      	sub	sp, #36	@ 0x24
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f1c3 0307 	rsb	r3, r3, #7
 800358a:	2b04      	cmp	r3, #4
 800358c:	bf28      	it	cs
 800358e:	2304      	movcs	r3, #4
 8003590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	3304      	adds	r3, #4
 8003596:	2b06      	cmp	r3, #6
 8003598:	d902      	bls.n	80035a0 <NVIC_EncodePriority+0x30>
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3b03      	subs	r3, #3
 800359e:	e000      	b.n	80035a2 <NVIC_EncodePriority+0x32>
 80035a0:	2300      	movs	r3, #0
 80035a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a4:	f04f 32ff 	mov.w	r2, #4294967295
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	43da      	mvns	r2, r3
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	401a      	ands	r2, r3
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b8:	f04f 31ff 	mov.w	r1, #4294967295
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	fa01 f303 	lsl.w	r3, r1, r3
 80035c2:	43d9      	mvns	r1, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c8:	4313      	orrs	r3, r2
         );
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3724      	adds	r7, #36	@ 0x24
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr

080035d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3b01      	subs	r3, #1
 80035e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035e4:	d301      	bcc.n	80035ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035e6:	2301      	movs	r3, #1
 80035e8:	e00f      	b.n	800360a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003614 <SysTick_Config+0x40>)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3b01      	subs	r3, #1
 80035f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035f2:	210f      	movs	r1, #15
 80035f4:	f04f 30ff 	mov.w	r0, #4294967295
 80035f8:	f7ff ff90 	bl	800351c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035fc:	4b05      	ldr	r3, [pc, #20]	@ (8003614 <SysTick_Config+0x40>)
 80035fe:	2200      	movs	r2, #0
 8003600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003602:	4b04      	ldr	r3, [pc, #16]	@ (8003614 <SysTick_Config+0x40>)
 8003604:	2207      	movs	r2, #7
 8003606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	e000e010 	.word	0xe000e010

08003618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7ff ff09 	bl	8003438 <__NVIC_SetPriorityGrouping>
}
 8003626:	bf00      	nop
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800362e:	b580      	push	{r7, lr}
 8003630:	b086      	sub	sp, #24
 8003632:	af00      	add	r7, sp, #0
 8003634:	4603      	mov	r3, r0
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800363c:	2300      	movs	r3, #0
 800363e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003640:	f7ff ff1e 	bl	8003480 <__NVIC_GetPriorityGrouping>
 8003644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	6978      	ldr	r0, [r7, #20]
 800364c:	f7ff ff90 	bl	8003570 <NVIC_EncodePriority>
 8003650:	4602      	mov	r2, r0
 8003652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003656:	4611      	mov	r1, r2
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff ff5f 	bl	800351c <__NVIC_SetPriority>
}
 800365e:	bf00      	nop
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	4603      	mov	r3, r0
 800366e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff ff11 	bl	800349c <__NVIC_EnableIRQ>
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	4603      	mov	r3, r0
 800368a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800368c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003690:	4618      	mov	r0, r3
 8003692:	f7ff ff1f 	bl	80034d4 <__NVIC_DisableIRQ>
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b082      	sub	sp, #8
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7ff ff94 	bl	80035d4 <SysTick_Config>
 80036ac:	4603      	mov	r3, r0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
	...

080036b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e043      	b.n	8003756 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	461a      	mov	r2, r3
 80036d4:	4b22      	ldr	r3, [pc, #136]	@ (8003760 <HAL_DMA_Init+0xa8>)
 80036d6:	4413      	add	r3, r2
 80036d8:	4a22      	ldr	r2, [pc, #136]	@ (8003764 <HAL_DMA_Init+0xac>)
 80036da:	fba2 2303 	umull	r2, r3, r2, r3
 80036de:	091b      	lsrs	r3, r3, #4
 80036e0:	009a      	lsls	r2, r3, #2
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003768 <HAL_DMA_Init+0xb0>)
 80036ea:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003702:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003706:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003710:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003728:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr
 8003760:	bffdfff8 	.word	0xbffdfff8
 8003764:	cccccccd 	.word	0xcccccccd
 8003768:	40020000 	.word	0x40020000

0800376c <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e046      	b.n	800380c <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 0201 	bic.w	r2, r2, #1
 800378c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2200      	movs	r2, #0
 800379c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2200      	movs	r2, #0
 80037a4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2200      	movs	r2, #0
 80037ac:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	4b18      	ldr	r3, [pc, #96]	@ (8003818 <HAL_DMA_DeInit+0xac>)
 80037b6:	4413      	add	r3, r2
 80037b8:	4a18      	ldr	r2, [pc, #96]	@ (800381c <HAL_DMA_DeInit+0xb0>)
 80037ba:	fba2 2303 	umull	r2, r3, r2, r3
 80037be:	091b      	lsrs	r3, r3, #4
 80037c0:	009a      	lsls	r2, r3, #2
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a15      	ldr	r2, [pc, #84]	@ (8003820 <HAL_DMA_DeInit+0xb4>)
 80037ca:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d4:	2101      	movs	r1, #1
 80037d6:	fa01 f202 	lsl.w	r2, r1, r2
 80037da:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	bffdfff8 	.word	0xbffdfff8
 800381c:	cccccccd 	.word	0xcccccccd
 8003820:	40020000 	.word	0x40020000

08003824 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003832:	2300      	movs	r3, #0
 8003834:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 3020 	ldrb.w	r3, [r3, #32]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <HAL_DMA_Start_IT+0x20>
 8003840:	2302      	movs	r3, #2
 8003842:	e04b      	b.n	80038dc <HAL_DMA_Start_IT+0xb8>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b01      	cmp	r3, #1
 8003856:	d13a      	bne.n	80038ce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2202      	movs	r2, #2
 800385c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0201 	bic.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	68b9      	ldr	r1, [r7, #8]
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f000 f9eb 	bl	8003c58 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003886:	2b00      	cmp	r3, #0
 8003888:	d008      	beq.n	800389c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f042 020e 	orr.w	r2, r2, #14
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	e00f      	b.n	80038bc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0204 	bic.w	r2, r2, #4
 80038aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f042 020a 	orr.w	r2, r2, #10
 80038ba:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f042 0201 	orr.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	e005      	b.n	80038da <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80038d6:	2302      	movs	r3, #2
 80038d8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80038da:	7dfb      	ldrb	r3, [r7, #23]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038ec:	2300      	movs	r3, #0
 80038ee:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d008      	beq.n	800390e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2204      	movs	r2, #4
 8003900:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e020      	b.n	8003950 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 020e 	bic.w	r2, r2, #14
 800391c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003936:	2101      	movs	r1, #1
 8003938:	fa01 f202 	lsl.w	r2, r1, r2
 800393c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800394e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr
	...

0800395c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003964:	2300      	movs	r3, #0
 8003966:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d005      	beq.n	8003980 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2204      	movs	r2, #4
 8003978:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	73fb      	strb	r3, [r7, #15]
 800397e:	e051      	b.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f022 020e 	bic.w	r2, r2, #14
 800398e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f022 0201 	bic.w	r2, r2, #1
 800399e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a22      	ldr	r2, [pc, #136]	@ (8003a30 <HAL_DMA_Abort_IT+0xd4>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d029      	beq.n	80039fe <HAL_DMA_Abort_IT+0xa2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a21      	ldr	r2, [pc, #132]	@ (8003a34 <HAL_DMA_Abort_IT+0xd8>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d022      	beq.n	80039fa <HAL_DMA_Abort_IT+0x9e>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a1f      	ldr	r2, [pc, #124]	@ (8003a38 <HAL_DMA_Abort_IT+0xdc>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d01a      	beq.n	80039f4 <HAL_DMA_Abort_IT+0x98>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a1e      	ldr	r2, [pc, #120]	@ (8003a3c <HAL_DMA_Abort_IT+0xe0>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d012      	beq.n	80039ee <HAL_DMA_Abort_IT+0x92>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003a40 <HAL_DMA_Abort_IT+0xe4>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00a      	beq.n	80039e8 <HAL_DMA_Abort_IT+0x8c>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a44 <HAL_DMA_Abort_IT+0xe8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d102      	bne.n	80039e2 <HAL_DMA_Abort_IT+0x86>
 80039dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80039e0:	e00e      	b.n	8003a00 <HAL_DMA_Abort_IT+0xa4>
 80039e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039e6:	e00b      	b.n	8003a00 <HAL_DMA_Abort_IT+0xa4>
 80039e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80039ec:	e008      	b.n	8003a00 <HAL_DMA_Abort_IT+0xa4>
 80039ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039f2:	e005      	b.n	8003a00 <HAL_DMA_Abort_IT+0xa4>
 80039f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039f8:	e002      	b.n	8003a00 <HAL_DMA_Abort_IT+0xa4>
 80039fa:	2310      	movs	r3, #16
 80039fc:	e000      	b.n	8003a00 <HAL_DMA_Abort_IT+0xa4>
 80039fe:	2301      	movs	r3, #1
 8003a00:	4a11      	ldr	r2, [pc, #68]	@ (8003a48 <HAL_DMA_Abort_IT+0xec>)
 8003a02:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d003      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	4798      	blx	r3
    } 
  }
  return status;
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40020008 	.word	0x40020008
 8003a34:	4002001c 	.word	0x4002001c
 8003a38:	40020030 	.word	0x40020030
 8003a3c:	40020044 	.word	0x40020044
 8003a40:	40020058 	.word	0x40020058
 8003a44:	4002006c 	.word	0x4002006c
 8003a48:	40020000 	.word	0x40020000

08003a4c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a68:	2204      	movs	r2, #4
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4013      	ands	r3, r2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d04f      	beq.n	8003b14 <HAL_DMA_IRQHandler+0xc8>
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f003 0304 	and.w	r3, r3, #4
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d04a      	beq.n	8003b14 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0320 	and.w	r3, r3, #32
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d107      	bne.n	8003a9c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 0204 	bic.w	r2, r2, #4
 8003a9a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a66      	ldr	r2, [pc, #408]	@ (8003c3c <HAL_DMA_IRQHandler+0x1f0>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d029      	beq.n	8003afa <HAL_DMA_IRQHandler+0xae>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a65      	ldr	r2, [pc, #404]	@ (8003c40 <HAL_DMA_IRQHandler+0x1f4>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d022      	beq.n	8003af6 <HAL_DMA_IRQHandler+0xaa>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a63      	ldr	r2, [pc, #396]	@ (8003c44 <HAL_DMA_IRQHandler+0x1f8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d01a      	beq.n	8003af0 <HAL_DMA_IRQHandler+0xa4>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a62      	ldr	r2, [pc, #392]	@ (8003c48 <HAL_DMA_IRQHandler+0x1fc>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d012      	beq.n	8003aea <HAL_DMA_IRQHandler+0x9e>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a60      	ldr	r2, [pc, #384]	@ (8003c4c <HAL_DMA_IRQHandler+0x200>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00a      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x98>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a5f      	ldr	r2, [pc, #380]	@ (8003c50 <HAL_DMA_IRQHandler+0x204>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d102      	bne.n	8003ade <HAL_DMA_IRQHandler+0x92>
 8003ad8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003adc:	e00e      	b.n	8003afc <HAL_DMA_IRQHandler+0xb0>
 8003ade:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003ae2:	e00b      	b.n	8003afc <HAL_DMA_IRQHandler+0xb0>
 8003ae4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003ae8:	e008      	b.n	8003afc <HAL_DMA_IRQHandler+0xb0>
 8003aea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003aee:	e005      	b.n	8003afc <HAL_DMA_IRQHandler+0xb0>
 8003af0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003af4:	e002      	b.n	8003afc <HAL_DMA_IRQHandler+0xb0>
 8003af6:	2340      	movs	r3, #64	@ 0x40
 8003af8:	e000      	b.n	8003afc <HAL_DMA_IRQHandler+0xb0>
 8003afa:	2304      	movs	r3, #4
 8003afc:	4a55      	ldr	r2, [pc, #340]	@ (8003c54 <HAL_DMA_IRQHandler+0x208>)
 8003afe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8094 	beq.w	8003c32 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003b12:	e08e      	b.n	8003c32 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b18:	2202      	movs	r2, #2
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d056      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x186>
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d051      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0320 	and.w	r3, r3, #32
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10b      	bne.n	8003b54 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f022 020a 	bic.w	r2, r2, #10
 8003b4a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a38      	ldr	r2, [pc, #224]	@ (8003c3c <HAL_DMA_IRQHandler+0x1f0>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d029      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x166>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a37      	ldr	r2, [pc, #220]	@ (8003c40 <HAL_DMA_IRQHandler+0x1f4>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d022      	beq.n	8003bae <HAL_DMA_IRQHandler+0x162>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a35      	ldr	r2, [pc, #212]	@ (8003c44 <HAL_DMA_IRQHandler+0x1f8>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d01a      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0x15c>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a34      	ldr	r2, [pc, #208]	@ (8003c48 <HAL_DMA_IRQHandler+0x1fc>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d012      	beq.n	8003ba2 <HAL_DMA_IRQHandler+0x156>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a32      	ldr	r2, [pc, #200]	@ (8003c4c <HAL_DMA_IRQHandler+0x200>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d00a      	beq.n	8003b9c <HAL_DMA_IRQHandler+0x150>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a31      	ldr	r2, [pc, #196]	@ (8003c50 <HAL_DMA_IRQHandler+0x204>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d102      	bne.n	8003b96 <HAL_DMA_IRQHandler+0x14a>
 8003b90:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003b94:	e00e      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x168>
 8003b96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b9a:	e00b      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x168>
 8003b9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ba0:	e008      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x168>
 8003ba2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ba6:	e005      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x168>
 8003ba8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003bac:	e002      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x168>
 8003bae:	2320      	movs	r3, #32
 8003bb0:	e000      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x168>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	4a27      	ldr	r2, [pc, #156]	@ (8003c54 <HAL_DMA_IRQHandler+0x208>)
 8003bb6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d034      	beq.n	8003c32 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003bd0:	e02f      	b.n	8003c32 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd6:	2208      	movs	r2, #8
 8003bd8:	409a      	lsls	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d028      	beq.n	8003c34 <HAL_DMA_IRQHandler+0x1e8>
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d023      	beq.n	8003c34 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 020e 	bic.w	r2, r2, #14
 8003bfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c04:	2101      	movs	r1, #1
 8003c06:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d004      	beq.n	8003c34 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	4798      	blx	r3
    }
  }
  return;
 8003c32:	bf00      	nop
 8003c34:	bf00      	nop
}
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40020008 	.word	0x40020008
 8003c40:	4002001c 	.word	0x4002001c
 8003c44:	40020030 	.word	0x40020030
 8003c48:	40020044 	.word	0x40020044
 8003c4c:	40020058 	.word	0x40020058
 8003c50:	4002006c 	.word	0x4002006c
 8003c54:	40020000 	.word	0x40020000

08003c58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c6e:	2101      	movs	r1, #1
 8003c70:	fa01 f202 	lsl.w	r2, r1, r2
 8003c74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b10      	cmp	r3, #16
 8003c84:	d108      	bne.n	8003c98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c96:	e007      	b.n	8003ca8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	60da      	str	r2, [r3, #12]
}
 8003ca8:	bf00      	nop
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr
	...

08003cb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b08b      	sub	sp, #44	@ 0x2c
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc6:	e169      	b.n	8003f9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003cc8:	2201      	movs	r2, #1
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	69fa      	ldr	r2, [r7, #28]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	f040 8158 	bne.w	8003f96 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	4a9a      	ldr	r2, [pc, #616]	@ (8003f54 <HAL_GPIO_Init+0x2a0>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d05e      	beq.n	8003dae <HAL_GPIO_Init+0xfa>
 8003cf0:	4a98      	ldr	r2, [pc, #608]	@ (8003f54 <HAL_GPIO_Init+0x2a0>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d875      	bhi.n	8003de2 <HAL_GPIO_Init+0x12e>
 8003cf6:	4a98      	ldr	r2, [pc, #608]	@ (8003f58 <HAL_GPIO_Init+0x2a4>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d058      	beq.n	8003dae <HAL_GPIO_Init+0xfa>
 8003cfc:	4a96      	ldr	r2, [pc, #600]	@ (8003f58 <HAL_GPIO_Init+0x2a4>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d86f      	bhi.n	8003de2 <HAL_GPIO_Init+0x12e>
 8003d02:	4a96      	ldr	r2, [pc, #600]	@ (8003f5c <HAL_GPIO_Init+0x2a8>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d052      	beq.n	8003dae <HAL_GPIO_Init+0xfa>
 8003d08:	4a94      	ldr	r2, [pc, #592]	@ (8003f5c <HAL_GPIO_Init+0x2a8>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d869      	bhi.n	8003de2 <HAL_GPIO_Init+0x12e>
 8003d0e:	4a94      	ldr	r2, [pc, #592]	@ (8003f60 <HAL_GPIO_Init+0x2ac>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d04c      	beq.n	8003dae <HAL_GPIO_Init+0xfa>
 8003d14:	4a92      	ldr	r2, [pc, #584]	@ (8003f60 <HAL_GPIO_Init+0x2ac>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d863      	bhi.n	8003de2 <HAL_GPIO_Init+0x12e>
 8003d1a:	4a92      	ldr	r2, [pc, #584]	@ (8003f64 <HAL_GPIO_Init+0x2b0>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d046      	beq.n	8003dae <HAL_GPIO_Init+0xfa>
 8003d20:	4a90      	ldr	r2, [pc, #576]	@ (8003f64 <HAL_GPIO_Init+0x2b0>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d85d      	bhi.n	8003de2 <HAL_GPIO_Init+0x12e>
 8003d26:	2b12      	cmp	r3, #18
 8003d28:	d82a      	bhi.n	8003d80 <HAL_GPIO_Init+0xcc>
 8003d2a:	2b12      	cmp	r3, #18
 8003d2c:	d859      	bhi.n	8003de2 <HAL_GPIO_Init+0x12e>
 8003d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8003d34 <HAL_GPIO_Init+0x80>)
 8003d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d34:	08003daf 	.word	0x08003daf
 8003d38:	08003d89 	.word	0x08003d89
 8003d3c:	08003d9b 	.word	0x08003d9b
 8003d40:	08003ddd 	.word	0x08003ddd
 8003d44:	08003de3 	.word	0x08003de3
 8003d48:	08003de3 	.word	0x08003de3
 8003d4c:	08003de3 	.word	0x08003de3
 8003d50:	08003de3 	.word	0x08003de3
 8003d54:	08003de3 	.word	0x08003de3
 8003d58:	08003de3 	.word	0x08003de3
 8003d5c:	08003de3 	.word	0x08003de3
 8003d60:	08003de3 	.word	0x08003de3
 8003d64:	08003de3 	.word	0x08003de3
 8003d68:	08003de3 	.word	0x08003de3
 8003d6c:	08003de3 	.word	0x08003de3
 8003d70:	08003de3 	.word	0x08003de3
 8003d74:	08003de3 	.word	0x08003de3
 8003d78:	08003d91 	.word	0x08003d91
 8003d7c:	08003da5 	.word	0x08003da5
 8003d80:	4a79      	ldr	r2, [pc, #484]	@ (8003f68 <HAL_GPIO_Init+0x2b4>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d013      	beq.n	8003dae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d86:	e02c      	b.n	8003de2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	623b      	str	r3, [r7, #32]
          break;
 8003d8e:	e029      	b.n	8003de4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	3304      	adds	r3, #4
 8003d96:	623b      	str	r3, [r7, #32]
          break;
 8003d98:	e024      	b.n	8003de4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	3308      	adds	r3, #8
 8003da0:	623b      	str	r3, [r7, #32]
          break;
 8003da2:	e01f      	b.n	8003de4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	330c      	adds	r3, #12
 8003daa:	623b      	str	r3, [r7, #32]
          break;
 8003dac:	e01a      	b.n	8003de4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d102      	bne.n	8003dbc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003db6:	2304      	movs	r3, #4
 8003db8:	623b      	str	r3, [r7, #32]
          break;
 8003dba:	e013      	b.n	8003de4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d105      	bne.n	8003dd0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003dc4:	2308      	movs	r3, #8
 8003dc6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	69fa      	ldr	r2, [r7, #28]
 8003dcc:	611a      	str	r2, [r3, #16]
          break;
 8003dce:	e009      	b.n	8003de4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003dd0:	2308      	movs	r3, #8
 8003dd2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	69fa      	ldr	r2, [r7, #28]
 8003dd8:	615a      	str	r2, [r3, #20]
          break;
 8003dda:	e003      	b.n	8003de4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	623b      	str	r3, [r7, #32]
          break;
 8003de0:	e000      	b.n	8003de4 <HAL_GPIO_Init+0x130>
          break;
 8003de2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	2bff      	cmp	r3, #255	@ 0xff
 8003de8:	d801      	bhi.n	8003dee <HAL_GPIO_Init+0x13a>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	e001      	b.n	8003df2 <HAL_GPIO_Init+0x13e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3304      	adds	r3, #4
 8003df2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	2bff      	cmp	r3, #255	@ 0xff
 8003df8:	d802      	bhi.n	8003e00 <HAL_GPIO_Init+0x14c>
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	e002      	b.n	8003e06 <HAL_GPIO_Init+0x152>
 8003e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e02:	3b08      	subs	r3, #8
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	210f      	movs	r1, #15
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	fa01 f303 	lsl.w	r3, r1, r3
 8003e14:	43db      	mvns	r3, r3
 8003e16:	401a      	ands	r2, r3
 8003e18:	6a39      	ldr	r1, [r7, #32]
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	431a      	orrs	r2, r3
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 80b1 	beq.w	8003f96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e34:	4b4d      	ldr	r3, [pc, #308]	@ (8003f6c <HAL_GPIO_Init+0x2b8>)
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	4a4c      	ldr	r2, [pc, #304]	@ (8003f6c <HAL_GPIO_Init+0x2b8>)
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	6193      	str	r3, [r2, #24]
 8003e40:	4b4a      	ldr	r3, [pc, #296]	@ (8003f6c <HAL_GPIO_Init+0x2b8>)
 8003e42:	699b      	ldr	r3, [r3, #24]
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	60bb      	str	r3, [r7, #8]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003e4c:	4a48      	ldr	r2, [pc, #288]	@ (8003f70 <HAL_GPIO_Init+0x2bc>)
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e50:	089b      	lsrs	r3, r3, #2
 8003e52:	3302      	adds	r3, #2
 8003e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5c:	f003 0303 	and.w	r3, r3, #3
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	220f      	movs	r2, #15
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a40      	ldr	r2, [pc, #256]	@ (8003f74 <HAL_GPIO_Init+0x2c0>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d013      	beq.n	8003ea0 <HAL_GPIO_Init+0x1ec>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a3f      	ldr	r2, [pc, #252]	@ (8003f78 <HAL_GPIO_Init+0x2c4>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d00d      	beq.n	8003e9c <HAL_GPIO_Init+0x1e8>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a3e      	ldr	r2, [pc, #248]	@ (8003f7c <HAL_GPIO_Init+0x2c8>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d007      	beq.n	8003e98 <HAL_GPIO_Init+0x1e4>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a3d      	ldr	r2, [pc, #244]	@ (8003f80 <HAL_GPIO_Init+0x2cc>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d101      	bne.n	8003e94 <HAL_GPIO_Init+0x1e0>
 8003e90:	2303      	movs	r3, #3
 8003e92:	e006      	b.n	8003ea2 <HAL_GPIO_Init+0x1ee>
 8003e94:	2304      	movs	r3, #4
 8003e96:	e004      	b.n	8003ea2 <HAL_GPIO_Init+0x1ee>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	e002      	b.n	8003ea2 <HAL_GPIO_Init+0x1ee>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e000      	b.n	8003ea2 <HAL_GPIO_Init+0x1ee>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ea4:	f002 0203 	and.w	r2, r2, #3
 8003ea8:	0092      	lsls	r2, r2, #2
 8003eaa:	4093      	lsls	r3, r2
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003eb2:	492f      	ldr	r1, [pc, #188]	@ (8003f70 <HAL_GPIO_Init+0x2bc>)
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	089b      	lsrs	r3, r3, #2
 8003eb8:	3302      	adds	r3, #2
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d006      	beq.n	8003eda <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	492c      	ldr	r1, [pc, #176]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	608b      	str	r3, [r1, #8]
 8003ed8:	e006      	b.n	8003ee8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003eda:	4b2a      	ldr	r3, [pc, #168]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003edc:	689a      	ldr	r2, [r3, #8]
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	4928      	ldr	r1, [pc, #160]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d006      	beq.n	8003f02 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ef4:	4b23      	ldr	r3, [pc, #140]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003ef6:	68da      	ldr	r2, [r3, #12]
 8003ef8:	4922      	ldr	r1, [pc, #136]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	60cb      	str	r3, [r1, #12]
 8003f00:	e006      	b.n	8003f10 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003f02:	4b20      	ldr	r3, [pc, #128]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	491e      	ldr	r1, [pc, #120]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d006      	beq.n	8003f2a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003f1c:	4b19      	ldr	r3, [pc, #100]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	4918      	ldr	r1, [pc, #96]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	604b      	str	r3, [r1, #4]
 8003f28:	e006      	b.n	8003f38 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f2a:	4b16      	ldr	r3, [pc, #88]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	43db      	mvns	r3, r3
 8003f32:	4914      	ldr	r1, [pc, #80]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f34:	4013      	ands	r3, r2
 8003f36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d021      	beq.n	8003f88 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f44:	4b0f      	ldr	r3, [pc, #60]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	490e      	ldr	r1, [pc, #56]	@ (8003f84 <HAL_GPIO_Init+0x2d0>)
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	600b      	str	r3, [r1, #0]
 8003f50:	e021      	b.n	8003f96 <HAL_GPIO_Init+0x2e2>
 8003f52:	bf00      	nop
 8003f54:	10320000 	.word	0x10320000
 8003f58:	10310000 	.word	0x10310000
 8003f5c:	10220000 	.word	0x10220000
 8003f60:	10210000 	.word	0x10210000
 8003f64:	10120000 	.word	0x10120000
 8003f68:	10110000 	.word	0x10110000
 8003f6c:	40021000 	.word	0x40021000
 8003f70:	40010000 	.word	0x40010000
 8003f74:	40010800 	.word	0x40010800
 8003f78:	40010c00 	.word	0x40010c00
 8003f7c:	40011000 	.word	0x40011000
 8003f80:	40011400 	.word	0x40011400
 8003f84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f88:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb8 <HAL_GPIO_Init+0x304>)
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	43db      	mvns	r3, r3
 8003f90:	4909      	ldr	r1, [pc, #36]	@ (8003fb8 <HAL_GPIO_Init+0x304>)
 8003f92:	4013      	ands	r3, r2
 8003f94:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f98:	3301      	adds	r3, #1
 8003f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	f47f ae8e 	bne.w	8003cc8 <HAL_GPIO_Init+0x14>
  }
}
 8003fac:	bf00      	nop
 8003fae:	bf00      	nop
 8003fb0:	372c      	adds	r7, #44	@ 0x2c
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bc80      	pop	{r7}
 8003fb6:	4770      	bx	lr
 8003fb8:	40010400 	.word	0x40010400

08003fbc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b089      	sub	sp, #36	@ 0x24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8003fca:	e09a      	b.n	8004102 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003fcc:	2201      	movs	r2, #1
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 808d 	beq.w	80040fc <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8003fe2:	4a4e      	ldr	r2, [pc, #312]	@ (800411c <HAL_GPIO_DeInit+0x160>)
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	089b      	lsrs	r3, r3, #2
 8003fe8:	3302      	adds	r3, #2
 8003fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fee:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	220f      	movs	r2, #15
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	4013      	ands	r3, r2
 8004002:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a46      	ldr	r2, [pc, #280]	@ (8004120 <HAL_GPIO_DeInit+0x164>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d013      	beq.n	8004034 <HAL_GPIO_DeInit+0x78>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a45      	ldr	r2, [pc, #276]	@ (8004124 <HAL_GPIO_DeInit+0x168>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d00d      	beq.n	8004030 <HAL_GPIO_DeInit+0x74>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a44      	ldr	r2, [pc, #272]	@ (8004128 <HAL_GPIO_DeInit+0x16c>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d007      	beq.n	800402c <HAL_GPIO_DeInit+0x70>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a43      	ldr	r2, [pc, #268]	@ (800412c <HAL_GPIO_DeInit+0x170>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d101      	bne.n	8004028 <HAL_GPIO_DeInit+0x6c>
 8004024:	2303      	movs	r3, #3
 8004026:	e006      	b.n	8004036 <HAL_GPIO_DeInit+0x7a>
 8004028:	2304      	movs	r3, #4
 800402a:	e004      	b.n	8004036 <HAL_GPIO_DeInit+0x7a>
 800402c:	2302      	movs	r3, #2
 800402e:	e002      	b.n	8004036 <HAL_GPIO_DeInit+0x7a>
 8004030:	2301      	movs	r3, #1
 8004032:	e000      	b.n	8004036 <HAL_GPIO_DeInit+0x7a>
 8004034:	2300      	movs	r3, #0
 8004036:	69fa      	ldr	r2, [r7, #28]
 8004038:	f002 0203 	and.w	r2, r2, #3
 800403c:	0092      	lsls	r2, r2, #2
 800403e:	4093      	lsls	r3, r2
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	429a      	cmp	r2, r3
 8004044:	d132      	bne.n	80040ac <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8004046:	4b3a      	ldr	r3, [pc, #232]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	43db      	mvns	r3, r3
 800404e:	4938      	ldr	r1, [pc, #224]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 8004050:	4013      	ands	r3, r2
 8004052:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8004054:	4b36      	ldr	r3, [pc, #216]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	43db      	mvns	r3, r3
 800405c:	4934      	ldr	r1, [pc, #208]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 800405e:	4013      	ands	r3, r2
 8004060:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8004062:	4b33      	ldr	r3, [pc, #204]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	43db      	mvns	r3, r3
 800406a:	4931      	ldr	r1, [pc, #196]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 800406c:	4013      	ands	r3, r2
 800406e:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8004070:	4b2f      	ldr	r3, [pc, #188]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 8004072:	689a      	ldr	r2, [r3, #8]
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	43db      	mvns	r3, r3
 8004078:	492d      	ldr	r1, [pc, #180]	@ (8004130 <HAL_GPIO_DeInit+0x174>)
 800407a:	4013      	ands	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	220f      	movs	r2, #15
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800408e:	4a23      	ldr	r2, [pc, #140]	@ (800411c <HAL_GPIO_DeInit+0x160>)
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	089b      	lsrs	r3, r3, #2
 8004094:	3302      	adds	r3, #2
 8004096:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	43da      	mvns	r2, r3
 800409e:	481f      	ldr	r0, [pc, #124]	@ (800411c <HAL_GPIO_DeInit+0x160>)
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	089b      	lsrs	r3, r3, #2
 80040a4:	400a      	ands	r2, r1
 80040a6:	3302      	adds	r3, #2
 80040a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2bff      	cmp	r3, #255	@ 0xff
 80040b0:	d801      	bhi.n	80040b6 <HAL_GPIO_DeInit+0xfa>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	e001      	b.n	80040ba <HAL_GPIO_DeInit+0xfe>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	3304      	adds	r3, #4
 80040ba:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	2bff      	cmp	r3, #255	@ 0xff
 80040c0:	d802      	bhi.n	80040c8 <HAL_GPIO_DeInit+0x10c>
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	e002      	b.n	80040ce <HAL_GPIO_DeInit+0x112>
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	3b08      	subs	r3, #8
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	210f      	movs	r1, #15
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	fa01 f303 	lsl.w	r3, r1, r3
 80040dc:	43db      	mvns	r3, r3
 80040de:	401a      	ands	r2, r3
 80040e0:	2104      	movs	r1, #4
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	fa01 f303 	lsl.w	r3, r1, r3
 80040e8:	431a      	orrs	r2, r3
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	68da      	ldr	r2, [r3, #12]
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	43db      	mvns	r3, r3
 80040f6:	401a      	ands	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	60da      	str	r2, [r3, #12]
    }

    position++;
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	3301      	adds	r3, #1
 8004100:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	fa22 f303 	lsr.w	r3, r2, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	f47f af5e 	bne.w	8003fcc <HAL_GPIO_DeInit+0x10>
  }
}
 8004110:	bf00      	nop
 8004112:	bf00      	nop
 8004114:	3724      	adds	r7, #36	@ 0x24
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr
 800411c:	40010000 	.word	0x40010000
 8004120:	40010800 	.word	0x40010800
 8004124:	40010c00 	.word	0x40010c00
 8004128:	40011000 	.word	0x40011000
 800412c:	40011400 	.word	0x40011400
 8004130:	40010400 	.word	0x40010400

08004134 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	460b      	mov	r3, r1
 800413e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	887b      	ldrh	r3, [r7, #2]
 8004146:	4013      	ands	r3, r2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d002      	beq.n	8004152 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800414c:	2301      	movs	r3, #1
 800414e:	73fb      	strb	r3, [r7, #15]
 8004150:	e001      	b.n	8004156 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004152:	2300      	movs	r3, #0
 8004154:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004156:	7bfb      	ldrb	r3, [r7, #15]
}
 8004158:	4618      	mov	r0, r3
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	bc80      	pop	{r7}
 8004160:	4770      	bx	lr

08004162 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004162:	b480      	push	{r7}
 8004164:	b083      	sub	sp, #12
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
 800416a:	460b      	mov	r3, r1
 800416c:	807b      	strh	r3, [r7, #2]
 800416e:	4613      	mov	r3, r2
 8004170:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004172:	787b      	ldrb	r3, [r7, #1]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004178:	887a      	ldrh	r2, [r7, #2]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800417e:	e003      	b.n	8004188 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004180:	887b      	ldrh	r3, [r7, #2]
 8004182:	041a      	lsls	r2, r3, #16
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	611a      	str	r2, [r3, #16]
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr

08004192 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004192:	b480      	push	{r7}
 8004194:	b085      	sub	sp, #20
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
 800419a:	460b      	mov	r3, r1
 800419c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80041a4:	887a      	ldrh	r2, [r7, #2]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	4013      	ands	r3, r2
 80041aa:	041a      	lsls	r2, r3, #16
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	43d9      	mvns	r1, r3
 80041b0:	887b      	ldrh	r3, [r7, #2]
 80041b2:	400b      	ands	r3, r1
 80041b4:	431a      	orrs	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	611a      	str	r2, [r3, #16]
}
 80041ba:	bf00      	nop
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	bc80      	pop	{r7}
 80041c2:	4770      	bx	lr

080041c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	4603      	mov	r3, r0
 80041cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80041ce:	4b08      	ldr	r3, [pc, #32]	@ (80041f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041d0:	695a      	ldr	r2, [r3, #20]
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	4013      	ands	r3, r2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d006      	beq.n	80041e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041da:	4a05      	ldr	r2, [pc, #20]	@ (80041f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041dc:	88fb      	ldrh	r3, [r7, #6]
 80041de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041e0:	88fb      	ldrh	r3, [r7, #6]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 f806 	bl	80041f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80041e8:	bf00      	nop
 80041ea:	3708      	adds	r7, #8
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40010400 	.word	0x40010400

080041f4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	4603      	mov	r3, r0
 80041fc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr

08004208 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e034      	b.n	8004284 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8004222:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f245 5255 	movw	r2, #21845	@ 0x5555
 800422c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6852      	ldr	r2, [r2, #4]
 8004236:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6892      	ldr	r2, [r2, #8]
 8004240:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004242:	f7ff f8af 	bl	80033a4 <HAL_GetTick>
 8004246:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004248:	e00f      	b.n	800426a <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800424a:	f7ff f8ab 	bl	80033a4 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	2b27      	cmp	r3, #39	@ 0x27
 8004256:	d908      	bls.n	800426a <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e00c      	b.n	8004284 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f003 0303 	and.w	r3, r3, #3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1e8      	bne.n	800424a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004280:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 8004290:	bf20      	wfe
  __asm volatile( "nop" );
 8004292:	bf00      	nop
}
 8004294:	bf00      	nop
 8004296:	46bd      	mov	sp, r7
 8004298:	bc80      	pop	{r7}
 800429a:	4770      	bx	lr

0800429c <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	460b      	mov	r3, r1
 80042a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 80042a8:	4b13      	ldr	r3, [pc, #76]	@ (80042f8 <HAL_PWR_EnterSTOPMode+0x5c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a12      	ldr	r2, [pc, #72]	@ (80042f8 <HAL_PWR_EnterSTOPMode+0x5c>)
 80042ae:	f023 0302 	bic.w	r3, r3, #2
 80042b2:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 80042b4:	4b10      	ldr	r3, [pc, #64]	@ (80042f8 <HAL_PWR_EnterSTOPMode+0x5c>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f023 0201 	bic.w	r2, r3, #1
 80042bc:	490e      	ldr	r1, [pc, #56]	@ (80042f8 <HAL_PWR_EnterSTOPMode+0x5c>)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80042c4:	4b0d      	ldr	r3, [pc, #52]	@ (80042fc <HAL_PWR_EnterSTOPMode+0x60>)
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	4a0c      	ldr	r2, [pc, #48]	@ (80042fc <HAL_PWR_EnterSTOPMode+0x60>)
 80042ca:	f043 0304 	orr.w	r3, r3, #4
 80042ce:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80042d6:	bf30      	wfi
 80042d8:	e004      	b.n	80042e4 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80042da:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 80042dc:	f7ff ffd6 	bl	800428c <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 80042e0:	f7ff ffd4 	bl	800428c <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <HAL_PWR_EnterSTOPMode+0x60>)
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	4a04      	ldr	r2, [pc, #16]	@ (80042fc <HAL_PWR_EnterSTOPMode+0x60>)
 80042ea:	f023 0304 	bic.w	r3, r3, #4
 80042ee:	6113      	str	r3, [r2, #16]
}
 80042f0:	bf00      	nop
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40007000 	.word	0x40007000
 80042fc:	e000ed00 	.word	0xe000ed00

08004300 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e272      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	f000 8087 	beq.w	800442e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004320:	4b92      	ldr	r3, [pc, #584]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f003 030c 	and.w	r3, r3, #12
 8004328:	2b04      	cmp	r3, #4
 800432a:	d00c      	beq.n	8004346 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800432c:	4b8f      	ldr	r3, [pc, #572]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f003 030c 	and.w	r3, r3, #12
 8004334:	2b08      	cmp	r3, #8
 8004336:	d112      	bne.n	800435e <HAL_RCC_OscConfig+0x5e>
 8004338:	4b8c      	ldr	r3, [pc, #560]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004344:	d10b      	bne.n	800435e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004346:	4b89      	ldr	r3, [pc, #548]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d06c      	beq.n	800442c <HAL_RCC_OscConfig+0x12c>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d168      	bne.n	800442c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e24c      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004366:	d106      	bne.n	8004376 <HAL_RCC_OscConfig+0x76>
 8004368:	4b80      	ldr	r3, [pc, #512]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a7f      	ldr	r2, [pc, #508]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 800436e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	e02e      	b.n	80043d4 <HAL_RCC_OscConfig+0xd4>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10c      	bne.n	8004398 <HAL_RCC_OscConfig+0x98>
 800437e:	4b7b      	ldr	r3, [pc, #492]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a7a      	ldr	r2, [pc, #488]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004384:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	4b78      	ldr	r3, [pc, #480]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a77      	ldr	r2, [pc, #476]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004390:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	e01d      	b.n	80043d4 <HAL_RCC_OscConfig+0xd4>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043a0:	d10c      	bne.n	80043bc <HAL_RCC_OscConfig+0xbc>
 80043a2:	4b72      	ldr	r3, [pc, #456]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a71      	ldr	r2, [pc, #452]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043ac:	6013      	str	r3, [r2, #0]
 80043ae:	4b6f      	ldr	r3, [pc, #444]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a6e      	ldr	r2, [pc, #440]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b8:	6013      	str	r3, [r2, #0]
 80043ba:	e00b      	b.n	80043d4 <HAL_RCC_OscConfig+0xd4>
 80043bc:	4b6b      	ldr	r3, [pc, #428]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a6a      	ldr	r2, [pc, #424]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043c6:	6013      	str	r3, [r2, #0]
 80043c8:	4b68      	ldr	r3, [pc, #416]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a67      	ldr	r2, [pc, #412]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d013      	beq.n	8004404 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fe ffe2 	bl	80033a4 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043e4:	f7fe ffde 	bl	80033a4 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b64      	cmp	r3, #100	@ 0x64
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e200      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043f6:	4b5d      	ldr	r3, [pc, #372]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f0      	beq.n	80043e4 <HAL_RCC_OscConfig+0xe4>
 8004402:	e014      	b.n	800442e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004404:	f7fe ffce 	bl	80033a4 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800440c:	f7fe ffca 	bl	80033a4 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b64      	cmp	r3, #100	@ 0x64
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e1ec      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800441e:	4b53      	ldr	r3, [pc, #332]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1f0      	bne.n	800440c <HAL_RCC_OscConfig+0x10c>
 800442a:	e000      	b.n	800442e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800442c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d063      	beq.n	8004502 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800443a:	4b4c      	ldr	r3, [pc, #304]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f003 030c 	and.w	r3, r3, #12
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00b      	beq.n	800445e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004446:	4b49      	ldr	r3, [pc, #292]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 030c 	and.w	r3, r3, #12
 800444e:	2b08      	cmp	r3, #8
 8004450:	d11c      	bne.n	800448c <HAL_RCC_OscConfig+0x18c>
 8004452:	4b46      	ldr	r3, [pc, #280]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d116      	bne.n	800448c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800445e:	4b43      	ldr	r3, [pc, #268]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d005      	beq.n	8004476 <HAL_RCC_OscConfig+0x176>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d001      	beq.n	8004476 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e1c0      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004476:	4b3d      	ldr	r3, [pc, #244]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	4939      	ldr	r1, [pc, #228]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004486:	4313      	orrs	r3, r2
 8004488:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800448a:	e03a      	b.n	8004502 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d020      	beq.n	80044d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004494:	4b36      	ldr	r3, [pc, #216]	@ (8004570 <HAL_RCC_OscConfig+0x270>)
 8004496:	2201      	movs	r2, #1
 8004498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449a:	f7fe ff83 	bl	80033a4 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044a0:	e008      	b.n	80044b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044a2:	f7fe ff7f 	bl	80033a4 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d901      	bls.n	80044b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e1a1      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044b4:	4b2d      	ldr	r3, [pc, #180]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0f0      	beq.n	80044a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c0:	4b2a      	ldr	r3, [pc, #168]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	00db      	lsls	r3, r3, #3
 80044ce:	4927      	ldr	r1, [pc, #156]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	600b      	str	r3, [r1, #0]
 80044d4:	e015      	b.n	8004502 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044d6:	4b26      	ldr	r3, [pc, #152]	@ (8004570 <HAL_RCC_OscConfig+0x270>)
 80044d8:	2200      	movs	r2, #0
 80044da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044dc:	f7fe ff62 	bl	80033a4 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044e4:	f7fe ff5e 	bl	80033a4 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e180      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044f6:	4b1d      	ldr	r3, [pc, #116]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1f0      	bne.n	80044e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0308 	and.w	r3, r3, #8
 800450a:	2b00      	cmp	r3, #0
 800450c:	d03a      	beq.n	8004584 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d019      	beq.n	800454a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004516:	4b17      	ldr	r3, [pc, #92]	@ (8004574 <HAL_RCC_OscConfig+0x274>)
 8004518:	2201      	movs	r2, #1
 800451a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800451c:	f7fe ff42 	bl	80033a4 <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004524:	f7fe ff3e 	bl	80033a4 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b02      	cmp	r3, #2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e160      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004536:	4b0d      	ldr	r3, [pc, #52]	@ (800456c <HAL_RCC_OscConfig+0x26c>)
 8004538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f0      	beq.n	8004524 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004542:	2001      	movs	r0, #1
 8004544:	f000 face 	bl	8004ae4 <RCC_Delay>
 8004548:	e01c      	b.n	8004584 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800454a:	4b0a      	ldr	r3, [pc, #40]	@ (8004574 <HAL_RCC_OscConfig+0x274>)
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004550:	f7fe ff28 	bl	80033a4 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004556:	e00f      	b.n	8004578 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004558:	f7fe ff24 	bl	80033a4 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d908      	bls.n	8004578 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e146      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
 800456a:	bf00      	nop
 800456c:	40021000 	.word	0x40021000
 8004570:	42420000 	.word	0x42420000
 8004574:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004578:	4b92      	ldr	r3, [pc, #584]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1e9      	bne.n	8004558 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 80a6 	beq.w	80046de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004592:	2300      	movs	r3, #0
 8004594:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004596:	4b8b      	ldr	r3, [pc, #556]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10d      	bne.n	80045be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045a2:	4b88      	ldr	r3, [pc, #544]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	4a87      	ldr	r2, [pc, #540]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80045a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045ac:	61d3      	str	r3, [r2, #28]
 80045ae:	4b85      	ldr	r3, [pc, #532]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b6:	60bb      	str	r3, [r7, #8]
 80045b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ba:	2301      	movs	r3, #1
 80045bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045be:	4b82      	ldr	r3, [pc, #520]	@ (80047c8 <HAL_RCC_OscConfig+0x4c8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d118      	bne.n	80045fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045ca:	4b7f      	ldr	r3, [pc, #508]	@ (80047c8 <HAL_RCC_OscConfig+0x4c8>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a7e      	ldr	r2, [pc, #504]	@ (80047c8 <HAL_RCC_OscConfig+0x4c8>)
 80045d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045d6:	f7fe fee5 	bl	80033a4 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045dc:	e008      	b.n	80045f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045de:	f7fe fee1 	bl	80033a4 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b64      	cmp	r3, #100	@ 0x64
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e103      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f0:	4b75      	ldr	r3, [pc, #468]	@ (80047c8 <HAL_RCC_OscConfig+0x4c8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0f0      	beq.n	80045de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d106      	bne.n	8004612 <HAL_RCC_OscConfig+0x312>
 8004604:	4b6f      	ldr	r3, [pc, #444]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004606:	6a1b      	ldr	r3, [r3, #32]
 8004608:	4a6e      	ldr	r2, [pc, #440]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800460a:	f043 0301 	orr.w	r3, r3, #1
 800460e:	6213      	str	r3, [r2, #32]
 8004610:	e02d      	b.n	800466e <HAL_RCC_OscConfig+0x36e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10c      	bne.n	8004634 <HAL_RCC_OscConfig+0x334>
 800461a:	4b6a      	ldr	r3, [pc, #424]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	4a69      	ldr	r2, [pc, #420]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004620:	f023 0301 	bic.w	r3, r3, #1
 8004624:	6213      	str	r3, [r2, #32]
 8004626:	4b67      	ldr	r3, [pc, #412]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	4a66      	ldr	r2, [pc, #408]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800462c:	f023 0304 	bic.w	r3, r3, #4
 8004630:	6213      	str	r3, [r2, #32]
 8004632:	e01c      	b.n	800466e <HAL_RCC_OscConfig+0x36e>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	2b05      	cmp	r3, #5
 800463a:	d10c      	bne.n	8004656 <HAL_RCC_OscConfig+0x356>
 800463c:	4b61      	ldr	r3, [pc, #388]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	4a60      	ldr	r2, [pc, #384]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004642:	f043 0304 	orr.w	r3, r3, #4
 8004646:	6213      	str	r3, [r2, #32]
 8004648:	4b5e      	ldr	r3, [pc, #376]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	4a5d      	ldr	r2, [pc, #372]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800464e:	f043 0301 	orr.w	r3, r3, #1
 8004652:	6213      	str	r3, [r2, #32]
 8004654:	e00b      	b.n	800466e <HAL_RCC_OscConfig+0x36e>
 8004656:	4b5b      	ldr	r3, [pc, #364]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	4a5a      	ldr	r2, [pc, #360]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800465c:	f023 0301 	bic.w	r3, r3, #1
 8004660:	6213      	str	r3, [r2, #32]
 8004662:	4b58      	ldr	r3, [pc, #352]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	4a57      	ldr	r2, [pc, #348]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004668:	f023 0304 	bic.w	r3, r3, #4
 800466c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d015      	beq.n	80046a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004676:	f7fe fe95 	bl	80033a4 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800467c:	e00a      	b.n	8004694 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467e:	f7fe fe91 	bl	80033a4 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468c:	4293      	cmp	r3, r2
 800468e:	d901      	bls.n	8004694 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e0b1      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004694:	4b4b      	ldr	r3, [pc, #300]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0ee      	beq.n	800467e <HAL_RCC_OscConfig+0x37e>
 80046a0:	e014      	b.n	80046cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046a2:	f7fe fe7f 	bl	80033a4 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046a8:	e00a      	b.n	80046c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046aa:	f7fe fe7b 	bl	80033a4 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e09b      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046c0:	4b40      	ldr	r3, [pc, #256]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80046c2:	6a1b      	ldr	r3, [r3, #32]
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1ee      	bne.n	80046aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80046cc:	7dfb      	ldrb	r3, [r7, #23]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d105      	bne.n	80046de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046d2:	4b3c      	ldr	r3, [pc, #240]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80046d4:	69db      	ldr	r3, [r3, #28]
 80046d6:	4a3b      	ldr	r2, [pc, #236]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80046d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f000 8087 	beq.w	80047f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046e8:	4b36      	ldr	r3, [pc, #216]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f003 030c 	and.w	r3, r3, #12
 80046f0:	2b08      	cmp	r3, #8
 80046f2:	d061      	beq.n	80047b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d146      	bne.n	800478a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046fc:	4b33      	ldr	r3, [pc, #204]	@ (80047cc <HAL_RCC_OscConfig+0x4cc>)
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004702:	f7fe fe4f 	bl	80033a4 <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800470a:	f7fe fe4b 	bl	80033a4 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e06d      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800471c:	4b29      	ldr	r3, [pc, #164]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f0      	bne.n	800470a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004730:	d108      	bne.n	8004744 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004732:	4b24      	ldr	r3, [pc, #144]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	4921      	ldr	r1, [pc, #132]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004740:	4313      	orrs	r3, r2
 8004742:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004744:	4b1f      	ldr	r3, [pc, #124]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a19      	ldr	r1, [r3, #32]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004754:	430b      	orrs	r3, r1
 8004756:	491b      	ldr	r1, [pc, #108]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 8004758:	4313      	orrs	r3, r2
 800475a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800475c:	4b1b      	ldr	r3, [pc, #108]	@ (80047cc <HAL_RCC_OscConfig+0x4cc>)
 800475e:	2201      	movs	r2, #1
 8004760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004762:	f7fe fe1f 	bl	80033a4 <HAL_GetTick>
 8004766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004768:	e008      	b.n	800477c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800476a:	f7fe fe1b 	bl	80033a4 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d901      	bls.n	800477c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e03d      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800477c:	4b11      	ldr	r3, [pc, #68]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0f0      	beq.n	800476a <HAL_RCC_OscConfig+0x46a>
 8004788:	e035      	b.n	80047f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800478a:	4b10      	ldr	r3, [pc, #64]	@ (80047cc <HAL_RCC_OscConfig+0x4cc>)
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fe fe08 	bl	80033a4 <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004798:	f7fe fe04 	bl	80033a4 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e026      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047aa:	4b06      	ldr	r3, [pc, #24]	@ (80047c4 <HAL_RCC_OscConfig+0x4c4>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x498>
 80047b6:	e01e      	b.n	80047f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d107      	bne.n	80047d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e019      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
 80047c4:	40021000 	.word	0x40021000
 80047c8:	40007000 	.word	0x40007000
 80047cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004800 <HAL_RCC_OscConfig+0x500>)
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d106      	bne.n	80047f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d001      	beq.n	80047f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e000      	b.n	80047f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40021000 	.word	0x40021000

08004804 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d101      	bne.n	8004818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e0d0      	b.n	80049ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004818:	4b6a      	ldr	r3, [pc, #424]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0307 	and.w	r3, r3, #7
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	429a      	cmp	r2, r3
 8004824:	d910      	bls.n	8004848 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004826:	4b67      	ldr	r3, [pc, #412]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f023 0207 	bic.w	r2, r3, #7
 800482e:	4965      	ldr	r1, [pc, #404]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	4313      	orrs	r3, r2
 8004834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004836:	4b63      	ldr	r3, [pc, #396]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	683a      	ldr	r2, [r7, #0]
 8004840:	429a      	cmp	r2, r3
 8004842:	d001      	beq.n	8004848 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e0b8      	b.n	80049ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d020      	beq.n	8004896 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	d005      	beq.n	800486c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004860:	4b59      	ldr	r3, [pc, #356]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	4a58      	ldr	r2, [pc, #352]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004866:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800486a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0308 	and.w	r3, r3, #8
 8004874:	2b00      	cmp	r3, #0
 8004876:	d005      	beq.n	8004884 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004878:	4b53      	ldr	r3, [pc, #332]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	4a52      	ldr	r2, [pc, #328]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 800487e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004882:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004884:	4b50      	ldr	r3, [pc, #320]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	494d      	ldr	r1, [pc, #308]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004892:	4313      	orrs	r3, r2
 8004894:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d040      	beq.n	8004924 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d107      	bne.n	80048ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048aa:	4b47      	ldr	r3, [pc, #284]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d115      	bne.n	80048e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e07f      	b.n	80049ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d107      	bne.n	80048d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048c2:	4b41      	ldr	r3, [pc, #260]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d109      	bne.n	80048e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e073      	b.n	80049ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048d2:	4b3d      	ldr	r3, [pc, #244]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e06b      	b.n	80049ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048e2:	4b39      	ldr	r3, [pc, #228]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f023 0203 	bic.w	r2, r3, #3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	4936      	ldr	r1, [pc, #216]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048f4:	f7fe fd56 	bl	80033a4 <HAL_GetTick>
 80048f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048fa:	e00a      	b.n	8004912 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048fc:	f7fe fd52 	bl	80033a4 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800490a:	4293      	cmp	r3, r2
 800490c:	d901      	bls.n	8004912 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e053      	b.n	80049ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004912:	4b2d      	ldr	r3, [pc, #180]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f003 020c 	and.w	r2, r3, #12
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	429a      	cmp	r2, r3
 8004922:	d1eb      	bne.n	80048fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004924:	4b27      	ldr	r3, [pc, #156]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0307 	and.w	r3, r3, #7
 800492c:	683a      	ldr	r2, [r7, #0]
 800492e:	429a      	cmp	r2, r3
 8004930:	d210      	bcs.n	8004954 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004932:	4b24      	ldr	r3, [pc, #144]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f023 0207 	bic.w	r2, r3, #7
 800493a:	4922      	ldr	r1, [pc, #136]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	4313      	orrs	r3, r2
 8004940:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004942:	4b20      	ldr	r3, [pc, #128]	@ (80049c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0307 	and.w	r3, r3, #7
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	429a      	cmp	r2, r3
 800494e:	d001      	beq.n	8004954 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e032      	b.n	80049ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0304 	and.w	r3, r3, #4
 800495c:	2b00      	cmp	r3, #0
 800495e:	d008      	beq.n	8004972 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004960:	4b19      	ldr	r3, [pc, #100]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	4916      	ldr	r1, [pc, #88]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 800496e:	4313      	orrs	r3, r2
 8004970:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	2b00      	cmp	r3, #0
 800497c:	d009      	beq.n	8004992 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800497e:	4b12      	ldr	r3, [pc, #72]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	00db      	lsls	r3, r3, #3
 800498c:	490e      	ldr	r1, [pc, #56]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 800498e:	4313      	orrs	r3, r2
 8004990:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004992:	f000 f821 	bl	80049d8 <HAL_RCC_GetSysClockFreq>
 8004996:	4602      	mov	r2, r0
 8004998:	4b0b      	ldr	r3, [pc, #44]	@ (80049c8 <HAL_RCC_ClockConfig+0x1c4>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	091b      	lsrs	r3, r3, #4
 800499e:	f003 030f 	and.w	r3, r3, #15
 80049a2:	490a      	ldr	r1, [pc, #40]	@ (80049cc <HAL_RCC_ClockConfig+0x1c8>)
 80049a4:	5ccb      	ldrb	r3, [r1, r3]
 80049a6:	fa22 f303 	lsr.w	r3, r2, r3
 80049aa:	4a09      	ldr	r2, [pc, #36]	@ (80049d0 <HAL_RCC_ClockConfig+0x1cc>)
 80049ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80049ae:	4b09      	ldr	r3, [pc, #36]	@ (80049d4 <HAL_RCC_ClockConfig+0x1d0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fe fcb4 	bl	8003320 <HAL_InitTick>

  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40022000 	.word	0x40022000
 80049c8:	40021000 	.word	0x40021000
 80049cc:	0800a2a8 	.word	0x0800a2a8
 80049d0:	20000000 	.word	0x20000000
 80049d4:	20000018 	.word	0x20000018

080049d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	b087      	sub	sp, #28
 80049dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80049de:	2300      	movs	r3, #0
 80049e0:	60fb      	str	r3, [r7, #12]
 80049e2:	2300      	movs	r3, #0
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	2300      	movs	r3, #0
 80049e8:	617b      	str	r3, [r7, #20]
 80049ea:	2300      	movs	r3, #0
 80049ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80049f2:	4b1e      	ldr	r3, [pc, #120]	@ (8004a6c <HAL_RCC_GetSysClockFreq+0x94>)
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f003 030c 	and.w	r3, r3, #12
 80049fe:	2b04      	cmp	r3, #4
 8004a00:	d002      	beq.n	8004a08 <HAL_RCC_GetSysClockFreq+0x30>
 8004a02:	2b08      	cmp	r3, #8
 8004a04:	d003      	beq.n	8004a0e <HAL_RCC_GetSysClockFreq+0x36>
 8004a06:	e027      	b.n	8004a58 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a08:	4b19      	ldr	r3, [pc, #100]	@ (8004a70 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a0a:	613b      	str	r3, [r7, #16]
      break;
 8004a0c:	e027      	b.n	8004a5e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	0c9b      	lsrs	r3, r3, #18
 8004a12:	f003 030f 	and.w	r3, r3, #15
 8004a16:	4a17      	ldr	r2, [pc, #92]	@ (8004a74 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a18:	5cd3      	ldrb	r3, [r2, r3]
 8004a1a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d010      	beq.n	8004a48 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a26:	4b11      	ldr	r3, [pc, #68]	@ (8004a6c <HAL_RCC_GetSysClockFreq+0x94>)
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	0c5b      	lsrs	r3, r3, #17
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	4a11      	ldr	r2, [pc, #68]	@ (8004a78 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a32:	5cd3      	ldrb	r3, [r2, r3]
 8004a34:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a0d      	ldr	r2, [pc, #52]	@ (8004a70 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a3a:	fb03 f202 	mul.w	r2, r3, r2
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a44:	617b      	str	r3, [r7, #20]
 8004a46:	e004      	b.n	8004a52 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a7c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a4c:	fb02 f303 	mul.w	r3, r2, r3
 8004a50:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	613b      	str	r3, [r7, #16]
      break;
 8004a56:	e002      	b.n	8004a5e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a58:	4b05      	ldr	r3, [pc, #20]	@ (8004a70 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a5a:	613b      	str	r3, [r7, #16]
      break;
 8004a5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a5e:	693b      	ldr	r3, [r7, #16]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	371c      	adds	r7, #28
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bc80      	pop	{r7}
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	007a1200 	.word	0x007a1200
 8004a74:	0800a2cc 	.word	0x0800a2cc
 8004a78:	0800a2dc 	.word	0x0800a2dc
 8004a7c:	003d0900 	.word	0x003d0900

08004a80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a80:	b480      	push	{r7}
 8004a82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a84:	4b02      	ldr	r3, [pc, #8]	@ (8004a90 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a86:	681b      	ldr	r3, [r3, #0]
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bc80      	pop	{r7}
 8004a8e:	4770      	bx	lr
 8004a90:	20000000 	.word	0x20000000

08004a94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a98:	f7ff fff2 	bl	8004a80 <HAL_RCC_GetHCLKFreq>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	4b05      	ldr	r3, [pc, #20]	@ (8004ab4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	0a1b      	lsrs	r3, r3, #8
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	4903      	ldr	r1, [pc, #12]	@ (8004ab8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aaa:	5ccb      	ldrb	r3, [r1, r3]
 8004aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	40021000 	.word	0x40021000
 8004ab8:	0800a2b8 	.word	0x0800a2b8

08004abc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ac0:	f7ff ffde 	bl	8004a80 <HAL_RCC_GetHCLKFreq>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	4b05      	ldr	r3, [pc, #20]	@ (8004adc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	0adb      	lsrs	r3, r3, #11
 8004acc:	f003 0307 	and.w	r3, r3, #7
 8004ad0:	4903      	ldr	r1, [pc, #12]	@ (8004ae0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ad2:	5ccb      	ldrb	r3, [r1, r3]
 8004ad4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	0800a2b8 	.word	0x0800a2b8

08004ae4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004aec:	4b0a      	ldr	r3, [pc, #40]	@ (8004b18 <RCC_Delay+0x34>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a0a      	ldr	r2, [pc, #40]	@ (8004b1c <RCC_Delay+0x38>)
 8004af2:	fba2 2303 	umull	r2, r3, r2, r3
 8004af6:	0a5b      	lsrs	r3, r3, #9
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	fb02 f303 	mul.w	r3, r2, r3
 8004afe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b00:	bf00      	nop
  }
  while (Delay --);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	1e5a      	subs	r2, r3, #1
 8004b06:	60fa      	str	r2, [r7, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1f9      	bne.n	8004b00 <RCC_Delay+0x1c>
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bc80      	pop	{r7}
 8004b16:	4770      	bx	lr
 8004b18:	20000000 	.word	0x20000000
 8004b1c:	10624dd3 	.word	0x10624dd3

08004b20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e042      	b.n	8004bb8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fe fa8c 	bl	8003064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2224      	movs	r2, #36	@ 0x24
 8004b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68da      	ldr	r2, [r3, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 ff7d 	bl	8005a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	691a      	ldr	r2, [r3, #16]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68da      	ldr	r2, [r3, #12]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2220      	movs	r2, #32
 8004bac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3708      	adds	r7, #8
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e024      	b.n	8004c1c <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2224      	movs	r2, #36	@ 0x24
 8004bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004be8:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7fe fb22 	bl	8003234 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08a      	sub	sp, #40	@ 0x28
 8004c28:	af02      	add	r7, sp, #8
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	4613      	mov	r3, r2
 8004c32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b20      	cmp	r3, #32
 8004c42:	d16d      	bne.n	8004d20 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <HAL_UART_Transmit+0x2c>
 8004c4a:	88fb      	ldrh	r3, [r7, #6]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d101      	bne.n	8004c54 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e066      	b.n	8004d22 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2221      	movs	r2, #33	@ 0x21
 8004c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c62:	f7fe fb9f 	bl	80033a4 <HAL_GetTick>
 8004c66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	88fa      	ldrh	r2, [r7, #6]
 8004c6c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	88fa      	ldrh	r2, [r7, #6]
 8004c72:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c7c:	d108      	bne.n	8004c90 <HAL_UART_Transmit+0x6c>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d104      	bne.n	8004c90 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	61bb      	str	r3, [r7, #24]
 8004c8e:	e003      	b.n	8004c98 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c94:	2300      	movs	r3, #0
 8004c96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c98:	e02a      	b.n	8004cf0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2180      	movs	r1, #128	@ 0x80
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 fc12 	bl	80054ce <UART_WaitOnFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e036      	b.n	8004d22 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10b      	bne.n	8004cd2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	881b      	ldrh	r3, [r3, #0]
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	3302      	adds	r3, #2
 8004cce:	61bb      	str	r3, [r7, #24]
 8004cd0:	e007      	b.n	8004ce2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	781a      	ldrb	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1cf      	bne.n	8004c9a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	2200      	movs	r2, #0
 8004d02:	2140      	movs	r1, #64	@ 0x40
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 fbe2 	bl	80054ce <UART_WaitOnFlagUntilTimeout>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e006      	b.n	8004d22 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2220      	movs	r2, #32
 8004d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	e000      	b.n	8004d22 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004d20:	2302      	movs	r3, #2
  }
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3720      	adds	r7, #32
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b084      	sub	sp, #16
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	60f8      	str	r0, [r7, #12]
 8004d32:	60b9      	str	r1, [r7, #8]
 8004d34:	4613      	mov	r3, r2
 8004d36:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2b20      	cmp	r3, #32
 8004d42:	d112      	bne.n	8004d6a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d002      	beq.n	8004d50 <HAL_UART_Receive_DMA+0x26>
 8004d4a:	88fb      	ldrh	r3, [r7, #6]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d101      	bne.n	8004d54 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e00b      	b.n	8004d6c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004d5a:	88fb      	ldrh	r3, [r7, #6]
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	68b9      	ldr	r1, [r7, #8]
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f000 fc23 	bl	80055ac <UART_Start_Receive_DMA>
 8004d66:	4603      	mov	r3, r0
 8004d68:	e000      	b.n	8004d6c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004d6a:	2302      	movs	r3, #2
  }
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b0ba      	sub	sp, #232	@ 0xe8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004db2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d10f      	bne.n	8004dda <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dbe:	f003 0320 	and.w	r3, r3, #32
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d009      	beq.n	8004dda <HAL_UART_IRQHandler+0x66>
 8004dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dca:	f003 0320 	and.w	r3, r3, #32
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fd88 	bl	80058e8 <UART_Receive_IT>
      return;
 8004dd8:	e25b      	b.n	8005292 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004dda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f000 80de 	beq.w	8004fa0 <HAL_UART_IRQHandler+0x22c>
 8004de4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d106      	bne.n	8004dfe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004df4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f000 80d1 	beq.w	8004fa0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00b      	beq.n	8004e22 <HAL_UART_IRQHandler+0xae>
 8004e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1a:	f043 0201 	orr.w	r2, r3, #1
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e26:	f003 0304 	and.w	r3, r3, #4
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00b      	beq.n	8004e46 <HAL_UART_IRQHandler+0xd2>
 8004e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d005      	beq.n	8004e46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3e:	f043 0202 	orr.w	r2, r3, #2
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00b      	beq.n	8004e6a <HAL_UART_IRQHandler+0xf6>
 8004e52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d005      	beq.n	8004e6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e62:	f043 0204 	orr.w	r2, r3, #4
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e6e:	f003 0308 	and.w	r3, r3, #8
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d011      	beq.n	8004e9a <HAL_UART_IRQHandler+0x126>
 8004e76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e7a:	f003 0320 	and.w	r3, r3, #32
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d105      	bne.n	8004e8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d005      	beq.n	8004e9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e92:	f043 0208 	orr.w	r2, r3, #8
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f000 81f2 	beq.w	8005288 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ea8:	f003 0320 	and.w	r3, r3, #32
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d008      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x14e>
 8004eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eb4:	f003 0320 	and.w	r3, r3, #32
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 fd13 	bl	80058e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	bf14      	ite	ne
 8004ed0:	2301      	movne	r3, #1
 8004ed2:	2300      	moveq	r3, #0
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ede:	f003 0308 	and.w	r3, r3, #8
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d103      	bne.n	8004eee <HAL_UART_IRQHandler+0x17a>
 8004ee6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d04f      	beq.n	8004f8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fc1d 	bl	800572e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d041      	beq.n	8004f86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3314      	adds	r3, #20
 8004f08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f10:	e853 3f00 	ldrex	r3, [r3]
 8004f14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	3314      	adds	r3, #20
 8004f2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f3e:	e841 2300 	strex	r3, r2, [r1]
 8004f42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1d9      	bne.n	8004f02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d013      	beq.n	8004f7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5a:	4a7e      	ldr	r2, [pc, #504]	@ (8005154 <HAL_UART_IRQHandler+0x3e0>)
 8004f5c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7fe fcfa 	bl	800395c <HAL_DMA_Abort_IT>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d016      	beq.n	8004f9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f78:	4610      	mov	r0, r2
 8004f7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f7c:	e00e      	b.n	8004f9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fe f85e 	bl	8003040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f84:	e00a      	b.n	8004f9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f7fe f85a 	bl	8003040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f8c:	e006      	b.n	8004f9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fe f856 	bl	8003040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004f9a:	e175      	b.n	8005288 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f9c:	bf00      	nop
    return;
 8004f9e:	e173      	b.n	8005288 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	f040 814f 	bne.w	8005248 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fae:	f003 0310 	and.w	r3, r3, #16
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	f000 8148 	beq.w	8005248 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fbc:	f003 0310 	and.w	r3, r3, #16
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 8141 	beq.w	8005248 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	60bb      	str	r3, [r7, #8]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	60bb      	str	r3, [r7, #8]
 8004fda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 80b6 	beq.w	8005158 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ff8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 8145 	beq.w	800528c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005006:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800500a:	429a      	cmp	r2, r3
 800500c:	f080 813e 	bcs.w	800528c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005016:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	2b20      	cmp	r3, #32
 8005020:	f000 8088 	beq.w	8005134 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	330c      	adds	r3, #12
 800502a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800503a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800503e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005042:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	330c      	adds	r3, #12
 800504c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005050:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005054:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005058:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800505c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005060:	e841 2300 	strex	r3, r2, [r1]
 8005064:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005068:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1d9      	bne.n	8005024 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3314      	adds	r3, #20
 8005076:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800507a:	e853 3f00 	ldrex	r3, [r3]
 800507e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005080:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005082:	f023 0301 	bic.w	r3, r3, #1
 8005086:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	3314      	adds	r3, #20
 8005090:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005094:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005098:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800509c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050a0:	e841 2300 	strex	r3, r2, [r1]
 80050a4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80050a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1e1      	bne.n	8005070 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	3314      	adds	r3, #20
 80050b2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050b6:	e853 3f00 	ldrex	r3, [r3]
 80050ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80050bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	3314      	adds	r3, #20
 80050cc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80050d0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80050d2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80050d6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050d8:	e841 2300 	strex	r3, r2, [r1]
 80050dc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80050de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1e3      	bne.n	80050ac <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	330c      	adds	r3, #12
 80050f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050fc:	e853 3f00 	ldrex	r3, [r3]
 8005100:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005102:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005104:	f023 0310 	bic.w	r3, r3, #16
 8005108:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	330c      	adds	r3, #12
 8005112:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005116:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005118:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800511a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800511c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800511e:	e841 2300 	strex	r3, r2, [r1]
 8005122:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1e3      	bne.n	80050f2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512e:	4618      	mov	r0, r3
 8005130:	f7fe fbd8 	bl	80038e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005142:	b29b      	uxth	r3, r3
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	b29b      	uxth	r3, r3
 8005148:	4619      	mov	r1, r3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f000 f8b6 	bl	80052bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005150:	e09c      	b.n	800528c <HAL_UART_IRQHandler+0x518>
 8005152:	bf00      	nop
 8005154:	080057f3 	.word	0x080057f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005160:	b29b      	uxth	r3, r3
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800516c:	b29b      	uxth	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 808e 	beq.w	8005290 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005174:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005178:	2b00      	cmp	r3, #0
 800517a:	f000 8089 	beq.w	8005290 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	330c      	adds	r3, #12
 8005184:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005188:	e853 3f00 	ldrex	r3, [r3]
 800518c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800518e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005190:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005194:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	330c      	adds	r3, #12
 800519e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80051a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80051a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80051a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051aa:	e841 2300 	strex	r3, r2, [r1]
 80051ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80051b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1e3      	bne.n	800517e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	3314      	adds	r3, #20
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	e853 3f00 	ldrex	r3, [r3]
 80051c4:	623b      	str	r3, [r7, #32]
   return(result);
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	f023 0301 	bic.w	r3, r3, #1
 80051cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	3314      	adds	r3, #20
 80051d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80051da:	633a      	str	r2, [r7, #48]	@ 0x30
 80051dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051e2:	e841 2300 	strex	r3, r2, [r1]
 80051e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1e3      	bne.n	80051b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2220      	movs	r2, #32
 80051f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	330c      	adds	r3, #12
 8005202:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	e853 3f00 	ldrex	r3, [r3]
 800520a:	60fb      	str	r3, [r7, #12]
   return(result);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f023 0310 	bic.w	r3, r3, #16
 8005212:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	330c      	adds	r3, #12
 800521c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005220:	61fa      	str	r2, [r7, #28]
 8005222:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005224:	69b9      	ldr	r1, [r7, #24]
 8005226:	69fa      	ldr	r2, [r7, #28]
 8005228:	e841 2300 	strex	r3, r2, [r1]
 800522c:	617b      	str	r3, [r7, #20]
   return(result);
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e3      	bne.n	80051fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800523a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800523e:	4619      	mov	r1, r3
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f000 f83b 	bl	80052bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005246:	e023      	b.n	8005290 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800524c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005250:	2b00      	cmp	r3, #0
 8005252:	d009      	beq.n	8005268 <HAL_UART_IRQHandler+0x4f4>
 8005254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800525c:	2b00      	cmp	r3, #0
 800525e:	d003      	beq.n	8005268 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 fada 	bl	800581a <UART_Transmit_IT>
    return;
 8005266:	e014      	b.n	8005292 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800526c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00e      	beq.n	8005292 <HAL_UART_IRQHandler+0x51e>
 8005274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800527c:	2b00      	cmp	r3, #0
 800527e:	d008      	beq.n	8005292 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 fb19 	bl	80058b8 <UART_EndTransmit_IT>
    return;
 8005286:	e004      	b.n	8005292 <HAL_UART_IRQHandler+0x51e>
    return;
 8005288:	bf00      	nop
 800528a:	e002      	b.n	8005292 <HAL_UART_IRQHandler+0x51e>
      return;
 800528c:	bf00      	nop
 800528e:	e000      	b.n	8005292 <HAL_UART_IRQHandler+0x51e>
      return;
 8005290:	bf00      	nop
  }
}
 8005292:	37e8      	adds	r7, #232	@ 0xe8
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052a0:	bf00      	nop
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bc80      	pop	{r7}
 80052a8:	4770      	bx	lr

080052aa <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80052aa:	b480      	push	{r7}
 80052ac:	b083      	sub	sp, #12
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80052b2:	bf00      	nop
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bc80      	pop	{r7}
 80052ba:	4770      	bx	lr

080052bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	460b      	mov	r3, r1
 80052c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bc80      	pop	{r7}
 80052d0:	4770      	bx	lr

080052d2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b09c      	sub	sp, #112	@ 0x70
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0320 	and.w	r3, r3, #32
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d172      	bne.n	80053d4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80052ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052f0:	2200      	movs	r2, #0
 80052f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	330c      	adds	r3, #12
 80052fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052fe:	e853 3f00 	ldrex	r3, [r3]
 8005302:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005306:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800530a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800530c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	330c      	adds	r3, #12
 8005312:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005314:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005316:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800531a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e5      	bne.n	80052f4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3314      	adds	r3, #20
 800532e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005332:	e853 3f00 	ldrex	r3, [r3]
 8005336:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800533a:	f023 0301 	bic.w	r3, r3, #1
 800533e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005340:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3314      	adds	r3, #20
 8005346:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005348:	647a      	str	r2, [r7, #68]	@ 0x44
 800534a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800534e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005350:	e841 2300 	strex	r3, r2, [r1]
 8005354:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1e5      	bne.n	8005328 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800535c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3314      	adds	r3, #20
 8005362:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005366:	e853 3f00 	ldrex	r3, [r3]
 800536a:	623b      	str	r3, [r7, #32]
   return(result);
 800536c:	6a3b      	ldr	r3, [r7, #32]
 800536e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005372:	663b      	str	r3, [r7, #96]	@ 0x60
 8005374:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	3314      	adds	r3, #20
 800537a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800537c:	633a      	str	r2, [r7, #48]	@ 0x30
 800537e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005380:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005382:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005384:	e841 2300 	strex	r3, r2, [r1]
 8005388:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800538a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1e5      	bne.n	800535c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005392:	2220      	movs	r2, #32
 8005394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005398:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800539a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539c:	2b01      	cmp	r3, #1
 800539e:	d119      	bne.n	80053d4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	330c      	adds	r3, #12
 80053a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	e853 3f00 	ldrex	r3, [r3]
 80053ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f023 0310 	bic.w	r3, r3, #16
 80053b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	330c      	adds	r3, #12
 80053be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80053c0:	61fa      	str	r2, [r7, #28]
 80053c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c4:	69b9      	ldr	r1, [r7, #24]
 80053c6:	69fa      	ldr	r2, [r7, #28]
 80053c8:	e841 2300 	strex	r3, r2, [r1]
 80053cc:	617b      	str	r3, [r7, #20]
   return(result);
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1e5      	bne.n	80053a0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053d6:	2200      	movs	r2, #0
 80053d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d106      	bne.n	80053f0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80053e6:	4619      	mov	r1, r3
 80053e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80053ea:	f7ff ff67 	bl	80052bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80053ee:	e002      	b.n	80053f6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80053f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80053f2:	f7fd fe2e 	bl	8003052 <HAL_UART_RxCpltCallback>
}
 80053f6:	bf00      	nop
 80053f8:	3770      	adds	r7, #112	@ 0x70
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}

080053fe <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80053fe:	b580      	push	{r7, lr}
 8005400:	b084      	sub	sp, #16
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2201      	movs	r2, #1
 8005410:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005416:	2b01      	cmp	r3, #1
 8005418:	d108      	bne.n	800542c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800541e:	085b      	lsrs	r3, r3, #1
 8005420:	b29b      	uxth	r3, r3
 8005422:	4619      	mov	r1, r3
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f7ff ff49 	bl	80052bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800542a:	e002      	b.n	8005432 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f7ff ff3c 	bl	80052aa <HAL_UART_RxHalfCpltCallback>
}
 8005432:	bf00      	nop
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800543a:	b580      	push	{r7, lr}
 800543c:	b084      	sub	sp, #16
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005442:	2300      	movs	r3, #0
 8005444:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005456:	2b00      	cmp	r3, #0
 8005458:	bf14      	ite	ne
 800545a:	2301      	movne	r3, #1
 800545c:	2300      	moveq	r3, #0
 800545e:	b2db      	uxtb	r3, r3
 8005460:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b21      	cmp	r3, #33	@ 0x21
 800546c:	d108      	bne.n	8005480 <UART_DMAError+0x46>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d005      	beq.n	8005480 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2200      	movs	r2, #0
 8005478:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800547a:	68b8      	ldr	r0, [r7, #8]
 800547c:	f000 f930 	bl	80056e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548a:	2b00      	cmp	r3, #0
 800548c:	bf14      	ite	ne
 800548e:	2301      	movne	r3, #1
 8005490:	2300      	moveq	r3, #0
 8005492:	b2db      	uxtb	r3, r3
 8005494:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b22      	cmp	r3, #34	@ 0x22
 80054a0:	d108      	bne.n	80054b4 <UART_DMAError+0x7a>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d005      	beq.n	80054b4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2200      	movs	r2, #0
 80054ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80054ae:	68b8      	ldr	r0, [r7, #8]
 80054b0:	f000 f93d 	bl	800572e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b8:	f043 0210 	orr.w	r2, r3, #16
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054c0:	68b8      	ldr	r0, [r7, #8]
 80054c2:	f7fd fdbd 	bl	8003040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054c6:	bf00      	nop
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b090      	sub	sp, #64	@ 0x40
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	60f8      	str	r0, [r7, #12]
 80054d6:	60b9      	str	r1, [r7, #8]
 80054d8:	603b      	str	r3, [r7, #0]
 80054da:	4613      	mov	r3, r2
 80054dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054de:	e050      	b.n	8005582 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e6:	d04c      	beq.n	8005582 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d007      	beq.n	80054fe <UART_WaitOnFlagUntilTimeout+0x30>
 80054ee:	f7fd ff59 	bl	80033a4 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d241      	bcs.n	8005582 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	330c      	adds	r3, #12
 8005504:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800550e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005510:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005514:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	330c      	adds	r3, #12
 800551c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800551e:	637a      	str	r2, [r7, #52]	@ 0x34
 8005520:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005524:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005526:	e841 2300 	strex	r3, r2, [r1]
 800552a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800552c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1e5      	bne.n	80054fe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3314      	adds	r3, #20
 8005538:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	e853 3f00 	ldrex	r3, [r3]
 8005540:	613b      	str	r3, [r7, #16]
   return(result);
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f023 0301 	bic.w	r3, r3, #1
 8005548:	63bb      	str	r3, [r7, #56]	@ 0x38
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3314      	adds	r3, #20
 8005550:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005552:	623a      	str	r2, [r7, #32]
 8005554:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005556:	69f9      	ldr	r1, [r7, #28]
 8005558:	6a3a      	ldr	r2, [r7, #32]
 800555a:	e841 2300 	strex	r3, r2, [r1]
 800555e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1e5      	bne.n	8005532 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2220      	movs	r2, #32
 800556a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2220      	movs	r2, #32
 8005572:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e00f      	b.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	4013      	ands	r3, r2
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	429a      	cmp	r2, r3
 8005590:	bf0c      	ite	eq
 8005592:	2301      	moveq	r3, #1
 8005594:	2300      	movne	r3, #0
 8005596:	b2db      	uxtb	r3, r3
 8005598:	461a      	mov	r2, r3
 800559a:	79fb      	ldrb	r3, [r7, #7]
 800559c:	429a      	cmp	r2, r3
 800559e:	d09f      	beq.n	80054e0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3740      	adds	r7, #64	@ 0x40
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b098      	sub	sp, #96	@ 0x60
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	4613      	mov	r3, r2
 80055b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80055ba:	68ba      	ldr	r2, [r7, #8]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	88fa      	ldrh	r2, [r7, #6]
 80055c4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2222      	movs	r2, #34	@ 0x22
 80055d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d8:	4a3e      	ldr	r2, [pc, #248]	@ (80056d4 <UART_Start_Receive_DMA+0x128>)
 80055da:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e0:	4a3d      	ldr	r2, [pc, #244]	@ (80056d8 <UART_Start_Receive_DMA+0x12c>)
 80055e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e8:	4a3c      	ldr	r2, [pc, #240]	@ (80056dc <UART_Start_Receive_DMA+0x130>)
 80055ea:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f0:	2200      	movs	r2, #0
 80055f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80055f4:	f107 0308 	add.w	r3, r7, #8
 80055f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3304      	adds	r3, #4
 8005604:	4619      	mov	r1, r3
 8005606:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	88fb      	ldrh	r3, [r7, #6]
 800560c:	f7fe f90a 	bl	8003824 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005610:	2300      	movs	r3, #0
 8005612:	613b      	str	r3, [r7, #16]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	613b      	str	r3, [r7, #16]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	613b      	str	r3, [r7, #16]
 8005624:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d019      	beq.n	8005662 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	330c      	adds	r3, #12
 8005634:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005636:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005638:	e853 3f00 	ldrex	r3, [r3]
 800563c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800563e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005644:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	330c      	adds	r3, #12
 800564c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800564e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005650:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005652:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005654:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005656:	e841 2300 	strex	r3, r2, [r1]
 800565a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800565c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1e5      	bne.n	800562e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3314      	adds	r3, #20
 8005668:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800566c:	e853 3f00 	ldrex	r3, [r3]
 8005670:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005674:	f043 0301 	orr.w	r3, r3, #1
 8005678:	657b      	str	r3, [r7, #84]	@ 0x54
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	3314      	adds	r3, #20
 8005680:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005682:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005684:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005688:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800568a:	e841 2300 	strex	r3, r2, [r1]
 800568e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005692:	2b00      	cmp	r3, #0
 8005694:	d1e5      	bne.n	8005662 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3314      	adds	r3, #20
 800569c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	e853 3f00 	ldrex	r3, [r3]
 80056a4:	617b      	str	r3, [r7, #20]
   return(result);
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	3314      	adds	r3, #20
 80056b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80056b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80056b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ba:	6a39      	ldr	r1, [r7, #32]
 80056bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056be:	e841 2300 	strex	r3, r2, [r1]
 80056c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1e5      	bne.n	8005696 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3760      	adds	r7, #96	@ 0x60
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	080052d3 	.word	0x080052d3
 80056d8:	080053ff 	.word	0x080053ff
 80056dc:	0800543b 	.word	0x0800543b

080056e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b089      	sub	sp, #36	@ 0x24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	330c      	adds	r3, #12
 80056ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	e853 3f00 	ldrex	r3, [r3]
 80056f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80056fe:	61fb      	str	r3, [r7, #28]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	330c      	adds	r3, #12
 8005706:	69fa      	ldr	r2, [r7, #28]
 8005708:	61ba      	str	r2, [r7, #24]
 800570a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570c:	6979      	ldr	r1, [r7, #20]
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	e841 2300 	strex	r3, r2, [r1]
 8005714:	613b      	str	r3, [r7, #16]
   return(result);
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1e5      	bne.n	80056e8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2220      	movs	r2, #32
 8005720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005724:	bf00      	nop
 8005726:	3724      	adds	r7, #36	@ 0x24
 8005728:	46bd      	mov	sp, r7
 800572a:	bc80      	pop	{r7}
 800572c:	4770      	bx	lr

0800572e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800572e:	b480      	push	{r7}
 8005730:	b095      	sub	sp, #84	@ 0x54
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	330c      	adds	r3, #12
 800573c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005748:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800574c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	330c      	adds	r3, #12
 8005754:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005756:	643a      	str	r2, [r7, #64]	@ 0x40
 8005758:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800575c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1e5      	bne.n	8005736 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	3314      	adds	r3, #20
 8005770:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005772:	6a3b      	ldr	r3, [r7, #32]
 8005774:	e853 3f00 	ldrex	r3, [r3]
 8005778:	61fb      	str	r3, [r7, #28]
   return(result);
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	f023 0301 	bic.w	r3, r3, #1
 8005780:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3314      	adds	r3, #20
 8005788:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800578a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800578c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005792:	e841 2300 	strex	r3, r2, [r1]
 8005796:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1e5      	bne.n	800576a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d119      	bne.n	80057da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	330c      	adds	r3, #12
 80057ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f023 0310 	bic.w	r3, r3, #16
 80057bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	330c      	adds	r3, #12
 80057c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057c6:	61ba      	str	r2, [r7, #24]
 80057c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	6979      	ldr	r1, [r7, #20]
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	e841 2300 	strex	r3, r2, [r1]
 80057d2:	613b      	str	r3, [r7, #16]
   return(result);
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e5      	bne.n	80057a6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2220      	movs	r2, #32
 80057de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057e8:	bf00      	nop
 80057ea:	3754      	adds	r7, #84	@ 0x54
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bc80      	pop	{r7}
 80057f0:	4770      	bx	lr

080057f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	f7fd fc17 	bl	8003040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005812:	bf00      	nop
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800581a:	b480      	push	{r7}
 800581c:	b085      	sub	sp, #20
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b21      	cmp	r3, #33	@ 0x21
 800582c:	d13e      	bne.n	80058ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005836:	d114      	bne.n	8005862 <UART_Transmit_IT+0x48>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d110      	bne.n	8005862 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	881b      	ldrh	r3, [r3, #0]
 800584a:	461a      	mov	r2, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005854:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	1c9a      	adds	r2, r3, #2
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	621a      	str	r2, [r3, #32]
 8005860:	e008      	b.n	8005874 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	1c59      	adds	r1, r3, #1
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	6211      	str	r1, [r2, #32]
 800586c:	781a      	ldrb	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005878:	b29b      	uxth	r3, r3
 800587a:	3b01      	subs	r3, #1
 800587c:	b29b      	uxth	r3, r3
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	4619      	mov	r1, r3
 8005882:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005884:	2b00      	cmp	r3, #0
 8005886:	d10f      	bne.n	80058a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68da      	ldr	r2, [r3, #12]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005896:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68da      	ldr	r2, [r3, #12]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058a8:	2300      	movs	r3, #0
 80058aa:	e000      	b.n	80058ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058ac:	2302      	movs	r3, #2
  }
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3714      	adds	r7, #20
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bc80      	pop	{r7}
 80058b6:	4770      	bx	lr

080058b8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058ce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2220      	movs	r2, #32
 80058d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f7ff fcdd 	bl	8005298 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3708      	adds	r7, #8
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b08c      	sub	sp, #48	@ 0x30
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b22      	cmp	r3, #34	@ 0x22
 80058fa:	f040 80ae 	bne.w	8005a5a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005906:	d117      	bne.n	8005938 <UART_Receive_IT+0x50>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d113      	bne.n	8005938 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005910:	2300      	movs	r3, #0
 8005912:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005918:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	b29b      	uxth	r3, r3
 8005922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005926:	b29a      	uxth	r2, r3
 8005928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005930:	1c9a      	adds	r2, r3, #2
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	629a      	str	r2, [r3, #40]	@ 0x28
 8005936:	e026      	b.n	8005986 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800593c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800593e:	2300      	movs	r3, #0
 8005940:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800594a:	d007      	beq.n	800595c <UART_Receive_IT+0x74>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10a      	bne.n	800596a <UART_Receive_IT+0x82>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d106      	bne.n	800596a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	b2da      	uxtb	r2, r3
 8005964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005966:	701a      	strb	r2, [r3, #0]
 8005968:	e008      	b.n	800597c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	b2db      	uxtb	r3, r3
 8005972:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005976:	b2da      	uxtb	r2, r3
 8005978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800597a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005980:	1c5a      	adds	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800598a:	b29b      	uxth	r3, r3
 800598c:	3b01      	subs	r3, #1
 800598e:	b29b      	uxth	r3, r3
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	4619      	mov	r1, r3
 8005994:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005996:	2b00      	cmp	r3, #0
 8005998:	d15d      	bne.n	8005a56 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68da      	ldr	r2, [r3, #12]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0220 	bic.w	r2, r2, #32
 80059a8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	695a      	ldr	r2, [r3, #20]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 0201 	bic.w	r2, r2, #1
 80059c8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d135      	bne.n	8005a4c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	330c      	adds	r3, #12
 80059ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	e853 3f00 	ldrex	r3, [r3]
 80059f4:	613b      	str	r3, [r7, #16]
   return(result);
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	f023 0310 	bic.w	r3, r3, #16
 80059fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	330c      	adds	r3, #12
 8005a04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a06:	623a      	str	r2, [r7, #32]
 8005a08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0a:	69f9      	ldr	r1, [r7, #28]
 8005a0c:	6a3a      	ldr	r2, [r7, #32]
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1e5      	bne.n	80059e6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0310 	and.w	r3, r3, #16
 8005a24:	2b10      	cmp	r3, #16
 8005a26:	d10a      	bne.n	8005a3e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a28:	2300      	movs	r3, #0
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a42:	4619      	mov	r1, r3
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f7ff fc39 	bl	80052bc <HAL_UARTEx_RxEventCallback>
 8005a4a:	e002      	b.n	8005a52 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f7fd fb00 	bl	8003052 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a52:	2300      	movs	r3, #0
 8005a54:	e002      	b.n	8005a5c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	e000      	b.n	8005a5c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a5a:	2302      	movs	r3, #2
  }
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3730      	adds	r7, #48	@ 0x30
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	689a      	ldr	r2, [r3, #8]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	695b      	ldr	r3, [r3, #20]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005a9e:	f023 030c 	bic.w	r3, r3, #12
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	6812      	ldr	r2, [r2, #0]
 8005aa6:	68b9      	ldr	r1, [r7, #8]
 8005aa8:	430b      	orrs	r3, r1
 8005aaa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699a      	ldr	r2, [r3, #24]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a2c      	ldr	r2, [pc, #176]	@ (8005b78 <UART_SetConfig+0x114>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d103      	bne.n	8005ad4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005acc:	f7fe fff6 	bl	8004abc <HAL_RCC_GetPCLK2Freq>
 8005ad0:	60f8      	str	r0, [r7, #12]
 8005ad2:	e002      	b.n	8005ada <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ad4:	f7fe ffde 	bl	8004a94 <HAL_RCC_GetPCLK1Freq>
 8005ad8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	4613      	mov	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	009a      	lsls	r2, r3, #2
 8005ae4:	441a      	add	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005af0:	4a22      	ldr	r2, [pc, #136]	@ (8005b7c <UART_SetConfig+0x118>)
 8005af2:	fba2 2303 	umull	r2, r3, r2, r3
 8005af6:	095b      	lsrs	r3, r3, #5
 8005af8:	0119      	lsls	r1, r3, #4
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	4613      	mov	r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	4413      	add	r3, r2
 8005b02:	009a      	lsls	r2, r3, #2
 8005b04:	441a      	add	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b10:	4b1a      	ldr	r3, [pc, #104]	@ (8005b7c <UART_SetConfig+0x118>)
 8005b12:	fba3 0302 	umull	r0, r3, r3, r2
 8005b16:	095b      	lsrs	r3, r3, #5
 8005b18:	2064      	movs	r0, #100	@ 0x64
 8005b1a:	fb00 f303 	mul.w	r3, r0, r3
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	011b      	lsls	r3, r3, #4
 8005b22:	3332      	adds	r3, #50	@ 0x32
 8005b24:	4a15      	ldr	r2, [pc, #84]	@ (8005b7c <UART_SetConfig+0x118>)
 8005b26:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2a:	095b      	lsrs	r3, r3, #5
 8005b2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b30:	4419      	add	r1, r3
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	4613      	mov	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	009a      	lsls	r2, r3, #2
 8005b3c:	441a      	add	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b48:	4b0c      	ldr	r3, [pc, #48]	@ (8005b7c <UART_SetConfig+0x118>)
 8005b4a:	fba3 0302 	umull	r0, r3, r3, r2
 8005b4e:	095b      	lsrs	r3, r3, #5
 8005b50:	2064      	movs	r0, #100	@ 0x64
 8005b52:	fb00 f303 	mul.w	r3, r0, r3
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	011b      	lsls	r3, r3, #4
 8005b5a:	3332      	adds	r3, #50	@ 0x32
 8005b5c:	4a07      	ldr	r2, [pc, #28]	@ (8005b7c <UART_SetConfig+0x118>)
 8005b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b62:	095b      	lsrs	r3, r3, #5
 8005b64:	f003 020f 	and.w	r2, r3, #15
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	440a      	add	r2, r1
 8005b6e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b70:	bf00      	nop
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	40013800 	.word	0x40013800
 8005b7c:	51eb851f 	.word	0x51eb851f

08005b80 <main>:


#include "main.h"

int main(void)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	af00      	add	r7, sp, #0
  hwInit();
 8005b84:	f7fd fb96 	bl	80032b4 <hwInit>
  apInit();
 8005b88:	f7fb fb18 	bl	80011bc <apInit>

  apMain();
 8005b8c:	f7fb fb28 	bl	80011e0 <apMain>
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <sulp>:
 8005b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b9a:	460f      	mov	r7, r1
 8005b9c:	4690      	mov	r8, r2
 8005b9e:	f003 fb2b 	bl	80091f8 <__ulp>
 8005ba2:	4604      	mov	r4, r0
 8005ba4:	460d      	mov	r5, r1
 8005ba6:	f1b8 0f00 	cmp.w	r8, #0
 8005baa:	d011      	beq.n	8005bd0 <sulp+0x3a>
 8005bac:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005bb0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	dd0b      	ble.n	8005bd0 <sulp+0x3a>
 8005bb8:	2400      	movs	r4, #0
 8005bba:	051b      	lsls	r3, r3, #20
 8005bbc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005bc0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005bc4:	4622      	mov	r2, r4
 8005bc6:	462b      	mov	r3, r5
 8005bc8:	f7fa fc90 	bl	80004ec <__aeabi_dmul>
 8005bcc:	4604      	mov	r4, r0
 8005bce:	460d      	mov	r5, r1
 8005bd0:	4620      	mov	r0, r4
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005bd8 <_strtod_l>:
 8005bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bdc:	b09f      	sub	sp, #124	@ 0x7c
 8005bde:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005be0:	2200      	movs	r2, #0
 8005be2:	460c      	mov	r4, r1
 8005be4:	921a      	str	r2, [sp, #104]	@ 0x68
 8005be6:	f04f 0a00 	mov.w	sl, #0
 8005bea:	f04f 0b00 	mov.w	fp, #0
 8005bee:	460a      	mov	r2, r1
 8005bf0:	9005      	str	r0, [sp, #20]
 8005bf2:	9219      	str	r2, [sp, #100]	@ 0x64
 8005bf4:	7811      	ldrb	r1, [r2, #0]
 8005bf6:	292b      	cmp	r1, #43	@ 0x2b
 8005bf8:	d048      	beq.n	8005c8c <_strtod_l+0xb4>
 8005bfa:	d836      	bhi.n	8005c6a <_strtod_l+0x92>
 8005bfc:	290d      	cmp	r1, #13
 8005bfe:	d830      	bhi.n	8005c62 <_strtod_l+0x8a>
 8005c00:	2908      	cmp	r1, #8
 8005c02:	d830      	bhi.n	8005c66 <_strtod_l+0x8e>
 8005c04:	2900      	cmp	r1, #0
 8005c06:	d039      	beq.n	8005c7c <_strtod_l+0xa4>
 8005c08:	2200      	movs	r2, #0
 8005c0a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005c0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005c0e:	782a      	ldrb	r2, [r5, #0]
 8005c10:	2a30      	cmp	r2, #48	@ 0x30
 8005c12:	f040 80b1 	bne.w	8005d78 <_strtod_l+0x1a0>
 8005c16:	786a      	ldrb	r2, [r5, #1]
 8005c18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005c1c:	2a58      	cmp	r2, #88	@ 0x58
 8005c1e:	d16c      	bne.n	8005cfa <_strtod_l+0x122>
 8005c20:	9302      	str	r3, [sp, #8]
 8005c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c24:	4a8e      	ldr	r2, [pc, #568]	@ (8005e60 <_strtod_l+0x288>)
 8005c26:	9301      	str	r3, [sp, #4]
 8005c28:	ab1a      	add	r3, sp, #104	@ 0x68
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	9805      	ldr	r0, [sp, #20]
 8005c2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005c30:	a919      	add	r1, sp, #100	@ 0x64
 8005c32:	f002 fbd5 	bl	80083e0 <__gethex>
 8005c36:	f010 060f 	ands.w	r6, r0, #15
 8005c3a:	4604      	mov	r4, r0
 8005c3c:	d005      	beq.n	8005c4a <_strtod_l+0x72>
 8005c3e:	2e06      	cmp	r6, #6
 8005c40:	d126      	bne.n	8005c90 <_strtod_l+0xb8>
 8005c42:	2300      	movs	r3, #0
 8005c44:	3501      	adds	r5, #1
 8005c46:	9519      	str	r5, [sp, #100]	@ 0x64
 8005c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f040 8584 	bne.w	800675a <_strtod_l+0xb82>
 8005c52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c54:	b1bb      	cbz	r3, 8005c86 <_strtod_l+0xae>
 8005c56:	4650      	mov	r0, sl
 8005c58:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8005c5c:	b01f      	add	sp, #124	@ 0x7c
 8005c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c62:	2920      	cmp	r1, #32
 8005c64:	d1d0      	bne.n	8005c08 <_strtod_l+0x30>
 8005c66:	3201      	adds	r2, #1
 8005c68:	e7c3      	b.n	8005bf2 <_strtod_l+0x1a>
 8005c6a:	292d      	cmp	r1, #45	@ 0x2d
 8005c6c:	d1cc      	bne.n	8005c08 <_strtod_l+0x30>
 8005c6e:	2101      	movs	r1, #1
 8005c70:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005c72:	1c51      	adds	r1, r2, #1
 8005c74:	9119      	str	r1, [sp, #100]	@ 0x64
 8005c76:	7852      	ldrb	r2, [r2, #1]
 8005c78:	2a00      	cmp	r2, #0
 8005c7a:	d1c7      	bne.n	8005c0c <_strtod_l+0x34>
 8005c7c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005c7e:	9419      	str	r4, [sp, #100]	@ 0x64
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f040 8568 	bne.w	8006756 <_strtod_l+0xb7e>
 8005c86:	4650      	mov	r0, sl
 8005c88:	4659      	mov	r1, fp
 8005c8a:	e7e7      	b.n	8005c5c <_strtod_l+0x84>
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	e7ef      	b.n	8005c70 <_strtod_l+0x98>
 8005c90:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005c92:	b13a      	cbz	r2, 8005ca4 <_strtod_l+0xcc>
 8005c94:	2135      	movs	r1, #53	@ 0x35
 8005c96:	a81c      	add	r0, sp, #112	@ 0x70
 8005c98:	f003 fb9e 	bl	80093d8 <__copybits>
 8005c9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005c9e:	9805      	ldr	r0, [sp, #20]
 8005ca0:	f002 ff78 	bl	8008b94 <_Bfree>
 8005ca4:	3e01      	subs	r6, #1
 8005ca6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005ca8:	2e04      	cmp	r6, #4
 8005caa:	d806      	bhi.n	8005cba <_strtod_l+0xe2>
 8005cac:	e8df f006 	tbb	[pc, r6]
 8005cb0:	201d0314 	.word	0x201d0314
 8005cb4:	14          	.byte	0x14
 8005cb5:	00          	.byte	0x00
 8005cb6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005cba:	05e1      	lsls	r1, r4, #23
 8005cbc:	bf48      	it	mi
 8005cbe:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005cc2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005cc6:	0d1b      	lsrs	r3, r3, #20
 8005cc8:	051b      	lsls	r3, r3, #20
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1bd      	bne.n	8005c4a <_strtod_l+0x72>
 8005cce:	f001 fc29 	bl	8007524 <__errno>
 8005cd2:	2322      	movs	r3, #34	@ 0x22
 8005cd4:	6003      	str	r3, [r0, #0]
 8005cd6:	e7b8      	b.n	8005c4a <_strtod_l+0x72>
 8005cd8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005cdc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005ce0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005ce4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005ce8:	e7e7      	b.n	8005cba <_strtod_l+0xe2>
 8005cea:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8005e64 <_strtod_l+0x28c>
 8005cee:	e7e4      	b.n	8005cba <_strtod_l+0xe2>
 8005cf0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005cf4:	f04f 3aff 	mov.w	sl, #4294967295
 8005cf8:	e7df      	b.n	8005cba <_strtod_l+0xe2>
 8005cfa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005cfc:	1c5a      	adds	r2, r3, #1
 8005cfe:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d00:	785b      	ldrb	r3, [r3, #1]
 8005d02:	2b30      	cmp	r3, #48	@ 0x30
 8005d04:	d0f9      	beq.n	8005cfa <_strtod_l+0x122>
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d09f      	beq.n	8005c4a <_strtod_l+0x72>
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d10:	220a      	movs	r2, #10
 8005d12:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d14:	2300      	movs	r3, #0
 8005d16:	461f      	mov	r7, r3
 8005d18:	9308      	str	r3, [sp, #32]
 8005d1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d1c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005d1e:	7805      	ldrb	r5, [r0, #0]
 8005d20:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005d24:	b2d9      	uxtb	r1, r3
 8005d26:	2909      	cmp	r1, #9
 8005d28:	d928      	bls.n	8005d7c <_strtod_l+0x1a4>
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	494e      	ldr	r1, [pc, #312]	@ (8005e68 <_strtod_l+0x290>)
 8005d2e:	f001 fb9d 	bl	800746c <strncmp>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	d032      	beq.n	8005d9c <_strtod_l+0x1c4>
 8005d36:	2000      	movs	r0, #0
 8005d38:	462a      	mov	r2, r5
 8005d3a:	4681      	mov	r9, r0
 8005d3c:	463d      	mov	r5, r7
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2a65      	cmp	r2, #101	@ 0x65
 8005d42:	d001      	beq.n	8005d48 <_strtod_l+0x170>
 8005d44:	2a45      	cmp	r2, #69	@ 0x45
 8005d46:	d114      	bne.n	8005d72 <_strtod_l+0x19a>
 8005d48:	b91d      	cbnz	r5, 8005d52 <_strtod_l+0x17a>
 8005d4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d4c:	4302      	orrs	r2, r0
 8005d4e:	d095      	beq.n	8005c7c <_strtod_l+0xa4>
 8005d50:	2500      	movs	r5, #0
 8005d52:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005d54:	1c62      	adds	r2, r4, #1
 8005d56:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d58:	7862      	ldrb	r2, [r4, #1]
 8005d5a:	2a2b      	cmp	r2, #43	@ 0x2b
 8005d5c:	d077      	beq.n	8005e4e <_strtod_l+0x276>
 8005d5e:	2a2d      	cmp	r2, #45	@ 0x2d
 8005d60:	d07b      	beq.n	8005e5a <_strtod_l+0x282>
 8005d62:	f04f 0c00 	mov.w	ip, #0
 8005d66:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005d6a:	2909      	cmp	r1, #9
 8005d6c:	f240 8082 	bls.w	8005e74 <_strtod_l+0x29c>
 8005d70:	9419      	str	r4, [sp, #100]	@ 0x64
 8005d72:	f04f 0800 	mov.w	r8, #0
 8005d76:	e0a2      	b.n	8005ebe <_strtod_l+0x2e6>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	e7c7      	b.n	8005d0c <_strtod_l+0x134>
 8005d7c:	2f08      	cmp	r7, #8
 8005d7e:	bfd5      	itete	le
 8005d80:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005d82:	9908      	ldrgt	r1, [sp, #32]
 8005d84:	fb02 3301 	mlale	r3, r2, r1, r3
 8005d88:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005d8c:	f100 0001 	add.w	r0, r0, #1
 8005d90:	bfd4      	ite	le
 8005d92:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005d94:	9308      	strgt	r3, [sp, #32]
 8005d96:	3701      	adds	r7, #1
 8005d98:	9019      	str	r0, [sp, #100]	@ 0x64
 8005d9a:	e7bf      	b.n	8005d1c <_strtod_l+0x144>
 8005d9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d9e:	1c5a      	adds	r2, r3, #1
 8005da0:	9219      	str	r2, [sp, #100]	@ 0x64
 8005da2:	785a      	ldrb	r2, [r3, #1]
 8005da4:	b37f      	cbz	r7, 8005e06 <_strtod_l+0x22e>
 8005da6:	4681      	mov	r9, r0
 8005da8:	463d      	mov	r5, r7
 8005daa:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005dae:	2b09      	cmp	r3, #9
 8005db0:	d912      	bls.n	8005dd8 <_strtod_l+0x200>
 8005db2:	2301      	movs	r3, #1
 8005db4:	e7c4      	b.n	8005d40 <_strtod_l+0x168>
 8005db6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005db8:	3001      	adds	r0, #1
 8005dba:	1c5a      	adds	r2, r3, #1
 8005dbc:	9219      	str	r2, [sp, #100]	@ 0x64
 8005dbe:	785a      	ldrb	r2, [r3, #1]
 8005dc0:	2a30      	cmp	r2, #48	@ 0x30
 8005dc2:	d0f8      	beq.n	8005db6 <_strtod_l+0x1de>
 8005dc4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	f200 84cb 	bhi.w	8006764 <_strtod_l+0xb8c>
 8005dce:	4681      	mov	r9, r0
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	4605      	mov	r5, r0
 8005dd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005dd6:	930c      	str	r3, [sp, #48]	@ 0x30
 8005dd8:	3a30      	subs	r2, #48	@ 0x30
 8005dda:	f100 0301 	add.w	r3, r0, #1
 8005dde:	d02a      	beq.n	8005e36 <_strtod_l+0x25e>
 8005de0:	4499      	add	r9, r3
 8005de2:	210a      	movs	r1, #10
 8005de4:	462b      	mov	r3, r5
 8005de6:	eb00 0c05 	add.w	ip, r0, r5
 8005dea:	4563      	cmp	r3, ip
 8005dec:	d10d      	bne.n	8005e0a <_strtod_l+0x232>
 8005dee:	1c69      	adds	r1, r5, #1
 8005df0:	4401      	add	r1, r0
 8005df2:	4428      	add	r0, r5
 8005df4:	2808      	cmp	r0, #8
 8005df6:	dc16      	bgt.n	8005e26 <_strtod_l+0x24e>
 8005df8:	230a      	movs	r3, #10
 8005dfa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005dfc:	fb03 2300 	mla	r3, r3, r0, r2
 8005e00:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e02:	2300      	movs	r3, #0
 8005e04:	e018      	b.n	8005e38 <_strtod_l+0x260>
 8005e06:	4638      	mov	r0, r7
 8005e08:	e7da      	b.n	8005dc0 <_strtod_l+0x1e8>
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	f103 0301 	add.w	r3, r3, #1
 8005e10:	dc03      	bgt.n	8005e1a <_strtod_l+0x242>
 8005e12:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005e14:	434e      	muls	r6, r1
 8005e16:	960a      	str	r6, [sp, #40]	@ 0x28
 8005e18:	e7e7      	b.n	8005dea <_strtod_l+0x212>
 8005e1a:	2b10      	cmp	r3, #16
 8005e1c:	bfde      	ittt	le
 8005e1e:	9e08      	ldrle	r6, [sp, #32]
 8005e20:	434e      	mulle	r6, r1
 8005e22:	9608      	strle	r6, [sp, #32]
 8005e24:	e7e1      	b.n	8005dea <_strtod_l+0x212>
 8005e26:	280f      	cmp	r0, #15
 8005e28:	dceb      	bgt.n	8005e02 <_strtod_l+0x22a>
 8005e2a:	230a      	movs	r3, #10
 8005e2c:	9808      	ldr	r0, [sp, #32]
 8005e2e:	fb03 2300 	mla	r3, r3, r0, r2
 8005e32:	9308      	str	r3, [sp, #32]
 8005e34:	e7e5      	b.n	8005e02 <_strtod_l+0x22a>
 8005e36:	4629      	mov	r1, r5
 8005e38:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005e3a:	460d      	mov	r5, r1
 8005e3c:	1c50      	adds	r0, r2, #1
 8005e3e:	9019      	str	r0, [sp, #100]	@ 0x64
 8005e40:	7852      	ldrb	r2, [r2, #1]
 8005e42:	4618      	mov	r0, r3
 8005e44:	e7b1      	b.n	8005daa <_strtod_l+0x1d2>
 8005e46:	f04f 0900 	mov.w	r9, #0
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e77d      	b.n	8005d4a <_strtod_l+0x172>
 8005e4e:	f04f 0c00 	mov.w	ip, #0
 8005e52:	1ca2      	adds	r2, r4, #2
 8005e54:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e56:	78a2      	ldrb	r2, [r4, #2]
 8005e58:	e785      	b.n	8005d66 <_strtod_l+0x18e>
 8005e5a:	f04f 0c01 	mov.w	ip, #1
 8005e5e:	e7f8      	b.n	8005e52 <_strtod_l+0x27a>
 8005e60:	0800a2f4 	.word	0x0800a2f4
 8005e64:	7ff00000 	.word	0x7ff00000
 8005e68:	0800a2de 	.word	0x0800a2de
 8005e6c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005e6e:	1c51      	adds	r1, r2, #1
 8005e70:	9119      	str	r1, [sp, #100]	@ 0x64
 8005e72:	7852      	ldrb	r2, [r2, #1]
 8005e74:	2a30      	cmp	r2, #48	@ 0x30
 8005e76:	d0f9      	beq.n	8005e6c <_strtod_l+0x294>
 8005e78:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005e7c:	2908      	cmp	r1, #8
 8005e7e:	f63f af78 	bhi.w	8005d72 <_strtod_l+0x19a>
 8005e82:	f04f 080a 	mov.w	r8, #10
 8005e86:	3a30      	subs	r2, #48	@ 0x30
 8005e88:	920e      	str	r2, [sp, #56]	@ 0x38
 8005e8a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005e8c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005e8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005e90:	1c56      	adds	r6, r2, #1
 8005e92:	9619      	str	r6, [sp, #100]	@ 0x64
 8005e94:	7852      	ldrb	r2, [r2, #1]
 8005e96:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005e9a:	f1be 0f09 	cmp.w	lr, #9
 8005e9e:	d939      	bls.n	8005f14 <_strtod_l+0x33c>
 8005ea0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005ea2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005ea6:	1a76      	subs	r6, r6, r1
 8005ea8:	2e08      	cmp	r6, #8
 8005eaa:	dc03      	bgt.n	8005eb4 <_strtod_l+0x2dc>
 8005eac:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005eae:	4588      	cmp	r8, r1
 8005eb0:	bfa8      	it	ge
 8005eb2:	4688      	movge	r8, r1
 8005eb4:	f1bc 0f00 	cmp.w	ip, #0
 8005eb8:	d001      	beq.n	8005ebe <_strtod_l+0x2e6>
 8005eba:	f1c8 0800 	rsb	r8, r8, #0
 8005ebe:	2d00      	cmp	r5, #0
 8005ec0:	d14e      	bne.n	8005f60 <_strtod_l+0x388>
 8005ec2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ec4:	4308      	orrs	r0, r1
 8005ec6:	f47f aec0 	bne.w	8005c4a <_strtod_l+0x72>
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f47f aed6 	bne.w	8005c7c <_strtod_l+0xa4>
 8005ed0:	2a69      	cmp	r2, #105	@ 0x69
 8005ed2:	d028      	beq.n	8005f26 <_strtod_l+0x34e>
 8005ed4:	dc25      	bgt.n	8005f22 <_strtod_l+0x34a>
 8005ed6:	2a49      	cmp	r2, #73	@ 0x49
 8005ed8:	d025      	beq.n	8005f26 <_strtod_l+0x34e>
 8005eda:	2a4e      	cmp	r2, #78	@ 0x4e
 8005edc:	f47f aece 	bne.w	8005c7c <_strtod_l+0xa4>
 8005ee0:	499a      	ldr	r1, [pc, #616]	@ (800614c <_strtod_l+0x574>)
 8005ee2:	a819      	add	r0, sp, #100	@ 0x64
 8005ee4:	f002 fc9e 	bl	8008824 <__match>
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	f43f aec7 	beq.w	8005c7c <_strtod_l+0xa4>
 8005eee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ef0:	781b      	ldrb	r3, [r3, #0]
 8005ef2:	2b28      	cmp	r3, #40	@ 0x28
 8005ef4:	d12e      	bne.n	8005f54 <_strtod_l+0x37c>
 8005ef6:	4996      	ldr	r1, [pc, #600]	@ (8006150 <_strtod_l+0x578>)
 8005ef8:	aa1c      	add	r2, sp, #112	@ 0x70
 8005efa:	a819      	add	r0, sp, #100	@ 0x64
 8005efc:	f002 fca6 	bl	800884c <__hexnan>
 8005f00:	2805      	cmp	r0, #5
 8005f02:	d127      	bne.n	8005f54 <_strtod_l+0x37c>
 8005f04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005f06:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005f0a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005f0e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005f12:	e69a      	b.n	8005c4a <_strtod_l+0x72>
 8005f14:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005f16:	fb08 2101 	mla	r1, r8, r1, r2
 8005f1a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005f1e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f20:	e7b5      	b.n	8005e8e <_strtod_l+0x2b6>
 8005f22:	2a6e      	cmp	r2, #110	@ 0x6e
 8005f24:	e7da      	b.n	8005edc <_strtod_l+0x304>
 8005f26:	498b      	ldr	r1, [pc, #556]	@ (8006154 <_strtod_l+0x57c>)
 8005f28:	a819      	add	r0, sp, #100	@ 0x64
 8005f2a:	f002 fc7b 	bl	8008824 <__match>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	f43f aea4 	beq.w	8005c7c <_strtod_l+0xa4>
 8005f34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f36:	4988      	ldr	r1, [pc, #544]	@ (8006158 <_strtod_l+0x580>)
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	a819      	add	r0, sp, #100	@ 0x64
 8005f3c:	9319      	str	r3, [sp, #100]	@ 0x64
 8005f3e:	f002 fc71 	bl	8008824 <__match>
 8005f42:	b910      	cbnz	r0, 8005f4a <_strtod_l+0x372>
 8005f44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f46:	3301      	adds	r3, #1
 8005f48:	9319      	str	r3, [sp, #100]	@ 0x64
 8005f4a:	f04f 0a00 	mov.w	sl, #0
 8005f4e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800615c <_strtod_l+0x584>
 8005f52:	e67a      	b.n	8005c4a <_strtod_l+0x72>
 8005f54:	4882      	ldr	r0, [pc, #520]	@ (8006160 <_strtod_l+0x588>)
 8005f56:	f001 fb37 	bl	80075c8 <nan>
 8005f5a:	4682      	mov	sl, r0
 8005f5c:	468b      	mov	fp, r1
 8005f5e:	e674      	b.n	8005c4a <_strtod_l+0x72>
 8005f60:	eba8 0309 	sub.w	r3, r8, r9
 8005f64:	2f00      	cmp	r7, #0
 8005f66:	bf08      	it	eq
 8005f68:	462f      	moveq	r7, r5
 8005f6a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005f6c:	2d10      	cmp	r5, #16
 8005f6e:	462c      	mov	r4, r5
 8005f70:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f72:	bfa8      	it	ge
 8005f74:	2410      	movge	r4, #16
 8005f76:	f7fa fa3f 	bl	80003f8 <__aeabi_ui2d>
 8005f7a:	2d09      	cmp	r5, #9
 8005f7c:	4682      	mov	sl, r0
 8005f7e:	468b      	mov	fp, r1
 8005f80:	dc11      	bgt.n	8005fa6 <_strtod_l+0x3ce>
 8005f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f43f ae60 	beq.w	8005c4a <_strtod_l+0x72>
 8005f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f8c:	dd76      	ble.n	800607c <_strtod_l+0x4a4>
 8005f8e:	2b16      	cmp	r3, #22
 8005f90:	dc5d      	bgt.n	800604e <_strtod_l+0x476>
 8005f92:	4974      	ldr	r1, [pc, #464]	@ (8006164 <_strtod_l+0x58c>)
 8005f94:	4652      	mov	r2, sl
 8005f96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005f9a:	465b      	mov	r3, fp
 8005f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fa0:	f7fa faa4 	bl	80004ec <__aeabi_dmul>
 8005fa4:	e7d9      	b.n	8005f5a <_strtod_l+0x382>
 8005fa6:	4b6f      	ldr	r3, [pc, #444]	@ (8006164 <_strtod_l+0x58c>)
 8005fa8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005fac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005fb0:	f7fa fa9c 	bl	80004ec <__aeabi_dmul>
 8005fb4:	4682      	mov	sl, r0
 8005fb6:	9808      	ldr	r0, [sp, #32]
 8005fb8:	468b      	mov	fp, r1
 8005fba:	f7fa fa1d 	bl	80003f8 <__aeabi_ui2d>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4650      	mov	r0, sl
 8005fc4:	4659      	mov	r1, fp
 8005fc6:	f7fa f8db 	bl	8000180 <__adddf3>
 8005fca:	2d0f      	cmp	r5, #15
 8005fcc:	4682      	mov	sl, r0
 8005fce:	468b      	mov	fp, r1
 8005fd0:	ddd7      	ble.n	8005f82 <_strtod_l+0x3aa>
 8005fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd4:	1b2c      	subs	r4, r5, r4
 8005fd6:	441c      	add	r4, r3
 8005fd8:	2c00      	cmp	r4, #0
 8005fda:	f340 8096 	ble.w	800610a <_strtod_l+0x532>
 8005fde:	f014 030f 	ands.w	r3, r4, #15
 8005fe2:	d00a      	beq.n	8005ffa <_strtod_l+0x422>
 8005fe4:	495f      	ldr	r1, [pc, #380]	@ (8006164 <_strtod_l+0x58c>)
 8005fe6:	4652      	mov	r2, sl
 8005fe8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ff0:	465b      	mov	r3, fp
 8005ff2:	f7fa fa7b 	bl	80004ec <__aeabi_dmul>
 8005ff6:	4682      	mov	sl, r0
 8005ff8:	468b      	mov	fp, r1
 8005ffa:	f034 040f 	bics.w	r4, r4, #15
 8005ffe:	d073      	beq.n	80060e8 <_strtod_l+0x510>
 8006000:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006004:	dd48      	ble.n	8006098 <_strtod_l+0x4c0>
 8006006:	2400      	movs	r4, #0
 8006008:	46a0      	mov	r8, r4
 800600a:	46a1      	mov	r9, r4
 800600c:	940a      	str	r4, [sp, #40]	@ 0x28
 800600e:	2322      	movs	r3, #34	@ 0x22
 8006010:	f04f 0a00 	mov.w	sl, #0
 8006014:	9a05      	ldr	r2, [sp, #20]
 8006016:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800615c <_strtod_l+0x584>
 800601a:	6013      	str	r3, [r2, #0]
 800601c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800601e:	2b00      	cmp	r3, #0
 8006020:	f43f ae13 	beq.w	8005c4a <_strtod_l+0x72>
 8006024:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006026:	9805      	ldr	r0, [sp, #20]
 8006028:	f002 fdb4 	bl	8008b94 <_Bfree>
 800602c:	4649      	mov	r1, r9
 800602e:	9805      	ldr	r0, [sp, #20]
 8006030:	f002 fdb0 	bl	8008b94 <_Bfree>
 8006034:	4641      	mov	r1, r8
 8006036:	9805      	ldr	r0, [sp, #20]
 8006038:	f002 fdac 	bl	8008b94 <_Bfree>
 800603c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800603e:	9805      	ldr	r0, [sp, #20]
 8006040:	f002 fda8 	bl	8008b94 <_Bfree>
 8006044:	4621      	mov	r1, r4
 8006046:	9805      	ldr	r0, [sp, #20]
 8006048:	f002 fda4 	bl	8008b94 <_Bfree>
 800604c:	e5fd      	b.n	8005c4a <_strtod_l+0x72>
 800604e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006050:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006054:	4293      	cmp	r3, r2
 8006056:	dbbc      	blt.n	8005fd2 <_strtod_l+0x3fa>
 8006058:	4c42      	ldr	r4, [pc, #264]	@ (8006164 <_strtod_l+0x58c>)
 800605a:	f1c5 050f 	rsb	r5, r5, #15
 800605e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006062:	4652      	mov	r2, sl
 8006064:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006068:	465b      	mov	r3, fp
 800606a:	f7fa fa3f 	bl	80004ec <__aeabi_dmul>
 800606e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006070:	1b5d      	subs	r5, r3, r5
 8006072:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006076:	e9d4 2300 	ldrd	r2, r3, [r4]
 800607a:	e791      	b.n	8005fa0 <_strtod_l+0x3c8>
 800607c:	3316      	adds	r3, #22
 800607e:	dba8      	blt.n	8005fd2 <_strtod_l+0x3fa>
 8006080:	4b38      	ldr	r3, [pc, #224]	@ (8006164 <_strtod_l+0x58c>)
 8006082:	eba9 0808 	sub.w	r8, r9, r8
 8006086:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800608a:	4650      	mov	r0, sl
 800608c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006090:	4659      	mov	r1, fp
 8006092:	f7fa fb55 	bl	8000740 <__aeabi_ddiv>
 8006096:	e760      	b.n	8005f5a <_strtod_l+0x382>
 8006098:	4b33      	ldr	r3, [pc, #204]	@ (8006168 <_strtod_l+0x590>)
 800609a:	4650      	mov	r0, sl
 800609c:	9308      	str	r3, [sp, #32]
 800609e:	2300      	movs	r3, #0
 80060a0:	4659      	mov	r1, fp
 80060a2:	461e      	mov	r6, r3
 80060a4:	1124      	asrs	r4, r4, #4
 80060a6:	2c01      	cmp	r4, #1
 80060a8:	dc21      	bgt.n	80060ee <_strtod_l+0x516>
 80060aa:	b10b      	cbz	r3, 80060b0 <_strtod_l+0x4d8>
 80060ac:	4682      	mov	sl, r0
 80060ae:	468b      	mov	fp, r1
 80060b0:	492d      	ldr	r1, [pc, #180]	@ (8006168 <_strtod_l+0x590>)
 80060b2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80060b6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80060ba:	4652      	mov	r2, sl
 80060bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060c0:	465b      	mov	r3, fp
 80060c2:	f7fa fa13 	bl	80004ec <__aeabi_dmul>
 80060c6:	4b25      	ldr	r3, [pc, #148]	@ (800615c <_strtod_l+0x584>)
 80060c8:	460a      	mov	r2, r1
 80060ca:	400b      	ands	r3, r1
 80060cc:	4927      	ldr	r1, [pc, #156]	@ (800616c <_strtod_l+0x594>)
 80060ce:	4682      	mov	sl, r0
 80060d0:	428b      	cmp	r3, r1
 80060d2:	d898      	bhi.n	8006006 <_strtod_l+0x42e>
 80060d4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80060d8:	428b      	cmp	r3, r1
 80060da:	bf86      	itte	hi
 80060dc:	f04f 3aff 	movhi.w	sl, #4294967295
 80060e0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006170 <_strtod_l+0x598>
 80060e4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80060e8:	2300      	movs	r3, #0
 80060ea:	9308      	str	r3, [sp, #32]
 80060ec:	e07a      	b.n	80061e4 <_strtod_l+0x60c>
 80060ee:	07e2      	lsls	r2, r4, #31
 80060f0:	d505      	bpl.n	80060fe <_strtod_l+0x526>
 80060f2:	9b08      	ldr	r3, [sp, #32]
 80060f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f8:	f7fa f9f8 	bl	80004ec <__aeabi_dmul>
 80060fc:	2301      	movs	r3, #1
 80060fe:	9a08      	ldr	r2, [sp, #32]
 8006100:	3601      	adds	r6, #1
 8006102:	3208      	adds	r2, #8
 8006104:	1064      	asrs	r4, r4, #1
 8006106:	9208      	str	r2, [sp, #32]
 8006108:	e7cd      	b.n	80060a6 <_strtod_l+0x4ce>
 800610a:	d0ed      	beq.n	80060e8 <_strtod_l+0x510>
 800610c:	4264      	negs	r4, r4
 800610e:	f014 020f 	ands.w	r2, r4, #15
 8006112:	d00a      	beq.n	800612a <_strtod_l+0x552>
 8006114:	4b13      	ldr	r3, [pc, #76]	@ (8006164 <_strtod_l+0x58c>)
 8006116:	4650      	mov	r0, sl
 8006118:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800611c:	4659      	mov	r1, fp
 800611e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006122:	f7fa fb0d 	bl	8000740 <__aeabi_ddiv>
 8006126:	4682      	mov	sl, r0
 8006128:	468b      	mov	fp, r1
 800612a:	1124      	asrs	r4, r4, #4
 800612c:	d0dc      	beq.n	80060e8 <_strtod_l+0x510>
 800612e:	2c1f      	cmp	r4, #31
 8006130:	dd20      	ble.n	8006174 <_strtod_l+0x59c>
 8006132:	2400      	movs	r4, #0
 8006134:	46a0      	mov	r8, r4
 8006136:	46a1      	mov	r9, r4
 8006138:	940a      	str	r4, [sp, #40]	@ 0x28
 800613a:	2322      	movs	r3, #34	@ 0x22
 800613c:	9a05      	ldr	r2, [sp, #20]
 800613e:	f04f 0a00 	mov.w	sl, #0
 8006142:	f04f 0b00 	mov.w	fp, #0
 8006146:	6013      	str	r3, [r2, #0]
 8006148:	e768      	b.n	800601c <_strtod_l+0x444>
 800614a:	bf00      	nop
 800614c:	0800a43e 	.word	0x0800a43e
 8006150:	0800a2e0 	.word	0x0800a2e0
 8006154:	0800a436 	.word	0x0800a436
 8006158:	0800a470 	.word	0x0800a470
 800615c:	7ff00000 	.word	0x7ff00000
 8006160:	0800a6fc 	.word	0x0800a6fc
 8006164:	0800a5e8 	.word	0x0800a5e8
 8006168:	0800a5c0 	.word	0x0800a5c0
 800616c:	7ca00000 	.word	0x7ca00000
 8006170:	7fefffff 	.word	0x7fefffff
 8006174:	f014 0310 	ands.w	r3, r4, #16
 8006178:	bf18      	it	ne
 800617a:	236a      	movne	r3, #106	@ 0x6a
 800617c:	4650      	mov	r0, sl
 800617e:	9308      	str	r3, [sp, #32]
 8006180:	4659      	mov	r1, fp
 8006182:	2300      	movs	r3, #0
 8006184:	4ea9      	ldr	r6, [pc, #676]	@ (800642c <_strtod_l+0x854>)
 8006186:	07e2      	lsls	r2, r4, #31
 8006188:	d504      	bpl.n	8006194 <_strtod_l+0x5bc>
 800618a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800618e:	f7fa f9ad 	bl	80004ec <__aeabi_dmul>
 8006192:	2301      	movs	r3, #1
 8006194:	1064      	asrs	r4, r4, #1
 8006196:	f106 0608 	add.w	r6, r6, #8
 800619a:	d1f4      	bne.n	8006186 <_strtod_l+0x5ae>
 800619c:	b10b      	cbz	r3, 80061a2 <_strtod_l+0x5ca>
 800619e:	4682      	mov	sl, r0
 80061a0:	468b      	mov	fp, r1
 80061a2:	9b08      	ldr	r3, [sp, #32]
 80061a4:	b1b3      	cbz	r3, 80061d4 <_strtod_l+0x5fc>
 80061a6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80061aa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	4659      	mov	r1, fp
 80061b2:	dd0f      	ble.n	80061d4 <_strtod_l+0x5fc>
 80061b4:	2b1f      	cmp	r3, #31
 80061b6:	dd57      	ble.n	8006268 <_strtod_l+0x690>
 80061b8:	2b34      	cmp	r3, #52	@ 0x34
 80061ba:	bfd8      	it	le
 80061bc:	f04f 33ff 	movle.w	r3, #4294967295
 80061c0:	f04f 0a00 	mov.w	sl, #0
 80061c4:	bfcf      	iteee	gt
 80061c6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80061ca:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80061ce:	4093      	lslle	r3, r2
 80061d0:	ea03 0b01 	andle.w	fp, r3, r1
 80061d4:	2200      	movs	r2, #0
 80061d6:	2300      	movs	r3, #0
 80061d8:	4650      	mov	r0, sl
 80061da:	4659      	mov	r1, fp
 80061dc:	f7fa fbee 	bl	80009bc <__aeabi_dcmpeq>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	d1a6      	bne.n	8006132 <_strtod_l+0x55a>
 80061e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061e6:	463a      	mov	r2, r7
 80061e8:	9300      	str	r3, [sp, #0]
 80061ea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80061ec:	462b      	mov	r3, r5
 80061ee:	9805      	ldr	r0, [sp, #20]
 80061f0:	f002 fd38 	bl	8008c64 <__s2b>
 80061f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80061f6:	2800      	cmp	r0, #0
 80061f8:	f43f af05 	beq.w	8006006 <_strtod_l+0x42e>
 80061fc:	2400      	movs	r4, #0
 80061fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006200:	eba9 0308 	sub.w	r3, r9, r8
 8006204:	2a00      	cmp	r2, #0
 8006206:	bfa8      	it	ge
 8006208:	2300      	movge	r3, #0
 800620a:	46a0      	mov	r8, r4
 800620c:	9312      	str	r3, [sp, #72]	@ 0x48
 800620e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006212:	9316      	str	r3, [sp, #88]	@ 0x58
 8006214:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006216:	9805      	ldr	r0, [sp, #20]
 8006218:	6859      	ldr	r1, [r3, #4]
 800621a:	f002 fc7b 	bl	8008b14 <_Balloc>
 800621e:	4681      	mov	r9, r0
 8006220:	2800      	cmp	r0, #0
 8006222:	f43f aef4 	beq.w	800600e <_strtod_l+0x436>
 8006226:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006228:	300c      	adds	r0, #12
 800622a:	691a      	ldr	r2, [r3, #16]
 800622c:	f103 010c 	add.w	r1, r3, #12
 8006230:	3202      	adds	r2, #2
 8006232:	0092      	lsls	r2, r2, #2
 8006234:	f001 f9b9 	bl	80075aa <memcpy>
 8006238:	ab1c      	add	r3, sp, #112	@ 0x70
 800623a:	9301      	str	r3, [sp, #4]
 800623c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	4652      	mov	r2, sl
 8006242:	465b      	mov	r3, fp
 8006244:	9805      	ldr	r0, [sp, #20]
 8006246:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800624a:	f003 f83d 	bl	80092c8 <__d2b>
 800624e:	901a      	str	r0, [sp, #104]	@ 0x68
 8006250:	2800      	cmp	r0, #0
 8006252:	f43f aedc 	beq.w	800600e <_strtod_l+0x436>
 8006256:	2101      	movs	r1, #1
 8006258:	9805      	ldr	r0, [sp, #20]
 800625a:	f002 fd99 	bl	8008d90 <__i2b>
 800625e:	4680      	mov	r8, r0
 8006260:	b948      	cbnz	r0, 8006276 <_strtod_l+0x69e>
 8006262:	f04f 0800 	mov.w	r8, #0
 8006266:	e6d2      	b.n	800600e <_strtod_l+0x436>
 8006268:	f04f 32ff 	mov.w	r2, #4294967295
 800626c:	fa02 f303 	lsl.w	r3, r2, r3
 8006270:	ea03 0a0a 	and.w	sl, r3, sl
 8006274:	e7ae      	b.n	80061d4 <_strtod_l+0x5fc>
 8006276:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006278:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800627a:	2d00      	cmp	r5, #0
 800627c:	bfab      	itete	ge
 800627e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006280:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006282:	18ef      	addge	r7, r5, r3
 8006284:	1b5e      	sublt	r6, r3, r5
 8006286:	9b08      	ldr	r3, [sp, #32]
 8006288:	bfa8      	it	ge
 800628a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800628c:	eba5 0503 	sub.w	r5, r5, r3
 8006290:	4415      	add	r5, r2
 8006292:	4b67      	ldr	r3, [pc, #412]	@ (8006430 <_strtod_l+0x858>)
 8006294:	f105 35ff 	add.w	r5, r5, #4294967295
 8006298:	bfb8      	it	lt
 800629a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800629c:	429d      	cmp	r5, r3
 800629e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80062a2:	da50      	bge.n	8006346 <_strtod_l+0x76e>
 80062a4:	1b5b      	subs	r3, r3, r5
 80062a6:	2b1f      	cmp	r3, #31
 80062a8:	f04f 0101 	mov.w	r1, #1
 80062ac:	eba2 0203 	sub.w	r2, r2, r3
 80062b0:	dc3d      	bgt.n	800632e <_strtod_l+0x756>
 80062b2:	fa01 f303 	lsl.w	r3, r1, r3
 80062b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80062b8:	2300      	movs	r3, #0
 80062ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80062bc:	18bd      	adds	r5, r7, r2
 80062be:	9b08      	ldr	r3, [sp, #32]
 80062c0:	42af      	cmp	r7, r5
 80062c2:	4416      	add	r6, r2
 80062c4:	441e      	add	r6, r3
 80062c6:	463b      	mov	r3, r7
 80062c8:	bfa8      	it	ge
 80062ca:	462b      	movge	r3, r5
 80062cc:	42b3      	cmp	r3, r6
 80062ce:	bfa8      	it	ge
 80062d0:	4633      	movge	r3, r6
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	bfc2      	ittt	gt
 80062d6:	1aed      	subgt	r5, r5, r3
 80062d8:	1af6      	subgt	r6, r6, r3
 80062da:	1aff      	subgt	r7, r7, r3
 80062dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80062de:	2b00      	cmp	r3, #0
 80062e0:	dd16      	ble.n	8006310 <_strtod_l+0x738>
 80062e2:	4641      	mov	r1, r8
 80062e4:	461a      	mov	r2, r3
 80062e6:	9805      	ldr	r0, [sp, #20]
 80062e8:	f002 fe10 	bl	8008f0c <__pow5mult>
 80062ec:	4680      	mov	r8, r0
 80062ee:	2800      	cmp	r0, #0
 80062f0:	d0b7      	beq.n	8006262 <_strtod_l+0x68a>
 80062f2:	4601      	mov	r1, r0
 80062f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80062f6:	9805      	ldr	r0, [sp, #20]
 80062f8:	f002 fd60 	bl	8008dbc <__multiply>
 80062fc:	900e      	str	r0, [sp, #56]	@ 0x38
 80062fe:	2800      	cmp	r0, #0
 8006300:	f43f ae85 	beq.w	800600e <_strtod_l+0x436>
 8006304:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006306:	9805      	ldr	r0, [sp, #20]
 8006308:	f002 fc44 	bl	8008b94 <_Bfree>
 800630c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800630e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006310:	2d00      	cmp	r5, #0
 8006312:	dc1d      	bgt.n	8006350 <_strtod_l+0x778>
 8006314:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006316:	2b00      	cmp	r3, #0
 8006318:	dd23      	ble.n	8006362 <_strtod_l+0x78a>
 800631a:	4649      	mov	r1, r9
 800631c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800631e:	9805      	ldr	r0, [sp, #20]
 8006320:	f002 fdf4 	bl	8008f0c <__pow5mult>
 8006324:	4681      	mov	r9, r0
 8006326:	b9e0      	cbnz	r0, 8006362 <_strtod_l+0x78a>
 8006328:	f04f 0900 	mov.w	r9, #0
 800632c:	e66f      	b.n	800600e <_strtod_l+0x436>
 800632e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006332:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006336:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800633a:	35e2      	adds	r5, #226	@ 0xe2
 800633c:	fa01 f305 	lsl.w	r3, r1, r5
 8006340:	9310      	str	r3, [sp, #64]	@ 0x40
 8006342:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006344:	e7ba      	b.n	80062bc <_strtod_l+0x6e4>
 8006346:	2300      	movs	r3, #0
 8006348:	9310      	str	r3, [sp, #64]	@ 0x40
 800634a:	2301      	movs	r3, #1
 800634c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800634e:	e7b5      	b.n	80062bc <_strtod_l+0x6e4>
 8006350:	462a      	mov	r2, r5
 8006352:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006354:	9805      	ldr	r0, [sp, #20]
 8006356:	f002 fe33 	bl	8008fc0 <__lshift>
 800635a:	901a      	str	r0, [sp, #104]	@ 0x68
 800635c:	2800      	cmp	r0, #0
 800635e:	d1d9      	bne.n	8006314 <_strtod_l+0x73c>
 8006360:	e655      	b.n	800600e <_strtod_l+0x436>
 8006362:	2e00      	cmp	r6, #0
 8006364:	dd07      	ble.n	8006376 <_strtod_l+0x79e>
 8006366:	4649      	mov	r1, r9
 8006368:	4632      	mov	r2, r6
 800636a:	9805      	ldr	r0, [sp, #20]
 800636c:	f002 fe28 	bl	8008fc0 <__lshift>
 8006370:	4681      	mov	r9, r0
 8006372:	2800      	cmp	r0, #0
 8006374:	d0d8      	beq.n	8006328 <_strtod_l+0x750>
 8006376:	2f00      	cmp	r7, #0
 8006378:	dd08      	ble.n	800638c <_strtod_l+0x7b4>
 800637a:	4641      	mov	r1, r8
 800637c:	463a      	mov	r2, r7
 800637e:	9805      	ldr	r0, [sp, #20]
 8006380:	f002 fe1e 	bl	8008fc0 <__lshift>
 8006384:	4680      	mov	r8, r0
 8006386:	2800      	cmp	r0, #0
 8006388:	f43f ae41 	beq.w	800600e <_strtod_l+0x436>
 800638c:	464a      	mov	r2, r9
 800638e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006390:	9805      	ldr	r0, [sp, #20]
 8006392:	f002 fe9d 	bl	80090d0 <__mdiff>
 8006396:	4604      	mov	r4, r0
 8006398:	2800      	cmp	r0, #0
 800639a:	f43f ae38 	beq.w	800600e <_strtod_l+0x436>
 800639e:	68c3      	ldr	r3, [r0, #12]
 80063a0:	4641      	mov	r1, r8
 80063a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80063a4:	2300      	movs	r3, #0
 80063a6:	60c3      	str	r3, [r0, #12]
 80063a8:	f002 fe76 	bl	8009098 <__mcmp>
 80063ac:	2800      	cmp	r0, #0
 80063ae:	da45      	bge.n	800643c <_strtod_l+0x864>
 80063b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063b2:	ea53 030a 	orrs.w	r3, r3, sl
 80063b6:	d16b      	bne.n	8006490 <_strtod_l+0x8b8>
 80063b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d167      	bne.n	8006490 <_strtod_l+0x8b8>
 80063c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80063c4:	0d1b      	lsrs	r3, r3, #20
 80063c6:	051b      	lsls	r3, r3, #20
 80063c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80063cc:	d960      	bls.n	8006490 <_strtod_l+0x8b8>
 80063ce:	6963      	ldr	r3, [r4, #20]
 80063d0:	b913      	cbnz	r3, 80063d8 <_strtod_l+0x800>
 80063d2:	6923      	ldr	r3, [r4, #16]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	dd5b      	ble.n	8006490 <_strtod_l+0x8b8>
 80063d8:	4621      	mov	r1, r4
 80063da:	2201      	movs	r2, #1
 80063dc:	9805      	ldr	r0, [sp, #20]
 80063de:	f002 fdef 	bl	8008fc0 <__lshift>
 80063e2:	4641      	mov	r1, r8
 80063e4:	4604      	mov	r4, r0
 80063e6:	f002 fe57 	bl	8009098 <__mcmp>
 80063ea:	2800      	cmp	r0, #0
 80063ec:	dd50      	ble.n	8006490 <_strtod_l+0x8b8>
 80063ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80063f2:	9a08      	ldr	r2, [sp, #32]
 80063f4:	0d1b      	lsrs	r3, r3, #20
 80063f6:	051b      	lsls	r3, r3, #20
 80063f8:	2a00      	cmp	r2, #0
 80063fa:	d06a      	beq.n	80064d2 <_strtod_l+0x8fa>
 80063fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006400:	d867      	bhi.n	80064d2 <_strtod_l+0x8fa>
 8006402:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006406:	f67f ae98 	bls.w	800613a <_strtod_l+0x562>
 800640a:	4650      	mov	r0, sl
 800640c:	4659      	mov	r1, fp
 800640e:	4b09      	ldr	r3, [pc, #36]	@ (8006434 <_strtod_l+0x85c>)
 8006410:	2200      	movs	r2, #0
 8006412:	f7fa f86b 	bl	80004ec <__aeabi_dmul>
 8006416:	4b08      	ldr	r3, [pc, #32]	@ (8006438 <_strtod_l+0x860>)
 8006418:	4682      	mov	sl, r0
 800641a:	400b      	ands	r3, r1
 800641c:	468b      	mov	fp, r1
 800641e:	2b00      	cmp	r3, #0
 8006420:	f47f ae00 	bne.w	8006024 <_strtod_l+0x44c>
 8006424:	2322      	movs	r3, #34	@ 0x22
 8006426:	9a05      	ldr	r2, [sp, #20]
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	e5fb      	b.n	8006024 <_strtod_l+0x44c>
 800642c:	0800a308 	.word	0x0800a308
 8006430:	fffffc02 	.word	0xfffffc02
 8006434:	39500000 	.word	0x39500000
 8006438:	7ff00000 	.word	0x7ff00000
 800643c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006440:	d165      	bne.n	800650e <_strtod_l+0x936>
 8006442:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006444:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006448:	b35a      	cbz	r2, 80064a2 <_strtod_l+0x8ca>
 800644a:	4a99      	ldr	r2, [pc, #612]	@ (80066b0 <_strtod_l+0xad8>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d12b      	bne.n	80064a8 <_strtod_l+0x8d0>
 8006450:	9b08      	ldr	r3, [sp, #32]
 8006452:	4651      	mov	r1, sl
 8006454:	b303      	cbz	r3, 8006498 <_strtod_l+0x8c0>
 8006456:	465a      	mov	r2, fp
 8006458:	4b96      	ldr	r3, [pc, #600]	@ (80066b4 <_strtod_l+0xadc>)
 800645a:	4013      	ands	r3, r2
 800645c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006460:	f04f 32ff 	mov.w	r2, #4294967295
 8006464:	d81b      	bhi.n	800649e <_strtod_l+0x8c6>
 8006466:	0d1b      	lsrs	r3, r3, #20
 8006468:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800646c:	fa02 f303 	lsl.w	r3, r2, r3
 8006470:	4299      	cmp	r1, r3
 8006472:	d119      	bne.n	80064a8 <_strtod_l+0x8d0>
 8006474:	4b90      	ldr	r3, [pc, #576]	@ (80066b8 <_strtod_l+0xae0>)
 8006476:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006478:	429a      	cmp	r2, r3
 800647a:	d102      	bne.n	8006482 <_strtod_l+0x8aa>
 800647c:	3101      	adds	r1, #1
 800647e:	f43f adc6 	beq.w	800600e <_strtod_l+0x436>
 8006482:	f04f 0a00 	mov.w	sl, #0
 8006486:	4b8b      	ldr	r3, [pc, #556]	@ (80066b4 <_strtod_l+0xadc>)
 8006488:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800648a:	401a      	ands	r2, r3
 800648c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006490:	9b08      	ldr	r3, [sp, #32]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1b9      	bne.n	800640a <_strtod_l+0x832>
 8006496:	e5c5      	b.n	8006024 <_strtod_l+0x44c>
 8006498:	f04f 33ff 	mov.w	r3, #4294967295
 800649c:	e7e8      	b.n	8006470 <_strtod_l+0x898>
 800649e:	4613      	mov	r3, r2
 80064a0:	e7e6      	b.n	8006470 <_strtod_l+0x898>
 80064a2:	ea53 030a 	orrs.w	r3, r3, sl
 80064a6:	d0a2      	beq.n	80063ee <_strtod_l+0x816>
 80064a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80064aa:	b1db      	cbz	r3, 80064e4 <_strtod_l+0x90c>
 80064ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80064ae:	4213      	tst	r3, r2
 80064b0:	d0ee      	beq.n	8006490 <_strtod_l+0x8b8>
 80064b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064b4:	4650      	mov	r0, sl
 80064b6:	4659      	mov	r1, fp
 80064b8:	9a08      	ldr	r2, [sp, #32]
 80064ba:	b1bb      	cbz	r3, 80064ec <_strtod_l+0x914>
 80064bc:	f7ff fb6b 	bl	8005b96 <sulp>
 80064c0:	4602      	mov	r2, r0
 80064c2:	460b      	mov	r3, r1
 80064c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064c8:	f7f9 fe5a 	bl	8000180 <__adddf3>
 80064cc:	4682      	mov	sl, r0
 80064ce:	468b      	mov	fp, r1
 80064d0:	e7de      	b.n	8006490 <_strtod_l+0x8b8>
 80064d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80064d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80064da:	f04f 3aff 	mov.w	sl, #4294967295
 80064de:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80064e2:	e7d5      	b.n	8006490 <_strtod_l+0x8b8>
 80064e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80064e6:	ea13 0f0a 	tst.w	r3, sl
 80064ea:	e7e1      	b.n	80064b0 <_strtod_l+0x8d8>
 80064ec:	f7ff fb53 	bl	8005b96 <sulp>
 80064f0:	4602      	mov	r2, r0
 80064f2:	460b      	mov	r3, r1
 80064f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064f8:	f7f9 fe40 	bl	800017c <__aeabi_dsub>
 80064fc:	2200      	movs	r2, #0
 80064fe:	2300      	movs	r3, #0
 8006500:	4682      	mov	sl, r0
 8006502:	468b      	mov	fp, r1
 8006504:	f7fa fa5a 	bl	80009bc <__aeabi_dcmpeq>
 8006508:	2800      	cmp	r0, #0
 800650a:	d0c1      	beq.n	8006490 <_strtod_l+0x8b8>
 800650c:	e615      	b.n	800613a <_strtod_l+0x562>
 800650e:	4641      	mov	r1, r8
 8006510:	4620      	mov	r0, r4
 8006512:	f002 ff31 	bl	8009378 <__ratio>
 8006516:	2200      	movs	r2, #0
 8006518:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800651c:	4606      	mov	r6, r0
 800651e:	460f      	mov	r7, r1
 8006520:	f7fa fa60 	bl	80009e4 <__aeabi_dcmple>
 8006524:	2800      	cmp	r0, #0
 8006526:	d06d      	beq.n	8006604 <_strtod_l+0xa2c>
 8006528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d178      	bne.n	8006620 <_strtod_l+0xa48>
 800652e:	f1ba 0f00 	cmp.w	sl, #0
 8006532:	d156      	bne.n	80065e2 <_strtod_l+0xa0a>
 8006534:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006536:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800653a:	2b00      	cmp	r3, #0
 800653c:	d158      	bne.n	80065f0 <_strtod_l+0xa18>
 800653e:	2200      	movs	r2, #0
 8006540:	4630      	mov	r0, r6
 8006542:	4639      	mov	r1, r7
 8006544:	4b5d      	ldr	r3, [pc, #372]	@ (80066bc <_strtod_l+0xae4>)
 8006546:	f7fa fa43 	bl	80009d0 <__aeabi_dcmplt>
 800654a:	2800      	cmp	r0, #0
 800654c:	d157      	bne.n	80065fe <_strtod_l+0xa26>
 800654e:	4630      	mov	r0, r6
 8006550:	4639      	mov	r1, r7
 8006552:	2200      	movs	r2, #0
 8006554:	4b5a      	ldr	r3, [pc, #360]	@ (80066c0 <_strtod_l+0xae8>)
 8006556:	f7f9 ffc9 	bl	80004ec <__aeabi_dmul>
 800655a:	4606      	mov	r6, r0
 800655c:	460f      	mov	r7, r1
 800655e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006562:	9606      	str	r6, [sp, #24]
 8006564:	9307      	str	r3, [sp, #28]
 8006566:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800656a:	4d52      	ldr	r5, [pc, #328]	@ (80066b4 <_strtod_l+0xadc>)
 800656c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006570:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006572:	401d      	ands	r5, r3
 8006574:	4b53      	ldr	r3, [pc, #332]	@ (80066c4 <_strtod_l+0xaec>)
 8006576:	429d      	cmp	r5, r3
 8006578:	f040 80aa 	bne.w	80066d0 <_strtod_l+0xaf8>
 800657c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800657e:	4650      	mov	r0, sl
 8006580:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006584:	4659      	mov	r1, fp
 8006586:	f002 fe37 	bl	80091f8 <__ulp>
 800658a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800658e:	f7f9 ffad 	bl	80004ec <__aeabi_dmul>
 8006592:	4652      	mov	r2, sl
 8006594:	465b      	mov	r3, fp
 8006596:	f7f9 fdf3 	bl	8000180 <__adddf3>
 800659a:	460b      	mov	r3, r1
 800659c:	4945      	ldr	r1, [pc, #276]	@ (80066b4 <_strtod_l+0xadc>)
 800659e:	4a4a      	ldr	r2, [pc, #296]	@ (80066c8 <_strtod_l+0xaf0>)
 80065a0:	4019      	ands	r1, r3
 80065a2:	4291      	cmp	r1, r2
 80065a4:	4682      	mov	sl, r0
 80065a6:	d942      	bls.n	800662e <_strtod_l+0xa56>
 80065a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80065aa:	4b43      	ldr	r3, [pc, #268]	@ (80066b8 <_strtod_l+0xae0>)
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d103      	bne.n	80065b8 <_strtod_l+0x9e0>
 80065b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065b2:	3301      	adds	r3, #1
 80065b4:	f43f ad2b 	beq.w	800600e <_strtod_l+0x436>
 80065b8:	f04f 3aff 	mov.w	sl, #4294967295
 80065bc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80066b8 <_strtod_l+0xae0>
 80065c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065c2:	9805      	ldr	r0, [sp, #20]
 80065c4:	f002 fae6 	bl	8008b94 <_Bfree>
 80065c8:	4649      	mov	r1, r9
 80065ca:	9805      	ldr	r0, [sp, #20]
 80065cc:	f002 fae2 	bl	8008b94 <_Bfree>
 80065d0:	4641      	mov	r1, r8
 80065d2:	9805      	ldr	r0, [sp, #20]
 80065d4:	f002 fade 	bl	8008b94 <_Bfree>
 80065d8:	4621      	mov	r1, r4
 80065da:	9805      	ldr	r0, [sp, #20]
 80065dc:	f002 fada 	bl	8008b94 <_Bfree>
 80065e0:	e618      	b.n	8006214 <_strtod_l+0x63c>
 80065e2:	f1ba 0f01 	cmp.w	sl, #1
 80065e6:	d103      	bne.n	80065f0 <_strtod_l+0xa18>
 80065e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f43f ada5 	beq.w	800613a <_strtod_l+0x562>
 80065f0:	2200      	movs	r2, #0
 80065f2:	4b36      	ldr	r3, [pc, #216]	@ (80066cc <_strtod_l+0xaf4>)
 80065f4:	2600      	movs	r6, #0
 80065f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80065fa:	4f30      	ldr	r7, [pc, #192]	@ (80066bc <_strtod_l+0xae4>)
 80065fc:	e7b3      	b.n	8006566 <_strtod_l+0x98e>
 80065fe:	2600      	movs	r6, #0
 8006600:	4f2f      	ldr	r7, [pc, #188]	@ (80066c0 <_strtod_l+0xae8>)
 8006602:	e7ac      	b.n	800655e <_strtod_l+0x986>
 8006604:	4630      	mov	r0, r6
 8006606:	4639      	mov	r1, r7
 8006608:	4b2d      	ldr	r3, [pc, #180]	@ (80066c0 <_strtod_l+0xae8>)
 800660a:	2200      	movs	r2, #0
 800660c:	f7f9 ff6e 	bl	80004ec <__aeabi_dmul>
 8006610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006612:	4606      	mov	r6, r0
 8006614:	460f      	mov	r7, r1
 8006616:	2b00      	cmp	r3, #0
 8006618:	d0a1      	beq.n	800655e <_strtod_l+0x986>
 800661a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800661e:	e7a2      	b.n	8006566 <_strtod_l+0x98e>
 8006620:	2200      	movs	r2, #0
 8006622:	4b26      	ldr	r3, [pc, #152]	@ (80066bc <_strtod_l+0xae4>)
 8006624:	4616      	mov	r6, r2
 8006626:	461f      	mov	r7, r3
 8006628:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800662c:	e79b      	b.n	8006566 <_strtod_l+0x98e>
 800662e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006632:	9b08      	ldr	r3, [sp, #32]
 8006634:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1c1      	bne.n	80065c0 <_strtod_l+0x9e8>
 800663c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006640:	0d1b      	lsrs	r3, r3, #20
 8006642:	051b      	lsls	r3, r3, #20
 8006644:	429d      	cmp	r5, r3
 8006646:	d1bb      	bne.n	80065c0 <_strtod_l+0x9e8>
 8006648:	4630      	mov	r0, r6
 800664a:	4639      	mov	r1, r7
 800664c:	f7fa fd80 	bl	8001150 <__aeabi_d2lz>
 8006650:	f7f9 ff1e 	bl	8000490 <__aeabi_l2d>
 8006654:	4602      	mov	r2, r0
 8006656:	460b      	mov	r3, r1
 8006658:	4630      	mov	r0, r6
 800665a:	4639      	mov	r1, r7
 800665c:	f7f9 fd8e 	bl	800017c <__aeabi_dsub>
 8006660:	460b      	mov	r3, r1
 8006662:	4602      	mov	r2, r0
 8006664:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006668:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800666c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800666e:	ea46 060a 	orr.w	r6, r6, sl
 8006672:	431e      	orrs	r6, r3
 8006674:	d069      	beq.n	800674a <_strtod_l+0xb72>
 8006676:	a30a      	add	r3, pc, #40	@ (adr r3, 80066a0 <_strtod_l+0xac8>)
 8006678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667c:	f7fa f9a8 	bl	80009d0 <__aeabi_dcmplt>
 8006680:	2800      	cmp	r0, #0
 8006682:	f47f accf 	bne.w	8006024 <_strtod_l+0x44c>
 8006686:	a308      	add	r3, pc, #32	@ (adr r3, 80066a8 <_strtod_l+0xad0>)
 8006688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006690:	f7fa f9bc 	bl	8000a0c <__aeabi_dcmpgt>
 8006694:	2800      	cmp	r0, #0
 8006696:	d093      	beq.n	80065c0 <_strtod_l+0x9e8>
 8006698:	e4c4      	b.n	8006024 <_strtod_l+0x44c>
 800669a:	bf00      	nop
 800669c:	f3af 8000 	nop.w
 80066a0:	94a03595 	.word	0x94a03595
 80066a4:	3fdfffff 	.word	0x3fdfffff
 80066a8:	35afe535 	.word	0x35afe535
 80066ac:	3fe00000 	.word	0x3fe00000
 80066b0:	000fffff 	.word	0x000fffff
 80066b4:	7ff00000 	.word	0x7ff00000
 80066b8:	7fefffff 	.word	0x7fefffff
 80066bc:	3ff00000 	.word	0x3ff00000
 80066c0:	3fe00000 	.word	0x3fe00000
 80066c4:	7fe00000 	.word	0x7fe00000
 80066c8:	7c9fffff 	.word	0x7c9fffff
 80066cc:	bff00000 	.word	0xbff00000
 80066d0:	9b08      	ldr	r3, [sp, #32]
 80066d2:	b323      	cbz	r3, 800671e <_strtod_l+0xb46>
 80066d4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80066d8:	d821      	bhi.n	800671e <_strtod_l+0xb46>
 80066da:	a327      	add	r3, pc, #156	@ (adr r3, 8006778 <_strtod_l+0xba0>)
 80066dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e0:	4630      	mov	r0, r6
 80066e2:	4639      	mov	r1, r7
 80066e4:	f7fa f97e 	bl	80009e4 <__aeabi_dcmple>
 80066e8:	b1a0      	cbz	r0, 8006714 <_strtod_l+0xb3c>
 80066ea:	4639      	mov	r1, r7
 80066ec:	4630      	mov	r0, r6
 80066ee:	f7fa f9d5 	bl	8000a9c <__aeabi_d2uiz>
 80066f2:	2801      	cmp	r0, #1
 80066f4:	bf38      	it	cc
 80066f6:	2001      	movcc	r0, #1
 80066f8:	f7f9 fe7e 	bl	80003f8 <__aeabi_ui2d>
 80066fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066fe:	4606      	mov	r6, r0
 8006700:	460f      	mov	r7, r1
 8006702:	b9fb      	cbnz	r3, 8006744 <_strtod_l+0xb6c>
 8006704:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006708:	9014      	str	r0, [sp, #80]	@ 0x50
 800670a:	9315      	str	r3, [sp, #84]	@ 0x54
 800670c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006710:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006714:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006716:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800671a:	1b5b      	subs	r3, r3, r5
 800671c:	9311      	str	r3, [sp, #68]	@ 0x44
 800671e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006722:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006726:	f002 fd67 	bl	80091f8 <__ulp>
 800672a:	4602      	mov	r2, r0
 800672c:	460b      	mov	r3, r1
 800672e:	4650      	mov	r0, sl
 8006730:	4659      	mov	r1, fp
 8006732:	f7f9 fedb 	bl	80004ec <__aeabi_dmul>
 8006736:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800673a:	f7f9 fd21 	bl	8000180 <__adddf3>
 800673e:	4682      	mov	sl, r0
 8006740:	468b      	mov	fp, r1
 8006742:	e776      	b.n	8006632 <_strtod_l+0xa5a>
 8006744:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006748:	e7e0      	b.n	800670c <_strtod_l+0xb34>
 800674a:	a30d      	add	r3, pc, #52	@ (adr r3, 8006780 <_strtod_l+0xba8>)
 800674c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006750:	f7fa f93e 	bl	80009d0 <__aeabi_dcmplt>
 8006754:	e79e      	b.n	8006694 <_strtod_l+0xabc>
 8006756:	2300      	movs	r3, #0
 8006758:	930b      	str	r3, [sp, #44]	@ 0x2c
 800675a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800675c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800675e:	6013      	str	r3, [r2, #0]
 8006760:	f7ff ba77 	b.w	8005c52 <_strtod_l+0x7a>
 8006764:	2a65      	cmp	r2, #101	@ 0x65
 8006766:	f43f ab6e 	beq.w	8005e46 <_strtod_l+0x26e>
 800676a:	2a45      	cmp	r2, #69	@ 0x45
 800676c:	f43f ab6b 	beq.w	8005e46 <_strtod_l+0x26e>
 8006770:	2301      	movs	r3, #1
 8006772:	f7ff bba6 	b.w	8005ec2 <_strtod_l+0x2ea>
 8006776:	bf00      	nop
 8006778:	ffc00000 	.word	0xffc00000
 800677c:	41dfffff 	.word	0x41dfffff
 8006780:	94a03595 	.word	0x94a03595
 8006784:	3fcfffff 	.word	0x3fcfffff

08006788 <strtof>:
 8006788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800678c:	4d24      	ldr	r5, [pc, #144]	@ (8006820 <strtof+0x98>)
 800678e:	460a      	mov	r2, r1
 8006790:	4b24      	ldr	r3, [pc, #144]	@ (8006824 <strtof+0x9c>)
 8006792:	4601      	mov	r1, r0
 8006794:	6828      	ldr	r0, [r5, #0]
 8006796:	f7ff fa1f 	bl	8005bd8 <_strtod_l>
 800679a:	4602      	mov	r2, r0
 800679c:	460b      	mov	r3, r1
 800679e:	4606      	mov	r6, r0
 80067a0:	460f      	mov	r7, r1
 80067a2:	f7fa f93d 	bl	8000a20 <__aeabi_dcmpun>
 80067a6:	b168      	cbz	r0, 80067c4 <strtof+0x3c>
 80067a8:	2f00      	cmp	r7, #0
 80067aa:	481f      	ldr	r0, [pc, #124]	@ (8006828 <strtof+0xa0>)
 80067ac:	da06      	bge.n	80067bc <strtof+0x34>
 80067ae:	f000 ff11 	bl	80075d4 <nanf>
 80067b2:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 80067b6:	4620      	mov	r0, r4
 80067b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067bc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067c0:	f000 bf08 	b.w	80075d4 <nanf>
 80067c4:	4639      	mov	r1, r7
 80067c6:	4630      	mov	r0, r6
 80067c8:	f7fa f988 	bl	8000adc <__aeabi_d2f>
 80067cc:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80067d0:	4604      	mov	r4, r0
 80067d2:	4916      	ldr	r1, [pc, #88]	@ (800682c <strtof+0xa4>)
 80067d4:	4640      	mov	r0, r8
 80067d6:	f7fa fca5 	bl	8001124 <__aeabi_fcmpun>
 80067da:	b9b0      	cbnz	r0, 800680a <strtof+0x82>
 80067dc:	4640      	mov	r0, r8
 80067de:	4913      	ldr	r1, [pc, #76]	@ (800682c <strtof+0xa4>)
 80067e0:	f7fa fc82 	bl	80010e8 <__aeabi_fcmple>
 80067e4:	b988      	cbnz	r0, 800680a <strtof+0x82>
 80067e6:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 80067ea:	f04f 32ff 	mov.w	r2, #4294967295
 80067ee:	4630      	mov	r0, r6
 80067f0:	4649      	mov	r1, r9
 80067f2:	4b0f      	ldr	r3, [pc, #60]	@ (8006830 <strtof+0xa8>)
 80067f4:	f7fa f914 	bl	8000a20 <__aeabi_dcmpun>
 80067f8:	b970      	cbnz	r0, 8006818 <strtof+0x90>
 80067fa:	f04f 32ff 	mov.w	r2, #4294967295
 80067fe:	4630      	mov	r0, r6
 8006800:	4649      	mov	r1, r9
 8006802:	4b0b      	ldr	r3, [pc, #44]	@ (8006830 <strtof+0xa8>)
 8006804:	f7fa f8ee 	bl	80009e4 <__aeabi_dcmple>
 8006808:	b930      	cbnz	r0, 8006818 <strtof+0x90>
 800680a:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800680e:	d1d2      	bne.n	80067b6 <strtof+0x2e>
 8006810:	4b08      	ldr	r3, [pc, #32]	@ (8006834 <strtof+0xac>)
 8006812:	403b      	ands	r3, r7
 8006814:	2b00      	cmp	r3, #0
 8006816:	d0ce      	beq.n	80067b6 <strtof+0x2e>
 8006818:	2222      	movs	r2, #34	@ 0x22
 800681a:	682b      	ldr	r3, [r5, #0]
 800681c:	601a      	str	r2, [r3, #0]
 800681e:	e7ca      	b.n	80067b6 <strtof+0x2e>
 8006820:	20000198 	.word	0x20000198
 8006824:	2000002c 	.word	0x2000002c
 8006828:	0800a6fc 	.word	0x0800a6fc
 800682c:	7f7fffff 	.word	0x7f7fffff
 8006830:	7fefffff 	.word	0x7fefffff
 8006834:	7ff00000 	.word	0x7ff00000

08006838 <_strtoul_l.constprop.0>:
 8006838:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800683c:	4686      	mov	lr, r0
 800683e:	460d      	mov	r5, r1
 8006840:	4e33      	ldr	r6, [pc, #204]	@ (8006910 <_strtoul_l.constprop.0+0xd8>)
 8006842:	4628      	mov	r0, r5
 8006844:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006848:	5d37      	ldrb	r7, [r6, r4]
 800684a:	f017 0708 	ands.w	r7, r7, #8
 800684e:	d1f8      	bne.n	8006842 <_strtoul_l.constprop.0+0xa>
 8006850:	2c2d      	cmp	r4, #45	@ 0x2d
 8006852:	d12f      	bne.n	80068b4 <_strtoul_l.constprop.0+0x7c>
 8006854:	2701      	movs	r7, #1
 8006856:	782c      	ldrb	r4, [r5, #0]
 8006858:	1c85      	adds	r5, r0, #2
 800685a:	f033 0010 	bics.w	r0, r3, #16
 800685e:	d109      	bne.n	8006874 <_strtoul_l.constprop.0+0x3c>
 8006860:	2c30      	cmp	r4, #48	@ 0x30
 8006862:	d12c      	bne.n	80068be <_strtoul_l.constprop.0+0x86>
 8006864:	7828      	ldrb	r0, [r5, #0]
 8006866:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800686a:	2858      	cmp	r0, #88	@ 0x58
 800686c:	d127      	bne.n	80068be <_strtoul_l.constprop.0+0x86>
 800686e:	2310      	movs	r3, #16
 8006870:	786c      	ldrb	r4, [r5, #1]
 8006872:	3502      	adds	r5, #2
 8006874:	f04f 38ff 	mov.w	r8, #4294967295
 8006878:	fbb8 f8f3 	udiv	r8, r8, r3
 800687c:	2600      	movs	r6, #0
 800687e:	fb03 f908 	mul.w	r9, r3, r8
 8006882:	4630      	mov	r0, r6
 8006884:	ea6f 0909 	mvn.w	r9, r9
 8006888:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800688c:	f1bc 0f09 	cmp.w	ip, #9
 8006890:	d81c      	bhi.n	80068cc <_strtoul_l.constprop.0+0x94>
 8006892:	4664      	mov	r4, ip
 8006894:	42a3      	cmp	r3, r4
 8006896:	dd2a      	ble.n	80068ee <_strtoul_l.constprop.0+0xb6>
 8006898:	f1b6 3fff 	cmp.w	r6, #4294967295
 800689c:	d007      	beq.n	80068ae <_strtoul_l.constprop.0+0x76>
 800689e:	4580      	cmp	r8, r0
 80068a0:	d322      	bcc.n	80068e8 <_strtoul_l.constprop.0+0xb0>
 80068a2:	d101      	bne.n	80068a8 <_strtoul_l.constprop.0+0x70>
 80068a4:	45a1      	cmp	r9, r4
 80068a6:	db1f      	blt.n	80068e8 <_strtoul_l.constprop.0+0xb0>
 80068a8:	2601      	movs	r6, #1
 80068aa:	fb00 4003 	mla	r0, r0, r3, r4
 80068ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068b2:	e7e9      	b.n	8006888 <_strtoul_l.constprop.0+0x50>
 80068b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80068b6:	bf04      	itt	eq
 80068b8:	782c      	ldrbeq	r4, [r5, #0]
 80068ba:	1c85      	addeq	r5, r0, #2
 80068bc:	e7cd      	b.n	800685a <_strtoul_l.constprop.0+0x22>
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1d8      	bne.n	8006874 <_strtoul_l.constprop.0+0x3c>
 80068c2:	2c30      	cmp	r4, #48	@ 0x30
 80068c4:	bf0c      	ite	eq
 80068c6:	2308      	moveq	r3, #8
 80068c8:	230a      	movne	r3, #10
 80068ca:	e7d3      	b.n	8006874 <_strtoul_l.constprop.0+0x3c>
 80068cc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80068d0:	f1bc 0f19 	cmp.w	ip, #25
 80068d4:	d801      	bhi.n	80068da <_strtoul_l.constprop.0+0xa2>
 80068d6:	3c37      	subs	r4, #55	@ 0x37
 80068d8:	e7dc      	b.n	8006894 <_strtoul_l.constprop.0+0x5c>
 80068da:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80068de:	f1bc 0f19 	cmp.w	ip, #25
 80068e2:	d804      	bhi.n	80068ee <_strtoul_l.constprop.0+0xb6>
 80068e4:	3c57      	subs	r4, #87	@ 0x57
 80068e6:	e7d5      	b.n	8006894 <_strtoul_l.constprop.0+0x5c>
 80068e8:	f04f 36ff 	mov.w	r6, #4294967295
 80068ec:	e7df      	b.n	80068ae <_strtoul_l.constprop.0+0x76>
 80068ee:	1c73      	adds	r3, r6, #1
 80068f0:	d106      	bne.n	8006900 <_strtoul_l.constprop.0+0xc8>
 80068f2:	2322      	movs	r3, #34	@ 0x22
 80068f4:	4630      	mov	r0, r6
 80068f6:	f8ce 3000 	str.w	r3, [lr]
 80068fa:	b932      	cbnz	r2, 800690a <_strtoul_l.constprop.0+0xd2>
 80068fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006900:	b107      	cbz	r7, 8006904 <_strtoul_l.constprop.0+0xcc>
 8006902:	4240      	negs	r0, r0
 8006904:	2a00      	cmp	r2, #0
 8006906:	d0f9      	beq.n	80068fc <_strtoul_l.constprop.0+0xc4>
 8006908:	b106      	cbz	r6, 800690c <_strtoul_l.constprop.0+0xd4>
 800690a:	1e69      	subs	r1, r5, #1
 800690c:	6011      	str	r1, [r2, #0]
 800690e:	e7f5      	b.n	80068fc <_strtoul_l.constprop.0+0xc4>
 8006910:	0800a331 	.word	0x0800a331

08006914 <strtoul>:
 8006914:	4613      	mov	r3, r2
 8006916:	460a      	mov	r2, r1
 8006918:	4601      	mov	r1, r0
 800691a:	4802      	ldr	r0, [pc, #8]	@ (8006924 <strtoul+0x10>)
 800691c:	6800      	ldr	r0, [r0, #0]
 800691e:	f7ff bf8b 	b.w	8006838 <_strtoul_l.constprop.0>
 8006922:	bf00      	nop
 8006924:	20000198 	.word	0x20000198

08006928 <__cvt>:
 8006928:	2b00      	cmp	r3, #0
 800692a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800692e:	461d      	mov	r5, r3
 8006930:	bfbb      	ittet	lt
 8006932:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006936:	461d      	movlt	r5, r3
 8006938:	2300      	movge	r3, #0
 800693a:	232d      	movlt	r3, #45	@ 0x2d
 800693c:	b088      	sub	sp, #32
 800693e:	4614      	mov	r4, r2
 8006940:	bfb8      	it	lt
 8006942:	4614      	movlt	r4, r2
 8006944:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006946:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006948:	7013      	strb	r3, [r2, #0]
 800694a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800694c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006950:	f023 0820 	bic.w	r8, r3, #32
 8006954:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006958:	d005      	beq.n	8006966 <__cvt+0x3e>
 800695a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800695e:	d100      	bne.n	8006962 <__cvt+0x3a>
 8006960:	3601      	adds	r6, #1
 8006962:	2302      	movs	r3, #2
 8006964:	e000      	b.n	8006968 <__cvt+0x40>
 8006966:	2303      	movs	r3, #3
 8006968:	aa07      	add	r2, sp, #28
 800696a:	9204      	str	r2, [sp, #16]
 800696c:	aa06      	add	r2, sp, #24
 800696e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006972:	e9cd 3600 	strd	r3, r6, [sp]
 8006976:	4622      	mov	r2, r4
 8006978:	462b      	mov	r3, r5
 800697a:	f000 feb9 	bl	80076f0 <_dtoa_r>
 800697e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006982:	4607      	mov	r7, r0
 8006984:	d119      	bne.n	80069ba <__cvt+0x92>
 8006986:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006988:	07db      	lsls	r3, r3, #31
 800698a:	d50e      	bpl.n	80069aa <__cvt+0x82>
 800698c:	eb00 0906 	add.w	r9, r0, r6
 8006990:	2200      	movs	r2, #0
 8006992:	2300      	movs	r3, #0
 8006994:	4620      	mov	r0, r4
 8006996:	4629      	mov	r1, r5
 8006998:	f7fa f810 	bl	80009bc <__aeabi_dcmpeq>
 800699c:	b108      	cbz	r0, 80069a2 <__cvt+0x7a>
 800699e:	f8cd 901c 	str.w	r9, [sp, #28]
 80069a2:	2230      	movs	r2, #48	@ 0x30
 80069a4:	9b07      	ldr	r3, [sp, #28]
 80069a6:	454b      	cmp	r3, r9
 80069a8:	d31e      	bcc.n	80069e8 <__cvt+0xc0>
 80069aa:	4638      	mov	r0, r7
 80069ac:	9b07      	ldr	r3, [sp, #28]
 80069ae:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80069b0:	1bdb      	subs	r3, r3, r7
 80069b2:	6013      	str	r3, [r2, #0]
 80069b4:	b008      	add	sp, #32
 80069b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80069be:	eb00 0906 	add.w	r9, r0, r6
 80069c2:	d1e5      	bne.n	8006990 <__cvt+0x68>
 80069c4:	7803      	ldrb	r3, [r0, #0]
 80069c6:	2b30      	cmp	r3, #48	@ 0x30
 80069c8:	d10a      	bne.n	80069e0 <__cvt+0xb8>
 80069ca:	2200      	movs	r2, #0
 80069cc:	2300      	movs	r3, #0
 80069ce:	4620      	mov	r0, r4
 80069d0:	4629      	mov	r1, r5
 80069d2:	f7f9 fff3 	bl	80009bc <__aeabi_dcmpeq>
 80069d6:	b918      	cbnz	r0, 80069e0 <__cvt+0xb8>
 80069d8:	f1c6 0601 	rsb	r6, r6, #1
 80069dc:	f8ca 6000 	str.w	r6, [sl]
 80069e0:	f8da 3000 	ldr.w	r3, [sl]
 80069e4:	4499      	add	r9, r3
 80069e6:	e7d3      	b.n	8006990 <__cvt+0x68>
 80069e8:	1c59      	adds	r1, r3, #1
 80069ea:	9107      	str	r1, [sp, #28]
 80069ec:	701a      	strb	r2, [r3, #0]
 80069ee:	e7d9      	b.n	80069a4 <__cvt+0x7c>

080069f0 <__exponent>:
 80069f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069f2:	2900      	cmp	r1, #0
 80069f4:	bfb6      	itet	lt
 80069f6:	232d      	movlt	r3, #45	@ 0x2d
 80069f8:	232b      	movge	r3, #43	@ 0x2b
 80069fa:	4249      	neglt	r1, r1
 80069fc:	2909      	cmp	r1, #9
 80069fe:	7002      	strb	r2, [r0, #0]
 8006a00:	7043      	strb	r3, [r0, #1]
 8006a02:	dd29      	ble.n	8006a58 <__exponent+0x68>
 8006a04:	f10d 0307 	add.w	r3, sp, #7
 8006a08:	461d      	mov	r5, r3
 8006a0a:	270a      	movs	r7, #10
 8006a0c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006a10:	461a      	mov	r2, r3
 8006a12:	fb07 1416 	mls	r4, r7, r6, r1
 8006a16:	3430      	adds	r4, #48	@ 0x30
 8006a18:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	2c63      	cmp	r4, #99	@ 0x63
 8006a20:	4631      	mov	r1, r6
 8006a22:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a26:	dcf1      	bgt.n	8006a0c <__exponent+0x1c>
 8006a28:	3130      	adds	r1, #48	@ 0x30
 8006a2a:	1e94      	subs	r4, r2, #2
 8006a2c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a30:	4623      	mov	r3, r4
 8006a32:	1c41      	adds	r1, r0, #1
 8006a34:	42ab      	cmp	r3, r5
 8006a36:	d30a      	bcc.n	8006a4e <__exponent+0x5e>
 8006a38:	f10d 0309 	add.w	r3, sp, #9
 8006a3c:	1a9b      	subs	r3, r3, r2
 8006a3e:	42ac      	cmp	r4, r5
 8006a40:	bf88      	it	hi
 8006a42:	2300      	movhi	r3, #0
 8006a44:	3302      	adds	r3, #2
 8006a46:	4403      	add	r3, r0
 8006a48:	1a18      	subs	r0, r3, r0
 8006a4a:	b003      	add	sp, #12
 8006a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a4e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a52:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a56:	e7ed      	b.n	8006a34 <__exponent+0x44>
 8006a58:	2330      	movs	r3, #48	@ 0x30
 8006a5a:	3130      	adds	r1, #48	@ 0x30
 8006a5c:	7083      	strb	r3, [r0, #2]
 8006a5e:	70c1      	strb	r1, [r0, #3]
 8006a60:	1d03      	adds	r3, r0, #4
 8006a62:	e7f1      	b.n	8006a48 <__exponent+0x58>

08006a64 <_printf_float>:
 8006a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a68:	b091      	sub	sp, #68	@ 0x44
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006a70:	4616      	mov	r6, r2
 8006a72:	461f      	mov	r7, r3
 8006a74:	4605      	mov	r5, r0
 8006a76:	f000 fd0b 	bl	8007490 <_localeconv_r>
 8006a7a:	6803      	ldr	r3, [r0, #0]
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	9308      	str	r3, [sp, #32]
 8006a80:	f7f9 fb70 	bl	8000164 <strlen>
 8006a84:	2300      	movs	r3, #0
 8006a86:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a88:	f8d8 3000 	ldr.w	r3, [r8]
 8006a8c:	9009      	str	r0, [sp, #36]	@ 0x24
 8006a8e:	3307      	adds	r3, #7
 8006a90:	f023 0307 	bic.w	r3, r3, #7
 8006a94:	f103 0208 	add.w	r2, r3, #8
 8006a98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a9c:	f8d4 b000 	ldr.w	fp, [r4]
 8006aa0:	f8c8 2000 	str.w	r2, [r8]
 8006aa4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006aa8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006aac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006aae:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006aba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006abe:	4b9c      	ldr	r3, [pc, #624]	@ (8006d30 <_printf_float+0x2cc>)
 8006ac0:	f7f9 ffae 	bl	8000a20 <__aeabi_dcmpun>
 8006ac4:	bb70      	cbnz	r0, 8006b24 <_printf_float+0xc0>
 8006ac6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006aca:	f04f 32ff 	mov.w	r2, #4294967295
 8006ace:	4b98      	ldr	r3, [pc, #608]	@ (8006d30 <_printf_float+0x2cc>)
 8006ad0:	f7f9 ff88 	bl	80009e4 <__aeabi_dcmple>
 8006ad4:	bb30      	cbnz	r0, 8006b24 <_printf_float+0xc0>
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	2300      	movs	r3, #0
 8006ada:	4640      	mov	r0, r8
 8006adc:	4649      	mov	r1, r9
 8006ade:	f7f9 ff77 	bl	80009d0 <__aeabi_dcmplt>
 8006ae2:	b110      	cbz	r0, 8006aea <_printf_float+0x86>
 8006ae4:	232d      	movs	r3, #45	@ 0x2d
 8006ae6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aea:	4a92      	ldr	r2, [pc, #584]	@ (8006d34 <_printf_float+0x2d0>)
 8006aec:	4b92      	ldr	r3, [pc, #584]	@ (8006d38 <_printf_float+0x2d4>)
 8006aee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006af2:	bf94      	ite	ls
 8006af4:	4690      	movls	r8, r2
 8006af6:	4698      	movhi	r8, r3
 8006af8:	2303      	movs	r3, #3
 8006afa:	f04f 0900 	mov.w	r9, #0
 8006afe:	6123      	str	r3, [r4, #16]
 8006b00:	f02b 0304 	bic.w	r3, fp, #4
 8006b04:	6023      	str	r3, [r4, #0]
 8006b06:	4633      	mov	r3, r6
 8006b08:	4621      	mov	r1, r4
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	9700      	str	r7, [sp, #0]
 8006b0e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006b10:	f000 f9d4 	bl	8006ebc <_printf_common>
 8006b14:	3001      	adds	r0, #1
 8006b16:	f040 8090 	bne.w	8006c3a <_printf_float+0x1d6>
 8006b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1e:	b011      	add	sp, #68	@ 0x44
 8006b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b24:	4642      	mov	r2, r8
 8006b26:	464b      	mov	r3, r9
 8006b28:	4640      	mov	r0, r8
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	f7f9 ff78 	bl	8000a20 <__aeabi_dcmpun>
 8006b30:	b148      	cbz	r0, 8006b46 <_printf_float+0xe2>
 8006b32:	464b      	mov	r3, r9
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	bfb8      	it	lt
 8006b38:	232d      	movlt	r3, #45	@ 0x2d
 8006b3a:	4a80      	ldr	r2, [pc, #512]	@ (8006d3c <_printf_float+0x2d8>)
 8006b3c:	bfb8      	it	lt
 8006b3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006b42:	4b7f      	ldr	r3, [pc, #508]	@ (8006d40 <_printf_float+0x2dc>)
 8006b44:	e7d3      	b.n	8006aee <_printf_float+0x8a>
 8006b46:	6863      	ldr	r3, [r4, #4]
 8006b48:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006b4c:	1c5a      	adds	r2, r3, #1
 8006b4e:	d13f      	bne.n	8006bd0 <_printf_float+0x16c>
 8006b50:	2306      	movs	r3, #6
 8006b52:	6063      	str	r3, [r4, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006b5a:	6023      	str	r3, [r4, #0]
 8006b5c:	9206      	str	r2, [sp, #24]
 8006b5e:	aa0e      	add	r2, sp, #56	@ 0x38
 8006b60:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006b64:	aa0d      	add	r2, sp, #52	@ 0x34
 8006b66:	9203      	str	r2, [sp, #12]
 8006b68:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006b6c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006b70:	6863      	ldr	r3, [r4, #4]
 8006b72:	4642      	mov	r2, r8
 8006b74:	9300      	str	r3, [sp, #0]
 8006b76:	4628      	mov	r0, r5
 8006b78:	464b      	mov	r3, r9
 8006b7a:	910a      	str	r1, [sp, #40]	@ 0x28
 8006b7c:	f7ff fed4 	bl	8006928 <__cvt>
 8006b80:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b82:	4680      	mov	r8, r0
 8006b84:	2947      	cmp	r1, #71	@ 0x47
 8006b86:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006b88:	d128      	bne.n	8006bdc <_printf_float+0x178>
 8006b8a:	1cc8      	adds	r0, r1, #3
 8006b8c:	db02      	blt.n	8006b94 <_printf_float+0x130>
 8006b8e:	6863      	ldr	r3, [r4, #4]
 8006b90:	4299      	cmp	r1, r3
 8006b92:	dd40      	ble.n	8006c16 <_printf_float+0x1b2>
 8006b94:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b98:	fa5f fa8a 	uxtb.w	sl, sl
 8006b9c:	4652      	mov	r2, sl
 8006b9e:	3901      	subs	r1, #1
 8006ba0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006ba4:	910d      	str	r1, [sp, #52]	@ 0x34
 8006ba6:	f7ff ff23 	bl	80069f0 <__exponent>
 8006baa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bac:	4681      	mov	r9, r0
 8006bae:	1813      	adds	r3, r2, r0
 8006bb0:	2a01      	cmp	r2, #1
 8006bb2:	6123      	str	r3, [r4, #16]
 8006bb4:	dc02      	bgt.n	8006bbc <_printf_float+0x158>
 8006bb6:	6822      	ldr	r2, [r4, #0]
 8006bb8:	07d2      	lsls	r2, r2, #31
 8006bba:	d501      	bpl.n	8006bc0 <_printf_float+0x15c>
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	6123      	str	r3, [r4, #16]
 8006bc0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d09e      	beq.n	8006b06 <_printf_float+0xa2>
 8006bc8:	232d      	movs	r3, #45	@ 0x2d
 8006bca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bce:	e79a      	b.n	8006b06 <_printf_float+0xa2>
 8006bd0:	2947      	cmp	r1, #71	@ 0x47
 8006bd2:	d1bf      	bne.n	8006b54 <_printf_float+0xf0>
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d1bd      	bne.n	8006b54 <_printf_float+0xf0>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e7ba      	b.n	8006b52 <_printf_float+0xee>
 8006bdc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006be0:	d9dc      	bls.n	8006b9c <_printf_float+0x138>
 8006be2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006be6:	d118      	bne.n	8006c1a <_printf_float+0x1b6>
 8006be8:	2900      	cmp	r1, #0
 8006bea:	6863      	ldr	r3, [r4, #4]
 8006bec:	dd0b      	ble.n	8006c06 <_printf_float+0x1a2>
 8006bee:	6121      	str	r1, [r4, #16]
 8006bf0:	b913      	cbnz	r3, 8006bf8 <_printf_float+0x194>
 8006bf2:	6822      	ldr	r2, [r4, #0]
 8006bf4:	07d0      	lsls	r0, r2, #31
 8006bf6:	d502      	bpl.n	8006bfe <_printf_float+0x19a>
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	440b      	add	r3, r1
 8006bfc:	6123      	str	r3, [r4, #16]
 8006bfe:	f04f 0900 	mov.w	r9, #0
 8006c02:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006c04:	e7dc      	b.n	8006bc0 <_printf_float+0x15c>
 8006c06:	b913      	cbnz	r3, 8006c0e <_printf_float+0x1aa>
 8006c08:	6822      	ldr	r2, [r4, #0]
 8006c0a:	07d2      	lsls	r2, r2, #31
 8006c0c:	d501      	bpl.n	8006c12 <_printf_float+0x1ae>
 8006c0e:	3302      	adds	r3, #2
 8006c10:	e7f4      	b.n	8006bfc <_printf_float+0x198>
 8006c12:	2301      	movs	r3, #1
 8006c14:	e7f2      	b.n	8006bfc <_printf_float+0x198>
 8006c16:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006c1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c1c:	4299      	cmp	r1, r3
 8006c1e:	db05      	blt.n	8006c2c <_printf_float+0x1c8>
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	6121      	str	r1, [r4, #16]
 8006c24:	07d8      	lsls	r0, r3, #31
 8006c26:	d5ea      	bpl.n	8006bfe <_printf_float+0x19a>
 8006c28:	1c4b      	adds	r3, r1, #1
 8006c2a:	e7e7      	b.n	8006bfc <_printf_float+0x198>
 8006c2c:	2900      	cmp	r1, #0
 8006c2e:	bfcc      	ite	gt
 8006c30:	2201      	movgt	r2, #1
 8006c32:	f1c1 0202 	rsble	r2, r1, #2
 8006c36:	4413      	add	r3, r2
 8006c38:	e7e0      	b.n	8006bfc <_printf_float+0x198>
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	055a      	lsls	r2, r3, #21
 8006c3e:	d407      	bmi.n	8006c50 <_printf_float+0x1ec>
 8006c40:	6923      	ldr	r3, [r4, #16]
 8006c42:	4642      	mov	r2, r8
 8006c44:	4631      	mov	r1, r6
 8006c46:	4628      	mov	r0, r5
 8006c48:	47b8      	blx	r7
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	d12b      	bne.n	8006ca6 <_printf_float+0x242>
 8006c4e:	e764      	b.n	8006b1a <_printf_float+0xb6>
 8006c50:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c54:	f240 80dc 	bls.w	8006e10 <_printf_float+0x3ac>
 8006c58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	2300      	movs	r3, #0
 8006c60:	f7f9 feac 	bl	80009bc <__aeabi_dcmpeq>
 8006c64:	2800      	cmp	r0, #0
 8006c66:	d033      	beq.n	8006cd0 <_printf_float+0x26c>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	4631      	mov	r1, r6
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	4a35      	ldr	r2, [pc, #212]	@ (8006d44 <_printf_float+0x2e0>)
 8006c70:	47b8      	blx	r7
 8006c72:	3001      	adds	r0, #1
 8006c74:	f43f af51 	beq.w	8006b1a <_printf_float+0xb6>
 8006c78:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006c7c:	4543      	cmp	r3, r8
 8006c7e:	db02      	blt.n	8006c86 <_printf_float+0x222>
 8006c80:	6823      	ldr	r3, [r4, #0]
 8006c82:	07d8      	lsls	r0, r3, #31
 8006c84:	d50f      	bpl.n	8006ca6 <_printf_float+0x242>
 8006c86:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c8a:	4631      	mov	r1, r6
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	47b8      	blx	r7
 8006c90:	3001      	adds	r0, #1
 8006c92:	f43f af42 	beq.w	8006b1a <_printf_float+0xb6>
 8006c96:	f04f 0900 	mov.w	r9, #0
 8006c9a:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c9e:	f104 0a1a 	add.w	sl, r4, #26
 8006ca2:	45c8      	cmp	r8, r9
 8006ca4:	dc09      	bgt.n	8006cba <_printf_float+0x256>
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	079b      	lsls	r3, r3, #30
 8006caa:	f100 8102 	bmi.w	8006eb2 <_printf_float+0x44e>
 8006cae:	68e0      	ldr	r0, [r4, #12]
 8006cb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cb2:	4298      	cmp	r0, r3
 8006cb4:	bfb8      	it	lt
 8006cb6:	4618      	movlt	r0, r3
 8006cb8:	e731      	b.n	8006b1e <_printf_float+0xba>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	4652      	mov	r2, sl
 8006cbe:	4631      	mov	r1, r6
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	47b8      	blx	r7
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	f43f af28 	beq.w	8006b1a <_printf_float+0xb6>
 8006cca:	f109 0901 	add.w	r9, r9, #1
 8006cce:	e7e8      	b.n	8006ca2 <_printf_float+0x23e>
 8006cd0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dc38      	bgt.n	8006d48 <_printf_float+0x2e4>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	4631      	mov	r1, r6
 8006cda:	4628      	mov	r0, r5
 8006cdc:	4a19      	ldr	r2, [pc, #100]	@ (8006d44 <_printf_float+0x2e0>)
 8006cde:	47b8      	blx	r7
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	f43f af1a 	beq.w	8006b1a <_printf_float+0xb6>
 8006ce6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006cea:	ea59 0303 	orrs.w	r3, r9, r3
 8006cee:	d102      	bne.n	8006cf6 <_printf_float+0x292>
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	07d9      	lsls	r1, r3, #31
 8006cf4:	d5d7      	bpl.n	8006ca6 <_printf_float+0x242>
 8006cf6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006cfa:	4631      	mov	r1, r6
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	47b8      	blx	r7
 8006d00:	3001      	adds	r0, #1
 8006d02:	f43f af0a 	beq.w	8006b1a <_printf_float+0xb6>
 8006d06:	f04f 0a00 	mov.w	sl, #0
 8006d0a:	f104 0b1a 	add.w	fp, r4, #26
 8006d0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d10:	425b      	negs	r3, r3
 8006d12:	4553      	cmp	r3, sl
 8006d14:	dc01      	bgt.n	8006d1a <_printf_float+0x2b6>
 8006d16:	464b      	mov	r3, r9
 8006d18:	e793      	b.n	8006c42 <_printf_float+0x1de>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	465a      	mov	r2, fp
 8006d1e:	4631      	mov	r1, r6
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b8      	blx	r7
 8006d24:	3001      	adds	r0, #1
 8006d26:	f43f aef8 	beq.w	8006b1a <_printf_float+0xb6>
 8006d2a:	f10a 0a01 	add.w	sl, sl, #1
 8006d2e:	e7ee      	b.n	8006d0e <_printf_float+0x2aa>
 8006d30:	7fefffff 	.word	0x7fefffff
 8006d34:	0800a431 	.word	0x0800a431
 8006d38:	0800a435 	.word	0x0800a435
 8006d3c:	0800a439 	.word	0x0800a439
 8006d40:	0800a43d 	.word	0x0800a43d
 8006d44:	0800a441 	.word	0x0800a441
 8006d48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d4a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006d4e:	4553      	cmp	r3, sl
 8006d50:	bfa8      	it	ge
 8006d52:	4653      	movge	r3, sl
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	4699      	mov	r9, r3
 8006d58:	dc36      	bgt.n	8006dc8 <_printf_float+0x364>
 8006d5a:	f04f 0b00 	mov.w	fp, #0
 8006d5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d62:	f104 021a 	add.w	r2, r4, #26
 8006d66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d68:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d6a:	eba3 0309 	sub.w	r3, r3, r9
 8006d6e:	455b      	cmp	r3, fp
 8006d70:	dc31      	bgt.n	8006dd6 <_printf_float+0x372>
 8006d72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d74:	459a      	cmp	sl, r3
 8006d76:	dc3a      	bgt.n	8006dee <_printf_float+0x38a>
 8006d78:	6823      	ldr	r3, [r4, #0]
 8006d7a:	07da      	lsls	r2, r3, #31
 8006d7c:	d437      	bmi.n	8006dee <_printf_float+0x38a>
 8006d7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d80:	ebaa 0903 	sub.w	r9, sl, r3
 8006d84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d86:	ebaa 0303 	sub.w	r3, sl, r3
 8006d8a:	4599      	cmp	r9, r3
 8006d8c:	bfa8      	it	ge
 8006d8e:	4699      	movge	r9, r3
 8006d90:	f1b9 0f00 	cmp.w	r9, #0
 8006d94:	dc33      	bgt.n	8006dfe <_printf_float+0x39a>
 8006d96:	f04f 0800 	mov.w	r8, #0
 8006d9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d9e:	f104 0b1a 	add.w	fp, r4, #26
 8006da2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006da4:	ebaa 0303 	sub.w	r3, sl, r3
 8006da8:	eba3 0309 	sub.w	r3, r3, r9
 8006dac:	4543      	cmp	r3, r8
 8006dae:	f77f af7a 	ble.w	8006ca6 <_printf_float+0x242>
 8006db2:	2301      	movs	r3, #1
 8006db4:	465a      	mov	r2, fp
 8006db6:	4631      	mov	r1, r6
 8006db8:	4628      	mov	r0, r5
 8006dba:	47b8      	blx	r7
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	f43f aeac 	beq.w	8006b1a <_printf_float+0xb6>
 8006dc2:	f108 0801 	add.w	r8, r8, #1
 8006dc6:	e7ec      	b.n	8006da2 <_printf_float+0x33e>
 8006dc8:	4642      	mov	r2, r8
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	d1c2      	bne.n	8006d5a <_printf_float+0x2f6>
 8006dd4:	e6a1      	b.n	8006b1a <_printf_float+0xb6>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	4631      	mov	r1, r6
 8006dda:	4628      	mov	r0, r5
 8006ddc:	920a      	str	r2, [sp, #40]	@ 0x28
 8006dde:	47b8      	blx	r7
 8006de0:	3001      	adds	r0, #1
 8006de2:	f43f ae9a 	beq.w	8006b1a <_printf_float+0xb6>
 8006de6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006de8:	f10b 0b01 	add.w	fp, fp, #1
 8006dec:	e7bb      	b.n	8006d66 <_printf_float+0x302>
 8006dee:	4631      	mov	r1, r6
 8006df0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006df4:	4628      	mov	r0, r5
 8006df6:	47b8      	blx	r7
 8006df8:	3001      	adds	r0, #1
 8006dfa:	d1c0      	bne.n	8006d7e <_printf_float+0x31a>
 8006dfc:	e68d      	b.n	8006b1a <_printf_float+0xb6>
 8006dfe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e00:	464b      	mov	r3, r9
 8006e02:	4631      	mov	r1, r6
 8006e04:	4628      	mov	r0, r5
 8006e06:	4442      	add	r2, r8
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d1c3      	bne.n	8006d96 <_printf_float+0x332>
 8006e0e:	e684      	b.n	8006b1a <_printf_float+0xb6>
 8006e10:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006e14:	f1ba 0f01 	cmp.w	sl, #1
 8006e18:	dc01      	bgt.n	8006e1e <_printf_float+0x3ba>
 8006e1a:	07db      	lsls	r3, r3, #31
 8006e1c:	d536      	bpl.n	8006e8c <_printf_float+0x428>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	4642      	mov	r2, r8
 8006e22:	4631      	mov	r1, r6
 8006e24:	4628      	mov	r0, r5
 8006e26:	47b8      	blx	r7
 8006e28:	3001      	adds	r0, #1
 8006e2a:	f43f ae76 	beq.w	8006b1a <_printf_float+0xb6>
 8006e2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e32:	4631      	mov	r1, r6
 8006e34:	4628      	mov	r0, r5
 8006e36:	47b8      	blx	r7
 8006e38:	3001      	adds	r0, #1
 8006e3a:	f43f ae6e 	beq.w	8006b1a <_printf_float+0xb6>
 8006e3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e42:	2200      	movs	r2, #0
 8006e44:	2300      	movs	r3, #0
 8006e46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e4a:	f7f9 fdb7 	bl	80009bc <__aeabi_dcmpeq>
 8006e4e:	b9c0      	cbnz	r0, 8006e82 <_printf_float+0x41e>
 8006e50:	4653      	mov	r3, sl
 8006e52:	f108 0201 	add.w	r2, r8, #1
 8006e56:	4631      	mov	r1, r6
 8006e58:	4628      	mov	r0, r5
 8006e5a:	47b8      	blx	r7
 8006e5c:	3001      	adds	r0, #1
 8006e5e:	d10c      	bne.n	8006e7a <_printf_float+0x416>
 8006e60:	e65b      	b.n	8006b1a <_printf_float+0xb6>
 8006e62:	2301      	movs	r3, #1
 8006e64:	465a      	mov	r2, fp
 8006e66:	4631      	mov	r1, r6
 8006e68:	4628      	mov	r0, r5
 8006e6a:	47b8      	blx	r7
 8006e6c:	3001      	adds	r0, #1
 8006e6e:	f43f ae54 	beq.w	8006b1a <_printf_float+0xb6>
 8006e72:	f108 0801 	add.w	r8, r8, #1
 8006e76:	45d0      	cmp	r8, sl
 8006e78:	dbf3      	blt.n	8006e62 <_printf_float+0x3fe>
 8006e7a:	464b      	mov	r3, r9
 8006e7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006e80:	e6e0      	b.n	8006c44 <_printf_float+0x1e0>
 8006e82:	f04f 0800 	mov.w	r8, #0
 8006e86:	f104 0b1a 	add.w	fp, r4, #26
 8006e8a:	e7f4      	b.n	8006e76 <_printf_float+0x412>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	4642      	mov	r2, r8
 8006e90:	e7e1      	b.n	8006e56 <_printf_float+0x3f2>
 8006e92:	2301      	movs	r3, #1
 8006e94:	464a      	mov	r2, r9
 8006e96:	4631      	mov	r1, r6
 8006e98:	4628      	mov	r0, r5
 8006e9a:	47b8      	blx	r7
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	f43f ae3c 	beq.w	8006b1a <_printf_float+0xb6>
 8006ea2:	f108 0801 	add.w	r8, r8, #1
 8006ea6:	68e3      	ldr	r3, [r4, #12]
 8006ea8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006eaa:	1a5b      	subs	r3, r3, r1
 8006eac:	4543      	cmp	r3, r8
 8006eae:	dcf0      	bgt.n	8006e92 <_printf_float+0x42e>
 8006eb0:	e6fd      	b.n	8006cae <_printf_float+0x24a>
 8006eb2:	f04f 0800 	mov.w	r8, #0
 8006eb6:	f104 0919 	add.w	r9, r4, #25
 8006eba:	e7f4      	b.n	8006ea6 <_printf_float+0x442>

08006ebc <_printf_common>:
 8006ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec0:	4616      	mov	r6, r2
 8006ec2:	4698      	mov	r8, r3
 8006ec4:	688a      	ldr	r2, [r1, #8]
 8006ec6:	690b      	ldr	r3, [r1, #16]
 8006ec8:	4607      	mov	r7, r0
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	bfb8      	it	lt
 8006ece:	4613      	movlt	r3, r2
 8006ed0:	6033      	str	r3, [r6, #0]
 8006ed2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006edc:	b10a      	cbz	r2, 8006ee2 <_printf_common+0x26>
 8006ede:	3301      	adds	r3, #1
 8006ee0:	6033      	str	r3, [r6, #0]
 8006ee2:	6823      	ldr	r3, [r4, #0]
 8006ee4:	0699      	lsls	r1, r3, #26
 8006ee6:	bf42      	ittt	mi
 8006ee8:	6833      	ldrmi	r3, [r6, #0]
 8006eea:	3302      	addmi	r3, #2
 8006eec:	6033      	strmi	r3, [r6, #0]
 8006eee:	6825      	ldr	r5, [r4, #0]
 8006ef0:	f015 0506 	ands.w	r5, r5, #6
 8006ef4:	d106      	bne.n	8006f04 <_printf_common+0x48>
 8006ef6:	f104 0a19 	add.w	sl, r4, #25
 8006efa:	68e3      	ldr	r3, [r4, #12]
 8006efc:	6832      	ldr	r2, [r6, #0]
 8006efe:	1a9b      	subs	r3, r3, r2
 8006f00:	42ab      	cmp	r3, r5
 8006f02:	dc2b      	bgt.n	8006f5c <_printf_common+0xa0>
 8006f04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f08:	6822      	ldr	r2, [r4, #0]
 8006f0a:	3b00      	subs	r3, #0
 8006f0c:	bf18      	it	ne
 8006f0e:	2301      	movne	r3, #1
 8006f10:	0692      	lsls	r2, r2, #26
 8006f12:	d430      	bmi.n	8006f76 <_printf_common+0xba>
 8006f14:	4641      	mov	r1, r8
 8006f16:	4638      	mov	r0, r7
 8006f18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f1c:	47c8      	blx	r9
 8006f1e:	3001      	adds	r0, #1
 8006f20:	d023      	beq.n	8006f6a <_printf_common+0xae>
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	6922      	ldr	r2, [r4, #16]
 8006f26:	f003 0306 	and.w	r3, r3, #6
 8006f2a:	2b04      	cmp	r3, #4
 8006f2c:	bf14      	ite	ne
 8006f2e:	2500      	movne	r5, #0
 8006f30:	6833      	ldreq	r3, [r6, #0]
 8006f32:	f04f 0600 	mov.w	r6, #0
 8006f36:	bf08      	it	eq
 8006f38:	68e5      	ldreq	r5, [r4, #12]
 8006f3a:	f104 041a 	add.w	r4, r4, #26
 8006f3e:	bf08      	it	eq
 8006f40:	1aed      	subeq	r5, r5, r3
 8006f42:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006f46:	bf08      	it	eq
 8006f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	bfc4      	itt	gt
 8006f50:	1a9b      	subgt	r3, r3, r2
 8006f52:	18ed      	addgt	r5, r5, r3
 8006f54:	42b5      	cmp	r5, r6
 8006f56:	d11a      	bne.n	8006f8e <_printf_common+0xd2>
 8006f58:	2000      	movs	r0, #0
 8006f5a:	e008      	b.n	8006f6e <_printf_common+0xb2>
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	4652      	mov	r2, sl
 8006f60:	4641      	mov	r1, r8
 8006f62:	4638      	mov	r0, r7
 8006f64:	47c8      	blx	r9
 8006f66:	3001      	adds	r0, #1
 8006f68:	d103      	bne.n	8006f72 <_printf_common+0xb6>
 8006f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f72:	3501      	adds	r5, #1
 8006f74:	e7c1      	b.n	8006efa <_printf_common+0x3e>
 8006f76:	2030      	movs	r0, #48	@ 0x30
 8006f78:	18e1      	adds	r1, r4, r3
 8006f7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f7e:	1c5a      	adds	r2, r3, #1
 8006f80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f84:	4422      	add	r2, r4
 8006f86:	3302      	adds	r3, #2
 8006f88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f8c:	e7c2      	b.n	8006f14 <_printf_common+0x58>
 8006f8e:	2301      	movs	r3, #1
 8006f90:	4622      	mov	r2, r4
 8006f92:	4641      	mov	r1, r8
 8006f94:	4638      	mov	r0, r7
 8006f96:	47c8      	blx	r9
 8006f98:	3001      	adds	r0, #1
 8006f9a:	d0e6      	beq.n	8006f6a <_printf_common+0xae>
 8006f9c:	3601      	adds	r6, #1
 8006f9e:	e7d9      	b.n	8006f54 <_printf_common+0x98>

08006fa0 <_printf_i>:
 8006fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa4:	7e0f      	ldrb	r7, [r1, #24]
 8006fa6:	4691      	mov	r9, r2
 8006fa8:	2f78      	cmp	r7, #120	@ 0x78
 8006faa:	4680      	mov	r8, r0
 8006fac:	460c      	mov	r4, r1
 8006fae:	469a      	mov	sl, r3
 8006fb0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fb6:	d807      	bhi.n	8006fc8 <_printf_i+0x28>
 8006fb8:	2f62      	cmp	r7, #98	@ 0x62
 8006fba:	d80a      	bhi.n	8006fd2 <_printf_i+0x32>
 8006fbc:	2f00      	cmp	r7, #0
 8006fbe:	f000 80d3 	beq.w	8007168 <_printf_i+0x1c8>
 8006fc2:	2f58      	cmp	r7, #88	@ 0x58
 8006fc4:	f000 80ba 	beq.w	800713c <_printf_i+0x19c>
 8006fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006fd0:	e03a      	b.n	8007048 <_printf_i+0xa8>
 8006fd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006fd6:	2b15      	cmp	r3, #21
 8006fd8:	d8f6      	bhi.n	8006fc8 <_printf_i+0x28>
 8006fda:	a101      	add	r1, pc, #4	@ (adr r1, 8006fe0 <_printf_i+0x40>)
 8006fdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fe0:	08007039 	.word	0x08007039
 8006fe4:	0800704d 	.word	0x0800704d
 8006fe8:	08006fc9 	.word	0x08006fc9
 8006fec:	08006fc9 	.word	0x08006fc9
 8006ff0:	08006fc9 	.word	0x08006fc9
 8006ff4:	08006fc9 	.word	0x08006fc9
 8006ff8:	0800704d 	.word	0x0800704d
 8006ffc:	08006fc9 	.word	0x08006fc9
 8007000:	08006fc9 	.word	0x08006fc9
 8007004:	08006fc9 	.word	0x08006fc9
 8007008:	08006fc9 	.word	0x08006fc9
 800700c:	0800714f 	.word	0x0800714f
 8007010:	08007077 	.word	0x08007077
 8007014:	08007109 	.word	0x08007109
 8007018:	08006fc9 	.word	0x08006fc9
 800701c:	08006fc9 	.word	0x08006fc9
 8007020:	08007171 	.word	0x08007171
 8007024:	08006fc9 	.word	0x08006fc9
 8007028:	08007077 	.word	0x08007077
 800702c:	08006fc9 	.word	0x08006fc9
 8007030:	08006fc9 	.word	0x08006fc9
 8007034:	08007111 	.word	0x08007111
 8007038:	6833      	ldr	r3, [r6, #0]
 800703a:	1d1a      	adds	r2, r3, #4
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	6032      	str	r2, [r6, #0]
 8007040:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007044:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007048:	2301      	movs	r3, #1
 800704a:	e09e      	b.n	800718a <_printf_i+0x1ea>
 800704c:	6833      	ldr	r3, [r6, #0]
 800704e:	6820      	ldr	r0, [r4, #0]
 8007050:	1d19      	adds	r1, r3, #4
 8007052:	6031      	str	r1, [r6, #0]
 8007054:	0606      	lsls	r6, r0, #24
 8007056:	d501      	bpl.n	800705c <_printf_i+0xbc>
 8007058:	681d      	ldr	r5, [r3, #0]
 800705a:	e003      	b.n	8007064 <_printf_i+0xc4>
 800705c:	0645      	lsls	r5, r0, #25
 800705e:	d5fb      	bpl.n	8007058 <_printf_i+0xb8>
 8007060:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007064:	2d00      	cmp	r5, #0
 8007066:	da03      	bge.n	8007070 <_printf_i+0xd0>
 8007068:	232d      	movs	r3, #45	@ 0x2d
 800706a:	426d      	negs	r5, r5
 800706c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007070:	230a      	movs	r3, #10
 8007072:	4859      	ldr	r0, [pc, #356]	@ (80071d8 <_printf_i+0x238>)
 8007074:	e011      	b.n	800709a <_printf_i+0xfa>
 8007076:	6821      	ldr	r1, [r4, #0]
 8007078:	6833      	ldr	r3, [r6, #0]
 800707a:	0608      	lsls	r0, r1, #24
 800707c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007080:	d402      	bmi.n	8007088 <_printf_i+0xe8>
 8007082:	0649      	lsls	r1, r1, #25
 8007084:	bf48      	it	mi
 8007086:	b2ad      	uxthmi	r5, r5
 8007088:	2f6f      	cmp	r7, #111	@ 0x6f
 800708a:	6033      	str	r3, [r6, #0]
 800708c:	bf14      	ite	ne
 800708e:	230a      	movne	r3, #10
 8007090:	2308      	moveq	r3, #8
 8007092:	4851      	ldr	r0, [pc, #324]	@ (80071d8 <_printf_i+0x238>)
 8007094:	2100      	movs	r1, #0
 8007096:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800709a:	6866      	ldr	r6, [r4, #4]
 800709c:	2e00      	cmp	r6, #0
 800709e:	bfa8      	it	ge
 80070a0:	6821      	ldrge	r1, [r4, #0]
 80070a2:	60a6      	str	r6, [r4, #8]
 80070a4:	bfa4      	itt	ge
 80070a6:	f021 0104 	bicge.w	r1, r1, #4
 80070aa:	6021      	strge	r1, [r4, #0]
 80070ac:	b90d      	cbnz	r5, 80070b2 <_printf_i+0x112>
 80070ae:	2e00      	cmp	r6, #0
 80070b0:	d04b      	beq.n	800714a <_printf_i+0x1aa>
 80070b2:	4616      	mov	r6, r2
 80070b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80070b8:	fb03 5711 	mls	r7, r3, r1, r5
 80070bc:	5dc7      	ldrb	r7, [r0, r7]
 80070be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070c2:	462f      	mov	r7, r5
 80070c4:	42bb      	cmp	r3, r7
 80070c6:	460d      	mov	r5, r1
 80070c8:	d9f4      	bls.n	80070b4 <_printf_i+0x114>
 80070ca:	2b08      	cmp	r3, #8
 80070cc:	d10b      	bne.n	80070e6 <_printf_i+0x146>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	07df      	lsls	r7, r3, #31
 80070d2:	d508      	bpl.n	80070e6 <_printf_i+0x146>
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	6861      	ldr	r1, [r4, #4]
 80070d8:	4299      	cmp	r1, r3
 80070da:	bfde      	ittt	le
 80070dc:	2330      	movle	r3, #48	@ 0x30
 80070de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80070e6:	1b92      	subs	r2, r2, r6
 80070e8:	6122      	str	r2, [r4, #16]
 80070ea:	464b      	mov	r3, r9
 80070ec:	4621      	mov	r1, r4
 80070ee:	4640      	mov	r0, r8
 80070f0:	f8cd a000 	str.w	sl, [sp]
 80070f4:	aa03      	add	r2, sp, #12
 80070f6:	f7ff fee1 	bl	8006ebc <_printf_common>
 80070fa:	3001      	adds	r0, #1
 80070fc:	d14a      	bne.n	8007194 <_printf_i+0x1f4>
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007102:	b004      	add	sp, #16
 8007104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007108:	6823      	ldr	r3, [r4, #0]
 800710a:	f043 0320 	orr.w	r3, r3, #32
 800710e:	6023      	str	r3, [r4, #0]
 8007110:	2778      	movs	r7, #120	@ 0x78
 8007112:	4832      	ldr	r0, [pc, #200]	@ (80071dc <_printf_i+0x23c>)
 8007114:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	6831      	ldr	r1, [r6, #0]
 800711c:	061f      	lsls	r7, r3, #24
 800711e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007122:	d402      	bmi.n	800712a <_printf_i+0x18a>
 8007124:	065f      	lsls	r7, r3, #25
 8007126:	bf48      	it	mi
 8007128:	b2ad      	uxthmi	r5, r5
 800712a:	6031      	str	r1, [r6, #0]
 800712c:	07d9      	lsls	r1, r3, #31
 800712e:	bf44      	itt	mi
 8007130:	f043 0320 	orrmi.w	r3, r3, #32
 8007134:	6023      	strmi	r3, [r4, #0]
 8007136:	b11d      	cbz	r5, 8007140 <_printf_i+0x1a0>
 8007138:	2310      	movs	r3, #16
 800713a:	e7ab      	b.n	8007094 <_printf_i+0xf4>
 800713c:	4826      	ldr	r0, [pc, #152]	@ (80071d8 <_printf_i+0x238>)
 800713e:	e7e9      	b.n	8007114 <_printf_i+0x174>
 8007140:	6823      	ldr	r3, [r4, #0]
 8007142:	f023 0320 	bic.w	r3, r3, #32
 8007146:	6023      	str	r3, [r4, #0]
 8007148:	e7f6      	b.n	8007138 <_printf_i+0x198>
 800714a:	4616      	mov	r6, r2
 800714c:	e7bd      	b.n	80070ca <_printf_i+0x12a>
 800714e:	6833      	ldr	r3, [r6, #0]
 8007150:	6825      	ldr	r5, [r4, #0]
 8007152:	1d18      	adds	r0, r3, #4
 8007154:	6961      	ldr	r1, [r4, #20]
 8007156:	6030      	str	r0, [r6, #0]
 8007158:	062e      	lsls	r6, r5, #24
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	d501      	bpl.n	8007162 <_printf_i+0x1c2>
 800715e:	6019      	str	r1, [r3, #0]
 8007160:	e002      	b.n	8007168 <_printf_i+0x1c8>
 8007162:	0668      	lsls	r0, r5, #25
 8007164:	d5fb      	bpl.n	800715e <_printf_i+0x1be>
 8007166:	8019      	strh	r1, [r3, #0]
 8007168:	2300      	movs	r3, #0
 800716a:	4616      	mov	r6, r2
 800716c:	6123      	str	r3, [r4, #16]
 800716e:	e7bc      	b.n	80070ea <_printf_i+0x14a>
 8007170:	6833      	ldr	r3, [r6, #0]
 8007172:	2100      	movs	r1, #0
 8007174:	1d1a      	adds	r2, r3, #4
 8007176:	6032      	str	r2, [r6, #0]
 8007178:	681e      	ldr	r6, [r3, #0]
 800717a:	6862      	ldr	r2, [r4, #4]
 800717c:	4630      	mov	r0, r6
 800717e:	f000 fa06 	bl	800758e <memchr>
 8007182:	b108      	cbz	r0, 8007188 <_printf_i+0x1e8>
 8007184:	1b80      	subs	r0, r0, r6
 8007186:	6060      	str	r0, [r4, #4]
 8007188:	6863      	ldr	r3, [r4, #4]
 800718a:	6123      	str	r3, [r4, #16]
 800718c:	2300      	movs	r3, #0
 800718e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007192:	e7aa      	b.n	80070ea <_printf_i+0x14a>
 8007194:	4632      	mov	r2, r6
 8007196:	4649      	mov	r1, r9
 8007198:	4640      	mov	r0, r8
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	47d0      	blx	sl
 800719e:	3001      	adds	r0, #1
 80071a0:	d0ad      	beq.n	80070fe <_printf_i+0x15e>
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	079b      	lsls	r3, r3, #30
 80071a6:	d413      	bmi.n	80071d0 <_printf_i+0x230>
 80071a8:	68e0      	ldr	r0, [r4, #12]
 80071aa:	9b03      	ldr	r3, [sp, #12]
 80071ac:	4298      	cmp	r0, r3
 80071ae:	bfb8      	it	lt
 80071b0:	4618      	movlt	r0, r3
 80071b2:	e7a6      	b.n	8007102 <_printf_i+0x162>
 80071b4:	2301      	movs	r3, #1
 80071b6:	4632      	mov	r2, r6
 80071b8:	4649      	mov	r1, r9
 80071ba:	4640      	mov	r0, r8
 80071bc:	47d0      	blx	sl
 80071be:	3001      	adds	r0, #1
 80071c0:	d09d      	beq.n	80070fe <_printf_i+0x15e>
 80071c2:	3501      	adds	r5, #1
 80071c4:	68e3      	ldr	r3, [r4, #12]
 80071c6:	9903      	ldr	r1, [sp, #12]
 80071c8:	1a5b      	subs	r3, r3, r1
 80071ca:	42ab      	cmp	r3, r5
 80071cc:	dcf2      	bgt.n	80071b4 <_printf_i+0x214>
 80071ce:	e7eb      	b.n	80071a8 <_printf_i+0x208>
 80071d0:	2500      	movs	r5, #0
 80071d2:	f104 0619 	add.w	r6, r4, #25
 80071d6:	e7f5      	b.n	80071c4 <_printf_i+0x224>
 80071d8:	0800a443 	.word	0x0800a443
 80071dc:	0800a454 	.word	0x0800a454

080071e0 <std>:
 80071e0:	2300      	movs	r3, #0
 80071e2:	b510      	push	{r4, lr}
 80071e4:	4604      	mov	r4, r0
 80071e6:	e9c0 3300 	strd	r3, r3, [r0]
 80071ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071ee:	6083      	str	r3, [r0, #8]
 80071f0:	8181      	strh	r1, [r0, #12]
 80071f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80071f4:	81c2      	strh	r2, [r0, #14]
 80071f6:	6183      	str	r3, [r0, #24]
 80071f8:	4619      	mov	r1, r3
 80071fa:	2208      	movs	r2, #8
 80071fc:	305c      	adds	r0, #92	@ 0x5c
 80071fe:	f000 f92d 	bl	800745c <memset>
 8007202:	4b0d      	ldr	r3, [pc, #52]	@ (8007238 <std+0x58>)
 8007204:	6224      	str	r4, [r4, #32]
 8007206:	6263      	str	r3, [r4, #36]	@ 0x24
 8007208:	4b0c      	ldr	r3, [pc, #48]	@ (800723c <std+0x5c>)
 800720a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800720c:	4b0c      	ldr	r3, [pc, #48]	@ (8007240 <std+0x60>)
 800720e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007210:	4b0c      	ldr	r3, [pc, #48]	@ (8007244 <std+0x64>)
 8007212:	6323      	str	r3, [r4, #48]	@ 0x30
 8007214:	4b0c      	ldr	r3, [pc, #48]	@ (8007248 <std+0x68>)
 8007216:	429c      	cmp	r4, r3
 8007218:	d006      	beq.n	8007228 <std+0x48>
 800721a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800721e:	4294      	cmp	r4, r2
 8007220:	d002      	beq.n	8007228 <std+0x48>
 8007222:	33d0      	adds	r3, #208	@ 0xd0
 8007224:	429c      	cmp	r4, r3
 8007226:	d105      	bne.n	8007234 <std+0x54>
 8007228:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800722c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007230:	f000 b9a2 	b.w	8007578 <__retarget_lock_init_recursive>
 8007234:	bd10      	pop	{r4, pc}
 8007236:	bf00      	nop
 8007238:	08007365 	.word	0x08007365
 800723c:	08007387 	.word	0x08007387
 8007240:	080073bf 	.word	0x080073bf
 8007244:	080073e3 	.word	0x080073e3
 8007248:	20000a4c 	.word	0x20000a4c

0800724c <stdio_exit_handler>:
 800724c:	4a02      	ldr	r2, [pc, #8]	@ (8007258 <stdio_exit_handler+0xc>)
 800724e:	4903      	ldr	r1, [pc, #12]	@ (800725c <stdio_exit_handler+0x10>)
 8007250:	4803      	ldr	r0, [pc, #12]	@ (8007260 <stdio_exit_handler+0x14>)
 8007252:	f000 b869 	b.w	8007328 <_fwalk_sglue>
 8007256:	bf00      	nop
 8007258:	20000020 	.word	0x20000020
 800725c:	08009829 	.word	0x08009829
 8007260:	2000019c 	.word	0x2000019c

08007264 <cleanup_stdio>:
 8007264:	6841      	ldr	r1, [r0, #4]
 8007266:	4b0c      	ldr	r3, [pc, #48]	@ (8007298 <cleanup_stdio+0x34>)
 8007268:	b510      	push	{r4, lr}
 800726a:	4299      	cmp	r1, r3
 800726c:	4604      	mov	r4, r0
 800726e:	d001      	beq.n	8007274 <cleanup_stdio+0x10>
 8007270:	f002 fada 	bl	8009828 <_fflush_r>
 8007274:	68a1      	ldr	r1, [r4, #8]
 8007276:	4b09      	ldr	r3, [pc, #36]	@ (800729c <cleanup_stdio+0x38>)
 8007278:	4299      	cmp	r1, r3
 800727a:	d002      	beq.n	8007282 <cleanup_stdio+0x1e>
 800727c:	4620      	mov	r0, r4
 800727e:	f002 fad3 	bl	8009828 <_fflush_r>
 8007282:	68e1      	ldr	r1, [r4, #12]
 8007284:	4b06      	ldr	r3, [pc, #24]	@ (80072a0 <cleanup_stdio+0x3c>)
 8007286:	4299      	cmp	r1, r3
 8007288:	d004      	beq.n	8007294 <cleanup_stdio+0x30>
 800728a:	4620      	mov	r0, r4
 800728c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007290:	f002 baca 	b.w	8009828 <_fflush_r>
 8007294:	bd10      	pop	{r4, pc}
 8007296:	bf00      	nop
 8007298:	20000a4c 	.word	0x20000a4c
 800729c:	20000ab4 	.word	0x20000ab4
 80072a0:	20000b1c 	.word	0x20000b1c

080072a4 <global_stdio_init.part.0>:
 80072a4:	b510      	push	{r4, lr}
 80072a6:	4b0b      	ldr	r3, [pc, #44]	@ (80072d4 <global_stdio_init.part.0+0x30>)
 80072a8:	4c0b      	ldr	r4, [pc, #44]	@ (80072d8 <global_stdio_init.part.0+0x34>)
 80072aa:	4a0c      	ldr	r2, [pc, #48]	@ (80072dc <global_stdio_init.part.0+0x38>)
 80072ac:	4620      	mov	r0, r4
 80072ae:	601a      	str	r2, [r3, #0]
 80072b0:	2104      	movs	r1, #4
 80072b2:	2200      	movs	r2, #0
 80072b4:	f7ff ff94 	bl	80071e0 <std>
 80072b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80072bc:	2201      	movs	r2, #1
 80072be:	2109      	movs	r1, #9
 80072c0:	f7ff ff8e 	bl	80071e0 <std>
 80072c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80072c8:	2202      	movs	r2, #2
 80072ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072ce:	2112      	movs	r1, #18
 80072d0:	f7ff bf86 	b.w	80071e0 <std>
 80072d4:	20000b84 	.word	0x20000b84
 80072d8:	20000a4c 	.word	0x20000a4c
 80072dc:	0800724d 	.word	0x0800724d

080072e0 <__sfp_lock_acquire>:
 80072e0:	4801      	ldr	r0, [pc, #4]	@ (80072e8 <__sfp_lock_acquire+0x8>)
 80072e2:	f000 b94a 	b.w	800757a <__retarget_lock_acquire_recursive>
 80072e6:	bf00      	nop
 80072e8:	20000b8d 	.word	0x20000b8d

080072ec <__sfp_lock_release>:
 80072ec:	4801      	ldr	r0, [pc, #4]	@ (80072f4 <__sfp_lock_release+0x8>)
 80072ee:	f000 b945 	b.w	800757c <__retarget_lock_release_recursive>
 80072f2:	bf00      	nop
 80072f4:	20000b8d 	.word	0x20000b8d

080072f8 <__sinit>:
 80072f8:	b510      	push	{r4, lr}
 80072fa:	4604      	mov	r4, r0
 80072fc:	f7ff fff0 	bl	80072e0 <__sfp_lock_acquire>
 8007300:	6a23      	ldr	r3, [r4, #32]
 8007302:	b11b      	cbz	r3, 800730c <__sinit+0x14>
 8007304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007308:	f7ff bff0 	b.w	80072ec <__sfp_lock_release>
 800730c:	4b04      	ldr	r3, [pc, #16]	@ (8007320 <__sinit+0x28>)
 800730e:	6223      	str	r3, [r4, #32]
 8007310:	4b04      	ldr	r3, [pc, #16]	@ (8007324 <__sinit+0x2c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1f5      	bne.n	8007304 <__sinit+0xc>
 8007318:	f7ff ffc4 	bl	80072a4 <global_stdio_init.part.0>
 800731c:	e7f2      	b.n	8007304 <__sinit+0xc>
 800731e:	bf00      	nop
 8007320:	08007265 	.word	0x08007265
 8007324:	20000b84 	.word	0x20000b84

08007328 <_fwalk_sglue>:
 8007328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800732c:	4607      	mov	r7, r0
 800732e:	4688      	mov	r8, r1
 8007330:	4614      	mov	r4, r2
 8007332:	2600      	movs	r6, #0
 8007334:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007338:	f1b9 0901 	subs.w	r9, r9, #1
 800733c:	d505      	bpl.n	800734a <_fwalk_sglue+0x22>
 800733e:	6824      	ldr	r4, [r4, #0]
 8007340:	2c00      	cmp	r4, #0
 8007342:	d1f7      	bne.n	8007334 <_fwalk_sglue+0xc>
 8007344:	4630      	mov	r0, r6
 8007346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800734a:	89ab      	ldrh	r3, [r5, #12]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d907      	bls.n	8007360 <_fwalk_sglue+0x38>
 8007350:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007354:	3301      	adds	r3, #1
 8007356:	d003      	beq.n	8007360 <_fwalk_sglue+0x38>
 8007358:	4629      	mov	r1, r5
 800735a:	4638      	mov	r0, r7
 800735c:	47c0      	blx	r8
 800735e:	4306      	orrs	r6, r0
 8007360:	3568      	adds	r5, #104	@ 0x68
 8007362:	e7e9      	b.n	8007338 <_fwalk_sglue+0x10>

08007364 <__sread>:
 8007364:	b510      	push	{r4, lr}
 8007366:	460c      	mov	r4, r1
 8007368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800736c:	f000 f8b6 	bl	80074dc <_read_r>
 8007370:	2800      	cmp	r0, #0
 8007372:	bfab      	itete	ge
 8007374:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007376:	89a3      	ldrhlt	r3, [r4, #12]
 8007378:	181b      	addge	r3, r3, r0
 800737a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800737e:	bfac      	ite	ge
 8007380:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007382:	81a3      	strhlt	r3, [r4, #12]
 8007384:	bd10      	pop	{r4, pc}

08007386 <__swrite>:
 8007386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800738a:	461f      	mov	r7, r3
 800738c:	898b      	ldrh	r3, [r1, #12]
 800738e:	4605      	mov	r5, r0
 8007390:	05db      	lsls	r3, r3, #23
 8007392:	460c      	mov	r4, r1
 8007394:	4616      	mov	r6, r2
 8007396:	d505      	bpl.n	80073a4 <__swrite+0x1e>
 8007398:	2302      	movs	r3, #2
 800739a:	2200      	movs	r2, #0
 800739c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073a0:	f000 f88a 	bl	80074b8 <_lseek_r>
 80073a4:	89a3      	ldrh	r3, [r4, #12]
 80073a6:	4632      	mov	r2, r6
 80073a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073ac:	81a3      	strh	r3, [r4, #12]
 80073ae:	4628      	mov	r0, r5
 80073b0:	463b      	mov	r3, r7
 80073b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073ba:	f000 b8a1 	b.w	8007500 <_write_r>

080073be <__sseek>:
 80073be:	b510      	push	{r4, lr}
 80073c0:	460c      	mov	r4, r1
 80073c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c6:	f000 f877 	bl	80074b8 <_lseek_r>
 80073ca:	1c43      	adds	r3, r0, #1
 80073cc:	89a3      	ldrh	r3, [r4, #12]
 80073ce:	bf15      	itete	ne
 80073d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80073d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80073d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80073da:	81a3      	strheq	r3, [r4, #12]
 80073dc:	bf18      	it	ne
 80073de:	81a3      	strhne	r3, [r4, #12]
 80073e0:	bd10      	pop	{r4, pc}

080073e2 <__sclose>:
 80073e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073e6:	f000 b857 	b.w	8007498 <_close_r>

080073ea <_vsniprintf_r>:
 80073ea:	b530      	push	{r4, r5, lr}
 80073ec:	4614      	mov	r4, r2
 80073ee:	2c00      	cmp	r4, #0
 80073f0:	4605      	mov	r5, r0
 80073f2:	461a      	mov	r2, r3
 80073f4:	b09b      	sub	sp, #108	@ 0x6c
 80073f6:	da05      	bge.n	8007404 <_vsniprintf_r+0x1a>
 80073f8:	238b      	movs	r3, #139	@ 0x8b
 80073fa:	6003      	str	r3, [r0, #0]
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007400:	b01b      	add	sp, #108	@ 0x6c
 8007402:	bd30      	pop	{r4, r5, pc}
 8007404:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007408:	f8ad 300c 	strh.w	r3, [sp, #12]
 800740c:	bf0c      	ite	eq
 800740e:	4623      	moveq	r3, r4
 8007410:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007414:	9302      	str	r3, [sp, #8]
 8007416:	9305      	str	r3, [sp, #20]
 8007418:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800741c:	9100      	str	r1, [sp, #0]
 800741e:	9104      	str	r1, [sp, #16]
 8007420:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007424:	4669      	mov	r1, sp
 8007426:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007428:	f002 f882 	bl	8009530 <_svfiprintf_r>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	bfbc      	itt	lt
 8007430:	238b      	movlt	r3, #139	@ 0x8b
 8007432:	602b      	strlt	r3, [r5, #0]
 8007434:	2c00      	cmp	r4, #0
 8007436:	d0e3      	beq.n	8007400 <_vsniprintf_r+0x16>
 8007438:	2200      	movs	r2, #0
 800743a:	9b00      	ldr	r3, [sp, #0]
 800743c:	701a      	strb	r2, [r3, #0]
 800743e:	e7df      	b.n	8007400 <_vsniprintf_r+0x16>

08007440 <vsniprintf>:
 8007440:	b507      	push	{r0, r1, r2, lr}
 8007442:	9300      	str	r3, [sp, #0]
 8007444:	4613      	mov	r3, r2
 8007446:	460a      	mov	r2, r1
 8007448:	4601      	mov	r1, r0
 800744a:	4803      	ldr	r0, [pc, #12]	@ (8007458 <vsniprintf+0x18>)
 800744c:	6800      	ldr	r0, [r0, #0]
 800744e:	f7ff ffcc 	bl	80073ea <_vsniprintf_r>
 8007452:	b003      	add	sp, #12
 8007454:	f85d fb04 	ldr.w	pc, [sp], #4
 8007458:	20000198 	.word	0x20000198

0800745c <memset>:
 800745c:	4603      	mov	r3, r0
 800745e:	4402      	add	r2, r0
 8007460:	4293      	cmp	r3, r2
 8007462:	d100      	bne.n	8007466 <memset+0xa>
 8007464:	4770      	bx	lr
 8007466:	f803 1b01 	strb.w	r1, [r3], #1
 800746a:	e7f9      	b.n	8007460 <memset+0x4>

0800746c <strncmp>:
 800746c:	b510      	push	{r4, lr}
 800746e:	b16a      	cbz	r2, 800748c <strncmp+0x20>
 8007470:	3901      	subs	r1, #1
 8007472:	1884      	adds	r4, r0, r2
 8007474:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007478:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800747c:	429a      	cmp	r2, r3
 800747e:	d103      	bne.n	8007488 <strncmp+0x1c>
 8007480:	42a0      	cmp	r0, r4
 8007482:	d001      	beq.n	8007488 <strncmp+0x1c>
 8007484:	2a00      	cmp	r2, #0
 8007486:	d1f5      	bne.n	8007474 <strncmp+0x8>
 8007488:	1ad0      	subs	r0, r2, r3
 800748a:	bd10      	pop	{r4, pc}
 800748c:	4610      	mov	r0, r2
 800748e:	e7fc      	b.n	800748a <strncmp+0x1e>

08007490 <_localeconv_r>:
 8007490:	4800      	ldr	r0, [pc, #0]	@ (8007494 <_localeconv_r+0x4>)
 8007492:	4770      	bx	lr
 8007494:	2000011c 	.word	0x2000011c

08007498 <_close_r>:
 8007498:	b538      	push	{r3, r4, r5, lr}
 800749a:	2300      	movs	r3, #0
 800749c:	4d05      	ldr	r5, [pc, #20]	@ (80074b4 <_close_r+0x1c>)
 800749e:	4604      	mov	r4, r0
 80074a0:	4608      	mov	r0, r1
 80074a2:	602b      	str	r3, [r5, #0]
 80074a4:	f7fa f869 	bl	800157a <_close>
 80074a8:	1c43      	adds	r3, r0, #1
 80074aa:	d102      	bne.n	80074b2 <_close_r+0x1a>
 80074ac:	682b      	ldr	r3, [r5, #0]
 80074ae:	b103      	cbz	r3, 80074b2 <_close_r+0x1a>
 80074b0:	6023      	str	r3, [r4, #0]
 80074b2:	bd38      	pop	{r3, r4, r5, pc}
 80074b4:	20000b88 	.word	0x20000b88

080074b8 <_lseek_r>:
 80074b8:	b538      	push	{r3, r4, r5, lr}
 80074ba:	4604      	mov	r4, r0
 80074bc:	4608      	mov	r0, r1
 80074be:	4611      	mov	r1, r2
 80074c0:	2200      	movs	r2, #0
 80074c2:	4d05      	ldr	r5, [pc, #20]	@ (80074d8 <_lseek_r+0x20>)
 80074c4:	602a      	str	r2, [r5, #0]
 80074c6:	461a      	mov	r2, r3
 80074c8:	f7fa f87b 	bl	80015c2 <_lseek>
 80074cc:	1c43      	adds	r3, r0, #1
 80074ce:	d102      	bne.n	80074d6 <_lseek_r+0x1e>
 80074d0:	682b      	ldr	r3, [r5, #0]
 80074d2:	b103      	cbz	r3, 80074d6 <_lseek_r+0x1e>
 80074d4:	6023      	str	r3, [r4, #0]
 80074d6:	bd38      	pop	{r3, r4, r5, pc}
 80074d8:	20000b88 	.word	0x20000b88

080074dc <_read_r>:
 80074dc:	b538      	push	{r3, r4, r5, lr}
 80074de:	4604      	mov	r4, r0
 80074e0:	4608      	mov	r0, r1
 80074e2:	4611      	mov	r1, r2
 80074e4:	2200      	movs	r2, #0
 80074e6:	4d05      	ldr	r5, [pc, #20]	@ (80074fc <_read_r+0x20>)
 80074e8:	602a      	str	r2, [r5, #0]
 80074ea:	461a      	mov	r2, r3
 80074ec:	f7fa f80c 	bl	8001508 <_read>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d102      	bne.n	80074fa <_read_r+0x1e>
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	b103      	cbz	r3, 80074fa <_read_r+0x1e>
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	bd38      	pop	{r3, r4, r5, pc}
 80074fc:	20000b88 	.word	0x20000b88

08007500 <_write_r>:
 8007500:	b538      	push	{r3, r4, r5, lr}
 8007502:	4604      	mov	r4, r0
 8007504:	4608      	mov	r0, r1
 8007506:	4611      	mov	r1, r2
 8007508:	2200      	movs	r2, #0
 800750a:	4d05      	ldr	r5, [pc, #20]	@ (8007520 <_write_r+0x20>)
 800750c:	602a      	str	r2, [r5, #0]
 800750e:	461a      	mov	r2, r3
 8007510:	f7fa f817 	bl	8001542 <_write>
 8007514:	1c43      	adds	r3, r0, #1
 8007516:	d102      	bne.n	800751e <_write_r+0x1e>
 8007518:	682b      	ldr	r3, [r5, #0]
 800751a:	b103      	cbz	r3, 800751e <_write_r+0x1e>
 800751c:	6023      	str	r3, [r4, #0]
 800751e:	bd38      	pop	{r3, r4, r5, pc}
 8007520:	20000b88 	.word	0x20000b88

08007524 <__errno>:
 8007524:	4b01      	ldr	r3, [pc, #4]	@ (800752c <__errno+0x8>)
 8007526:	6818      	ldr	r0, [r3, #0]
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	20000198 	.word	0x20000198

08007530 <__libc_init_array>:
 8007530:	b570      	push	{r4, r5, r6, lr}
 8007532:	2600      	movs	r6, #0
 8007534:	4d0c      	ldr	r5, [pc, #48]	@ (8007568 <__libc_init_array+0x38>)
 8007536:	4c0d      	ldr	r4, [pc, #52]	@ (800756c <__libc_init_array+0x3c>)
 8007538:	1b64      	subs	r4, r4, r5
 800753a:	10a4      	asrs	r4, r4, #2
 800753c:	42a6      	cmp	r6, r4
 800753e:	d109      	bne.n	8007554 <__libc_init_array+0x24>
 8007540:	f002 fce0 	bl	8009f04 <_init>
 8007544:	2600      	movs	r6, #0
 8007546:	4d0a      	ldr	r5, [pc, #40]	@ (8007570 <__libc_init_array+0x40>)
 8007548:	4c0a      	ldr	r4, [pc, #40]	@ (8007574 <__libc_init_array+0x44>)
 800754a:	1b64      	subs	r4, r4, r5
 800754c:	10a4      	asrs	r4, r4, #2
 800754e:	42a6      	cmp	r6, r4
 8007550:	d105      	bne.n	800755e <__libc_init_array+0x2e>
 8007552:	bd70      	pop	{r4, r5, r6, pc}
 8007554:	f855 3b04 	ldr.w	r3, [r5], #4
 8007558:	4798      	blx	r3
 800755a:	3601      	adds	r6, #1
 800755c:	e7ee      	b.n	800753c <__libc_init_array+0xc>
 800755e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007562:	4798      	blx	r3
 8007564:	3601      	adds	r6, #1
 8007566:	e7f2      	b.n	800754e <__libc_init_array+0x1e>
 8007568:	0800a708 	.word	0x0800a708
 800756c:	0800a708 	.word	0x0800a708
 8007570:	0800a708 	.word	0x0800a708
 8007574:	0800a70c 	.word	0x0800a70c

08007578 <__retarget_lock_init_recursive>:
 8007578:	4770      	bx	lr

0800757a <__retarget_lock_acquire_recursive>:
 800757a:	4770      	bx	lr

0800757c <__retarget_lock_release_recursive>:
 800757c:	4770      	bx	lr

0800757e <strcpy>:
 800757e:	4603      	mov	r3, r0
 8007580:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007584:	f803 2b01 	strb.w	r2, [r3], #1
 8007588:	2a00      	cmp	r2, #0
 800758a:	d1f9      	bne.n	8007580 <strcpy+0x2>
 800758c:	4770      	bx	lr

0800758e <memchr>:
 800758e:	4603      	mov	r3, r0
 8007590:	b510      	push	{r4, lr}
 8007592:	b2c9      	uxtb	r1, r1
 8007594:	4402      	add	r2, r0
 8007596:	4293      	cmp	r3, r2
 8007598:	4618      	mov	r0, r3
 800759a:	d101      	bne.n	80075a0 <memchr+0x12>
 800759c:	2000      	movs	r0, #0
 800759e:	e003      	b.n	80075a8 <memchr+0x1a>
 80075a0:	7804      	ldrb	r4, [r0, #0]
 80075a2:	3301      	adds	r3, #1
 80075a4:	428c      	cmp	r4, r1
 80075a6:	d1f6      	bne.n	8007596 <memchr+0x8>
 80075a8:	bd10      	pop	{r4, pc}

080075aa <memcpy>:
 80075aa:	440a      	add	r2, r1
 80075ac:	4291      	cmp	r1, r2
 80075ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80075b2:	d100      	bne.n	80075b6 <memcpy+0xc>
 80075b4:	4770      	bx	lr
 80075b6:	b510      	push	{r4, lr}
 80075b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075bc:	4291      	cmp	r1, r2
 80075be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075c2:	d1f9      	bne.n	80075b8 <memcpy+0xe>
 80075c4:	bd10      	pop	{r4, pc}
	...

080075c8 <nan>:
 80075c8:	2000      	movs	r0, #0
 80075ca:	4901      	ldr	r1, [pc, #4]	@ (80075d0 <nan+0x8>)
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop
 80075d0:	7ff80000 	.word	0x7ff80000

080075d4 <nanf>:
 80075d4:	4800      	ldr	r0, [pc, #0]	@ (80075d8 <nanf+0x4>)
 80075d6:	4770      	bx	lr
 80075d8:	7fc00000 	.word	0x7fc00000

080075dc <quorem>:
 80075dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e0:	6903      	ldr	r3, [r0, #16]
 80075e2:	690c      	ldr	r4, [r1, #16]
 80075e4:	4607      	mov	r7, r0
 80075e6:	42a3      	cmp	r3, r4
 80075e8:	db7e      	blt.n	80076e8 <quorem+0x10c>
 80075ea:	3c01      	subs	r4, #1
 80075ec:	00a3      	lsls	r3, r4, #2
 80075ee:	f100 0514 	add.w	r5, r0, #20
 80075f2:	f101 0814 	add.w	r8, r1, #20
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075fc:	9301      	str	r3, [sp, #4]
 80075fe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007602:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007606:	3301      	adds	r3, #1
 8007608:	429a      	cmp	r2, r3
 800760a:	fbb2 f6f3 	udiv	r6, r2, r3
 800760e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007612:	d32e      	bcc.n	8007672 <quorem+0x96>
 8007614:	f04f 0a00 	mov.w	sl, #0
 8007618:	46c4      	mov	ip, r8
 800761a:	46ae      	mov	lr, r5
 800761c:	46d3      	mov	fp, sl
 800761e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007622:	b298      	uxth	r0, r3
 8007624:	fb06 a000 	mla	r0, r6, r0, sl
 8007628:	0c1b      	lsrs	r3, r3, #16
 800762a:	0c02      	lsrs	r2, r0, #16
 800762c:	fb06 2303 	mla	r3, r6, r3, r2
 8007630:	f8de 2000 	ldr.w	r2, [lr]
 8007634:	b280      	uxth	r0, r0
 8007636:	b292      	uxth	r2, r2
 8007638:	1a12      	subs	r2, r2, r0
 800763a:	445a      	add	r2, fp
 800763c:	f8de 0000 	ldr.w	r0, [lr]
 8007640:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007644:	b29b      	uxth	r3, r3
 8007646:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800764a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800764e:	b292      	uxth	r2, r2
 8007650:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007654:	45e1      	cmp	r9, ip
 8007656:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800765a:	f84e 2b04 	str.w	r2, [lr], #4
 800765e:	d2de      	bcs.n	800761e <quorem+0x42>
 8007660:	9b00      	ldr	r3, [sp, #0]
 8007662:	58eb      	ldr	r3, [r5, r3]
 8007664:	b92b      	cbnz	r3, 8007672 <quorem+0x96>
 8007666:	9b01      	ldr	r3, [sp, #4]
 8007668:	3b04      	subs	r3, #4
 800766a:	429d      	cmp	r5, r3
 800766c:	461a      	mov	r2, r3
 800766e:	d32f      	bcc.n	80076d0 <quorem+0xf4>
 8007670:	613c      	str	r4, [r7, #16]
 8007672:	4638      	mov	r0, r7
 8007674:	f001 fd10 	bl	8009098 <__mcmp>
 8007678:	2800      	cmp	r0, #0
 800767a:	db25      	blt.n	80076c8 <quorem+0xec>
 800767c:	4629      	mov	r1, r5
 800767e:	2000      	movs	r0, #0
 8007680:	f858 2b04 	ldr.w	r2, [r8], #4
 8007684:	f8d1 c000 	ldr.w	ip, [r1]
 8007688:	fa1f fe82 	uxth.w	lr, r2
 800768c:	fa1f f38c 	uxth.w	r3, ip
 8007690:	eba3 030e 	sub.w	r3, r3, lr
 8007694:	4403      	add	r3, r0
 8007696:	0c12      	lsrs	r2, r2, #16
 8007698:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800769c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076a6:	45c1      	cmp	r9, r8
 80076a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80076ac:	f841 3b04 	str.w	r3, [r1], #4
 80076b0:	d2e6      	bcs.n	8007680 <quorem+0xa4>
 80076b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076ba:	b922      	cbnz	r2, 80076c6 <quorem+0xea>
 80076bc:	3b04      	subs	r3, #4
 80076be:	429d      	cmp	r5, r3
 80076c0:	461a      	mov	r2, r3
 80076c2:	d30b      	bcc.n	80076dc <quorem+0x100>
 80076c4:	613c      	str	r4, [r7, #16]
 80076c6:	3601      	adds	r6, #1
 80076c8:	4630      	mov	r0, r6
 80076ca:	b003      	add	sp, #12
 80076cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d0:	6812      	ldr	r2, [r2, #0]
 80076d2:	3b04      	subs	r3, #4
 80076d4:	2a00      	cmp	r2, #0
 80076d6:	d1cb      	bne.n	8007670 <quorem+0x94>
 80076d8:	3c01      	subs	r4, #1
 80076da:	e7c6      	b.n	800766a <quorem+0x8e>
 80076dc:	6812      	ldr	r2, [r2, #0]
 80076de:	3b04      	subs	r3, #4
 80076e0:	2a00      	cmp	r2, #0
 80076e2:	d1ef      	bne.n	80076c4 <quorem+0xe8>
 80076e4:	3c01      	subs	r4, #1
 80076e6:	e7ea      	b.n	80076be <quorem+0xe2>
 80076e8:	2000      	movs	r0, #0
 80076ea:	e7ee      	b.n	80076ca <quorem+0xee>
 80076ec:	0000      	movs	r0, r0
	...

080076f0 <_dtoa_r>:
 80076f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f4:	4614      	mov	r4, r2
 80076f6:	461d      	mov	r5, r3
 80076f8:	69c7      	ldr	r7, [r0, #28]
 80076fa:	b097      	sub	sp, #92	@ 0x5c
 80076fc:	4683      	mov	fp, r0
 80076fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007702:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007704:	b97f      	cbnz	r7, 8007726 <_dtoa_r+0x36>
 8007706:	2010      	movs	r0, #16
 8007708:	f001 f93c 	bl	8008984 <malloc>
 800770c:	4602      	mov	r2, r0
 800770e:	f8cb 001c 	str.w	r0, [fp, #28]
 8007712:	b920      	cbnz	r0, 800771e <_dtoa_r+0x2e>
 8007714:	21ef      	movs	r1, #239	@ 0xef
 8007716:	4ba8      	ldr	r3, [pc, #672]	@ (80079b8 <_dtoa_r+0x2c8>)
 8007718:	48a8      	ldr	r0, [pc, #672]	@ (80079bc <_dtoa_r+0x2cc>)
 800771a:	f002 f8d7 	bl	80098cc <__assert_func>
 800771e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007722:	6007      	str	r7, [r0, #0]
 8007724:	60c7      	str	r7, [r0, #12]
 8007726:	f8db 301c 	ldr.w	r3, [fp, #28]
 800772a:	6819      	ldr	r1, [r3, #0]
 800772c:	b159      	cbz	r1, 8007746 <_dtoa_r+0x56>
 800772e:	685a      	ldr	r2, [r3, #4]
 8007730:	2301      	movs	r3, #1
 8007732:	4093      	lsls	r3, r2
 8007734:	604a      	str	r2, [r1, #4]
 8007736:	608b      	str	r3, [r1, #8]
 8007738:	4658      	mov	r0, fp
 800773a:	f001 fa2b 	bl	8008b94 <_Bfree>
 800773e:	2200      	movs	r2, #0
 8007740:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	1e2b      	subs	r3, r5, #0
 8007748:	bfaf      	iteee	ge
 800774a:	2300      	movge	r3, #0
 800774c:	2201      	movlt	r2, #1
 800774e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007752:	9303      	strlt	r3, [sp, #12]
 8007754:	bfa8      	it	ge
 8007756:	6033      	strge	r3, [r6, #0]
 8007758:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800775c:	4b98      	ldr	r3, [pc, #608]	@ (80079c0 <_dtoa_r+0x2d0>)
 800775e:	bfb8      	it	lt
 8007760:	6032      	strlt	r2, [r6, #0]
 8007762:	ea33 0308 	bics.w	r3, r3, r8
 8007766:	d112      	bne.n	800778e <_dtoa_r+0x9e>
 8007768:	f242 730f 	movw	r3, #9999	@ 0x270f
 800776c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800776e:	6013      	str	r3, [r2, #0]
 8007770:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007774:	4323      	orrs	r3, r4
 8007776:	f000 8550 	beq.w	800821a <_dtoa_r+0xb2a>
 800777a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800777c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80079c4 <_dtoa_r+0x2d4>
 8007780:	2b00      	cmp	r3, #0
 8007782:	f000 8552 	beq.w	800822a <_dtoa_r+0xb3a>
 8007786:	f10a 0303 	add.w	r3, sl, #3
 800778a:	f000 bd4c 	b.w	8008226 <_dtoa_r+0xb36>
 800778e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007792:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007796:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800779a:	2200      	movs	r2, #0
 800779c:	2300      	movs	r3, #0
 800779e:	f7f9 f90d 	bl	80009bc <__aeabi_dcmpeq>
 80077a2:	4607      	mov	r7, r0
 80077a4:	b158      	cbz	r0, 80077be <_dtoa_r+0xce>
 80077a6:	2301      	movs	r3, #1
 80077a8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80077aa:	6013      	str	r3, [r2, #0]
 80077ac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80077ae:	b113      	cbz	r3, 80077b6 <_dtoa_r+0xc6>
 80077b0:	4b85      	ldr	r3, [pc, #532]	@ (80079c8 <_dtoa_r+0x2d8>)
 80077b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80079cc <_dtoa_r+0x2dc>
 80077ba:	f000 bd36 	b.w	800822a <_dtoa_r+0xb3a>
 80077be:	ab14      	add	r3, sp, #80	@ 0x50
 80077c0:	9301      	str	r3, [sp, #4]
 80077c2:	ab15      	add	r3, sp, #84	@ 0x54
 80077c4:	9300      	str	r3, [sp, #0]
 80077c6:	4658      	mov	r0, fp
 80077c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80077cc:	f001 fd7c 	bl	80092c8 <__d2b>
 80077d0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80077d4:	4681      	mov	r9, r0
 80077d6:	2e00      	cmp	r6, #0
 80077d8:	d077      	beq.n	80078ca <_dtoa_r+0x1da>
 80077da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077e0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80077e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077e8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80077ec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80077f0:	9712      	str	r7, [sp, #72]	@ 0x48
 80077f2:	4619      	mov	r1, r3
 80077f4:	2200      	movs	r2, #0
 80077f6:	4b76      	ldr	r3, [pc, #472]	@ (80079d0 <_dtoa_r+0x2e0>)
 80077f8:	f7f8 fcc0 	bl	800017c <__aeabi_dsub>
 80077fc:	a368      	add	r3, pc, #416	@ (adr r3, 80079a0 <_dtoa_r+0x2b0>)
 80077fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007802:	f7f8 fe73 	bl	80004ec <__aeabi_dmul>
 8007806:	a368      	add	r3, pc, #416	@ (adr r3, 80079a8 <_dtoa_r+0x2b8>)
 8007808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800780c:	f7f8 fcb8 	bl	8000180 <__adddf3>
 8007810:	4604      	mov	r4, r0
 8007812:	4630      	mov	r0, r6
 8007814:	460d      	mov	r5, r1
 8007816:	f7f8 fdff 	bl	8000418 <__aeabi_i2d>
 800781a:	a365      	add	r3, pc, #404	@ (adr r3, 80079b0 <_dtoa_r+0x2c0>)
 800781c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007820:	f7f8 fe64 	bl	80004ec <__aeabi_dmul>
 8007824:	4602      	mov	r2, r0
 8007826:	460b      	mov	r3, r1
 8007828:	4620      	mov	r0, r4
 800782a:	4629      	mov	r1, r5
 800782c:	f7f8 fca8 	bl	8000180 <__adddf3>
 8007830:	4604      	mov	r4, r0
 8007832:	460d      	mov	r5, r1
 8007834:	f7f9 f90a 	bl	8000a4c <__aeabi_d2iz>
 8007838:	2200      	movs	r2, #0
 800783a:	4607      	mov	r7, r0
 800783c:	2300      	movs	r3, #0
 800783e:	4620      	mov	r0, r4
 8007840:	4629      	mov	r1, r5
 8007842:	f7f9 f8c5 	bl	80009d0 <__aeabi_dcmplt>
 8007846:	b140      	cbz	r0, 800785a <_dtoa_r+0x16a>
 8007848:	4638      	mov	r0, r7
 800784a:	f7f8 fde5 	bl	8000418 <__aeabi_i2d>
 800784e:	4622      	mov	r2, r4
 8007850:	462b      	mov	r3, r5
 8007852:	f7f9 f8b3 	bl	80009bc <__aeabi_dcmpeq>
 8007856:	b900      	cbnz	r0, 800785a <_dtoa_r+0x16a>
 8007858:	3f01      	subs	r7, #1
 800785a:	2f16      	cmp	r7, #22
 800785c:	d853      	bhi.n	8007906 <_dtoa_r+0x216>
 800785e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007862:	4b5c      	ldr	r3, [pc, #368]	@ (80079d4 <_dtoa_r+0x2e4>)
 8007864:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800786c:	f7f9 f8b0 	bl	80009d0 <__aeabi_dcmplt>
 8007870:	2800      	cmp	r0, #0
 8007872:	d04a      	beq.n	800790a <_dtoa_r+0x21a>
 8007874:	2300      	movs	r3, #0
 8007876:	3f01      	subs	r7, #1
 8007878:	930f      	str	r3, [sp, #60]	@ 0x3c
 800787a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800787c:	1b9b      	subs	r3, r3, r6
 800787e:	1e5a      	subs	r2, r3, #1
 8007880:	bf46      	itte	mi
 8007882:	f1c3 0801 	rsbmi	r8, r3, #1
 8007886:	2300      	movmi	r3, #0
 8007888:	f04f 0800 	movpl.w	r8, #0
 800788c:	9209      	str	r2, [sp, #36]	@ 0x24
 800788e:	bf48      	it	mi
 8007890:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007892:	2f00      	cmp	r7, #0
 8007894:	db3b      	blt.n	800790e <_dtoa_r+0x21e>
 8007896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007898:	970e      	str	r7, [sp, #56]	@ 0x38
 800789a:	443b      	add	r3, r7
 800789c:	9309      	str	r3, [sp, #36]	@ 0x24
 800789e:	2300      	movs	r3, #0
 80078a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80078a2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80078a4:	2b09      	cmp	r3, #9
 80078a6:	d866      	bhi.n	8007976 <_dtoa_r+0x286>
 80078a8:	2b05      	cmp	r3, #5
 80078aa:	bfc4      	itt	gt
 80078ac:	3b04      	subgt	r3, #4
 80078ae:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80078b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80078b2:	bfc8      	it	gt
 80078b4:	2400      	movgt	r4, #0
 80078b6:	f1a3 0302 	sub.w	r3, r3, #2
 80078ba:	bfd8      	it	le
 80078bc:	2401      	movle	r4, #1
 80078be:	2b03      	cmp	r3, #3
 80078c0:	d864      	bhi.n	800798c <_dtoa_r+0x29c>
 80078c2:	e8df f003 	tbb	[pc, r3]
 80078c6:	382b      	.short	0x382b
 80078c8:	5636      	.short	0x5636
 80078ca:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80078ce:	441e      	add	r6, r3
 80078d0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80078d4:	2b20      	cmp	r3, #32
 80078d6:	bfc1      	itttt	gt
 80078d8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80078dc:	fa08 f803 	lslgt.w	r8, r8, r3
 80078e0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80078e4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80078e8:	bfd6      	itet	le
 80078ea:	f1c3 0320 	rsble	r3, r3, #32
 80078ee:	ea48 0003 	orrgt.w	r0, r8, r3
 80078f2:	fa04 f003 	lslle.w	r0, r4, r3
 80078f6:	f7f8 fd7f 	bl	80003f8 <__aeabi_ui2d>
 80078fa:	2201      	movs	r2, #1
 80078fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007900:	3e01      	subs	r6, #1
 8007902:	9212      	str	r2, [sp, #72]	@ 0x48
 8007904:	e775      	b.n	80077f2 <_dtoa_r+0x102>
 8007906:	2301      	movs	r3, #1
 8007908:	e7b6      	b.n	8007878 <_dtoa_r+0x188>
 800790a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800790c:	e7b5      	b.n	800787a <_dtoa_r+0x18a>
 800790e:	427b      	negs	r3, r7
 8007910:	930a      	str	r3, [sp, #40]	@ 0x28
 8007912:	2300      	movs	r3, #0
 8007914:	eba8 0807 	sub.w	r8, r8, r7
 8007918:	930e      	str	r3, [sp, #56]	@ 0x38
 800791a:	e7c2      	b.n	80078a2 <_dtoa_r+0x1b2>
 800791c:	2300      	movs	r3, #0
 800791e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007920:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007922:	2b00      	cmp	r3, #0
 8007924:	dc35      	bgt.n	8007992 <_dtoa_r+0x2a2>
 8007926:	2301      	movs	r3, #1
 8007928:	461a      	mov	r2, r3
 800792a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800792e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007930:	e00b      	b.n	800794a <_dtoa_r+0x25a>
 8007932:	2301      	movs	r3, #1
 8007934:	e7f3      	b.n	800791e <_dtoa_r+0x22e>
 8007936:	2300      	movs	r3, #0
 8007938:	930b      	str	r3, [sp, #44]	@ 0x2c
 800793a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800793c:	18fb      	adds	r3, r7, r3
 800793e:	9308      	str	r3, [sp, #32]
 8007940:	3301      	adds	r3, #1
 8007942:	2b01      	cmp	r3, #1
 8007944:	9307      	str	r3, [sp, #28]
 8007946:	bfb8      	it	lt
 8007948:	2301      	movlt	r3, #1
 800794a:	2100      	movs	r1, #0
 800794c:	2204      	movs	r2, #4
 800794e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007952:	f102 0514 	add.w	r5, r2, #20
 8007956:	429d      	cmp	r5, r3
 8007958:	d91f      	bls.n	800799a <_dtoa_r+0x2aa>
 800795a:	6041      	str	r1, [r0, #4]
 800795c:	4658      	mov	r0, fp
 800795e:	f001 f8d9 	bl	8008b14 <_Balloc>
 8007962:	4682      	mov	sl, r0
 8007964:	2800      	cmp	r0, #0
 8007966:	d139      	bne.n	80079dc <_dtoa_r+0x2ec>
 8007968:	4602      	mov	r2, r0
 800796a:	f240 11af 	movw	r1, #431	@ 0x1af
 800796e:	4b1a      	ldr	r3, [pc, #104]	@ (80079d8 <_dtoa_r+0x2e8>)
 8007970:	e6d2      	b.n	8007718 <_dtoa_r+0x28>
 8007972:	2301      	movs	r3, #1
 8007974:	e7e0      	b.n	8007938 <_dtoa_r+0x248>
 8007976:	2401      	movs	r4, #1
 8007978:	2300      	movs	r3, #0
 800797a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800797c:	9320      	str	r3, [sp, #128]	@ 0x80
 800797e:	f04f 33ff 	mov.w	r3, #4294967295
 8007982:	2200      	movs	r2, #0
 8007984:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007988:	2312      	movs	r3, #18
 800798a:	e7d0      	b.n	800792e <_dtoa_r+0x23e>
 800798c:	2301      	movs	r3, #1
 800798e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007990:	e7f5      	b.n	800797e <_dtoa_r+0x28e>
 8007992:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007994:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007998:	e7d7      	b.n	800794a <_dtoa_r+0x25a>
 800799a:	3101      	adds	r1, #1
 800799c:	0052      	lsls	r2, r2, #1
 800799e:	e7d8      	b.n	8007952 <_dtoa_r+0x262>
 80079a0:	636f4361 	.word	0x636f4361
 80079a4:	3fd287a7 	.word	0x3fd287a7
 80079a8:	8b60c8b3 	.word	0x8b60c8b3
 80079ac:	3fc68a28 	.word	0x3fc68a28
 80079b0:	509f79fb 	.word	0x509f79fb
 80079b4:	3fd34413 	.word	0x3fd34413
 80079b8:	0800a47a 	.word	0x0800a47a
 80079bc:	0800a491 	.word	0x0800a491
 80079c0:	7ff00000 	.word	0x7ff00000
 80079c4:	0800a476 	.word	0x0800a476
 80079c8:	0800a442 	.word	0x0800a442
 80079cc:	0800a441 	.word	0x0800a441
 80079d0:	3ff80000 	.word	0x3ff80000
 80079d4:	0800a5e8 	.word	0x0800a5e8
 80079d8:	0800a4e9 	.word	0x0800a4e9
 80079dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80079e0:	6018      	str	r0, [r3, #0]
 80079e2:	9b07      	ldr	r3, [sp, #28]
 80079e4:	2b0e      	cmp	r3, #14
 80079e6:	f200 80a4 	bhi.w	8007b32 <_dtoa_r+0x442>
 80079ea:	2c00      	cmp	r4, #0
 80079ec:	f000 80a1 	beq.w	8007b32 <_dtoa_r+0x442>
 80079f0:	2f00      	cmp	r7, #0
 80079f2:	dd33      	ble.n	8007a5c <_dtoa_r+0x36c>
 80079f4:	4b86      	ldr	r3, [pc, #536]	@ (8007c10 <_dtoa_r+0x520>)
 80079f6:	f007 020f 	and.w	r2, r7, #15
 80079fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079fe:	05f8      	lsls	r0, r7, #23
 8007a00:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007a04:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007a0c:	d516      	bpl.n	8007a3c <_dtoa_r+0x34c>
 8007a0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a12:	4b80      	ldr	r3, [pc, #512]	@ (8007c14 <_dtoa_r+0x524>)
 8007a14:	2603      	movs	r6, #3
 8007a16:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a1a:	f7f8 fe91 	bl	8000740 <__aeabi_ddiv>
 8007a1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a22:	f004 040f 	and.w	r4, r4, #15
 8007a26:	4d7b      	ldr	r5, [pc, #492]	@ (8007c14 <_dtoa_r+0x524>)
 8007a28:	b954      	cbnz	r4, 8007a40 <_dtoa_r+0x350>
 8007a2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a32:	f7f8 fe85 	bl	8000740 <__aeabi_ddiv>
 8007a36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a3a:	e028      	b.n	8007a8e <_dtoa_r+0x39e>
 8007a3c:	2602      	movs	r6, #2
 8007a3e:	e7f2      	b.n	8007a26 <_dtoa_r+0x336>
 8007a40:	07e1      	lsls	r1, r4, #31
 8007a42:	d508      	bpl.n	8007a56 <_dtoa_r+0x366>
 8007a44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a4c:	f7f8 fd4e 	bl	80004ec <__aeabi_dmul>
 8007a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a54:	3601      	adds	r6, #1
 8007a56:	1064      	asrs	r4, r4, #1
 8007a58:	3508      	adds	r5, #8
 8007a5a:	e7e5      	b.n	8007a28 <_dtoa_r+0x338>
 8007a5c:	f000 80d2 	beq.w	8007c04 <_dtoa_r+0x514>
 8007a60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a64:	427c      	negs	r4, r7
 8007a66:	4b6a      	ldr	r3, [pc, #424]	@ (8007c10 <_dtoa_r+0x520>)
 8007a68:	f004 020f 	and.w	r2, r4, #15
 8007a6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a74:	f7f8 fd3a 	bl	80004ec <__aeabi_dmul>
 8007a78:	2602      	movs	r6, #2
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a80:	4d64      	ldr	r5, [pc, #400]	@ (8007c14 <_dtoa_r+0x524>)
 8007a82:	1124      	asrs	r4, r4, #4
 8007a84:	2c00      	cmp	r4, #0
 8007a86:	f040 80b2 	bne.w	8007bee <_dtoa_r+0x4fe>
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d1d3      	bne.n	8007a36 <_dtoa_r+0x346>
 8007a8e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f000 80b7 	beq.w	8007c08 <_dtoa_r+0x518>
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	4b5d      	ldr	r3, [pc, #372]	@ (8007c18 <_dtoa_r+0x528>)
 8007aa2:	f7f8 ff95 	bl	80009d0 <__aeabi_dcmplt>
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	f000 80ae 	beq.w	8007c08 <_dtoa_r+0x518>
 8007aac:	9b07      	ldr	r3, [sp, #28]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	f000 80aa 	beq.w	8007c08 <_dtoa_r+0x518>
 8007ab4:	9b08      	ldr	r3, [sp, #32]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	dd37      	ble.n	8007b2a <_dtoa_r+0x43a>
 8007aba:	1e7b      	subs	r3, r7, #1
 8007abc:	4620      	mov	r0, r4
 8007abe:	9304      	str	r3, [sp, #16]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	4629      	mov	r1, r5
 8007ac4:	4b55      	ldr	r3, [pc, #340]	@ (8007c1c <_dtoa_r+0x52c>)
 8007ac6:	f7f8 fd11 	bl	80004ec <__aeabi_dmul>
 8007aca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ace:	9c08      	ldr	r4, [sp, #32]
 8007ad0:	3601      	adds	r6, #1
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	f7f8 fca0 	bl	8000418 <__aeabi_i2d>
 8007ad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007adc:	f7f8 fd06 	bl	80004ec <__aeabi_dmul>
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4b4f      	ldr	r3, [pc, #316]	@ (8007c20 <_dtoa_r+0x530>)
 8007ae4:	f7f8 fb4c 	bl	8000180 <__adddf3>
 8007ae8:	4605      	mov	r5, r0
 8007aea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007aee:	2c00      	cmp	r4, #0
 8007af0:	f040 809a 	bne.w	8007c28 <_dtoa_r+0x538>
 8007af4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007af8:	2200      	movs	r2, #0
 8007afa:	4b4a      	ldr	r3, [pc, #296]	@ (8007c24 <_dtoa_r+0x534>)
 8007afc:	f7f8 fb3e 	bl	800017c <__aeabi_dsub>
 8007b00:	4602      	mov	r2, r0
 8007b02:	460b      	mov	r3, r1
 8007b04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b08:	462a      	mov	r2, r5
 8007b0a:	4633      	mov	r3, r6
 8007b0c:	f7f8 ff7e 	bl	8000a0c <__aeabi_dcmpgt>
 8007b10:	2800      	cmp	r0, #0
 8007b12:	f040 828e 	bne.w	8008032 <_dtoa_r+0x942>
 8007b16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b1a:	462a      	mov	r2, r5
 8007b1c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007b20:	f7f8 ff56 	bl	80009d0 <__aeabi_dcmplt>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	f040 8127 	bne.w	8007d78 <_dtoa_r+0x688>
 8007b2a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007b2e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007b32:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f2c0 8163 	blt.w	8007e00 <_dtoa_r+0x710>
 8007b3a:	2f0e      	cmp	r7, #14
 8007b3c:	f300 8160 	bgt.w	8007e00 <_dtoa_r+0x710>
 8007b40:	4b33      	ldr	r3, [pc, #204]	@ (8007c10 <_dtoa_r+0x520>)
 8007b42:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b46:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b4a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	da03      	bge.n	8007b5c <_dtoa_r+0x46c>
 8007b54:	9b07      	ldr	r3, [sp, #28]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f340 8100 	ble.w	8007d5c <_dtoa_r+0x66c>
 8007b5c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b60:	4656      	mov	r6, sl
 8007b62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b66:	4620      	mov	r0, r4
 8007b68:	4629      	mov	r1, r5
 8007b6a:	f7f8 fde9 	bl	8000740 <__aeabi_ddiv>
 8007b6e:	f7f8 ff6d 	bl	8000a4c <__aeabi_d2iz>
 8007b72:	4680      	mov	r8, r0
 8007b74:	f7f8 fc50 	bl	8000418 <__aeabi_i2d>
 8007b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b7c:	f7f8 fcb6 	bl	80004ec <__aeabi_dmul>
 8007b80:	4602      	mov	r2, r0
 8007b82:	460b      	mov	r3, r1
 8007b84:	4620      	mov	r0, r4
 8007b86:	4629      	mov	r1, r5
 8007b88:	f7f8 faf8 	bl	800017c <__aeabi_dsub>
 8007b8c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b90:	9d07      	ldr	r5, [sp, #28]
 8007b92:	f806 4b01 	strb.w	r4, [r6], #1
 8007b96:	eba6 040a 	sub.w	r4, r6, sl
 8007b9a:	42a5      	cmp	r5, r4
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	460b      	mov	r3, r1
 8007ba0:	f040 8116 	bne.w	8007dd0 <_dtoa_r+0x6e0>
 8007ba4:	f7f8 faec 	bl	8000180 <__adddf3>
 8007ba8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bac:	4604      	mov	r4, r0
 8007bae:	460d      	mov	r5, r1
 8007bb0:	f7f8 ff2c 	bl	8000a0c <__aeabi_dcmpgt>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	f040 80f8 	bne.w	8007daa <_dtoa_r+0x6ba>
 8007bba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	f7f8 fefb 	bl	80009bc <__aeabi_dcmpeq>
 8007bc6:	b118      	cbz	r0, 8007bd0 <_dtoa_r+0x4e0>
 8007bc8:	f018 0f01 	tst.w	r8, #1
 8007bcc:	f040 80ed 	bne.w	8007daa <_dtoa_r+0x6ba>
 8007bd0:	4649      	mov	r1, r9
 8007bd2:	4658      	mov	r0, fp
 8007bd4:	f000 ffde 	bl	8008b94 <_Bfree>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	7033      	strb	r3, [r6, #0]
 8007bdc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007bde:	3701      	adds	r7, #1
 8007be0:	601f      	str	r7, [r3, #0]
 8007be2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 8320 	beq.w	800822a <_dtoa_r+0xb3a>
 8007bea:	601e      	str	r6, [r3, #0]
 8007bec:	e31d      	b.n	800822a <_dtoa_r+0xb3a>
 8007bee:	07e2      	lsls	r2, r4, #31
 8007bf0:	d505      	bpl.n	8007bfe <_dtoa_r+0x50e>
 8007bf2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bf6:	f7f8 fc79 	bl	80004ec <__aeabi_dmul>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	3601      	adds	r6, #1
 8007bfe:	1064      	asrs	r4, r4, #1
 8007c00:	3508      	adds	r5, #8
 8007c02:	e73f      	b.n	8007a84 <_dtoa_r+0x394>
 8007c04:	2602      	movs	r6, #2
 8007c06:	e742      	b.n	8007a8e <_dtoa_r+0x39e>
 8007c08:	9c07      	ldr	r4, [sp, #28]
 8007c0a:	9704      	str	r7, [sp, #16]
 8007c0c:	e761      	b.n	8007ad2 <_dtoa_r+0x3e2>
 8007c0e:	bf00      	nop
 8007c10:	0800a5e8 	.word	0x0800a5e8
 8007c14:	0800a5c0 	.word	0x0800a5c0
 8007c18:	3ff00000 	.word	0x3ff00000
 8007c1c:	40240000 	.word	0x40240000
 8007c20:	401c0000 	.word	0x401c0000
 8007c24:	40140000 	.word	0x40140000
 8007c28:	4b70      	ldr	r3, [pc, #448]	@ (8007dec <_dtoa_r+0x6fc>)
 8007c2a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c34:	4454      	add	r4, sl
 8007c36:	2900      	cmp	r1, #0
 8007c38:	d045      	beq.n	8007cc6 <_dtoa_r+0x5d6>
 8007c3a:	2000      	movs	r0, #0
 8007c3c:	496c      	ldr	r1, [pc, #432]	@ (8007df0 <_dtoa_r+0x700>)
 8007c3e:	f7f8 fd7f 	bl	8000740 <__aeabi_ddiv>
 8007c42:	4633      	mov	r3, r6
 8007c44:	462a      	mov	r2, r5
 8007c46:	f7f8 fa99 	bl	800017c <__aeabi_dsub>
 8007c4a:	4656      	mov	r6, sl
 8007c4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c54:	f7f8 fefa 	bl	8000a4c <__aeabi_d2iz>
 8007c58:	4605      	mov	r5, r0
 8007c5a:	f7f8 fbdd 	bl	8000418 <__aeabi_i2d>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	460b      	mov	r3, r1
 8007c62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c66:	f7f8 fa89 	bl	800017c <__aeabi_dsub>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	3530      	adds	r5, #48	@ 0x30
 8007c70:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c74:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c78:	f806 5b01 	strb.w	r5, [r6], #1
 8007c7c:	f7f8 fea8 	bl	80009d0 <__aeabi_dcmplt>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d163      	bne.n	8007d4c <_dtoa_r+0x65c>
 8007c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c88:	2000      	movs	r0, #0
 8007c8a:	495a      	ldr	r1, [pc, #360]	@ (8007df4 <_dtoa_r+0x704>)
 8007c8c:	f7f8 fa76 	bl	800017c <__aeabi_dsub>
 8007c90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c94:	f7f8 fe9c 	bl	80009d0 <__aeabi_dcmplt>
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	f040 8087 	bne.w	8007dac <_dtoa_r+0x6bc>
 8007c9e:	42a6      	cmp	r6, r4
 8007ca0:	f43f af43 	beq.w	8007b2a <_dtoa_r+0x43a>
 8007ca4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ca8:	2200      	movs	r2, #0
 8007caa:	4b53      	ldr	r3, [pc, #332]	@ (8007df8 <_dtoa_r+0x708>)
 8007cac:	f7f8 fc1e 	bl	80004ec <__aeabi_dmul>
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007cb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cba:	4b4f      	ldr	r3, [pc, #316]	@ (8007df8 <_dtoa_r+0x708>)
 8007cbc:	f7f8 fc16 	bl	80004ec <__aeabi_dmul>
 8007cc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cc4:	e7c4      	b.n	8007c50 <_dtoa_r+0x560>
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f7f8 fc0f 	bl	80004ec <__aeabi_dmul>
 8007cce:	4656      	mov	r6, sl
 8007cd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007cd4:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007cd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cda:	f7f8 feb7 	bl	8000a4c <__aeabi_d2iz>
 8007cde:	4605      	mov	r5, r0
 8007ce0:	f7f8 fb9a 	bl	8000418 <__aeabi_i2d>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	460b      	mov	r3, r1
 8007ce8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cec:	f7f8 fa46 	bl	800017c <__aeabi_dsub>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	3530      	adds	r5, #48	@ 0x30
 8007cf6:	f806 5b01 	strb.w	r5, [r6], #1
 8007cfa:	42a6      	cmp	r6, r4
 8007cfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d00:	f04f 0200 	mov.w	r2, #0
 8007d04:	d124      	bne.n	8007d50 <_dtoa_r+0x660>
 8007d06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d0a:	4b39      	ldr	r3, [pc, #228]	@ (8007df0 <_dtoa_r+0x700>)
 8007d0c:	f7f8 fa38 	bl	8000180 <__adddf3>
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d18:	f7f8 fe78 	bl	8000a0c <__aeabi_dcmpgt>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d145      	bne.n	8007dac <_dtoa_r+0x6bc>
 8007d20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d24:	2000      	movs	r0, #0
 8007d26:	4932      	ldr	r1, [pc, #200]	@ (8007df0 <_dtoa_r+0x700>)
 8007d28:	f7f8 fa28 	bl	800017c <__aeabi_dsub>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	460b      	mov	r3, r1
 8007d30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d34:	f7f8 fe4c 	bl	80009d0 <__aeabi_dcmplt>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	f43f aef6 	beq.w	8007b2a <_dtoa_r+0x43a>
 8007d3e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007d40:	1e73      	subs	r3, r6, #1
 8007d42:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d48:	2b30      	cmp	r3, #48	@ 0x30
 8007d4a:	d0f8      	beq.n	8007d3e <_dtoa_r+0x64e>
 8007d4c:	9f04      	ldr	r7, [sp, #16]
 8007d4e:	e73f      	b.n	8007bd0 <_dtoa_r+0x4e0>
 8007d50:	4b29      	ldr	r3, [pc, #164]	@ (8007df8 <_dtoa_r+0x708>)
 8007d52:	f7f8 fbcb 	bl	80004ec <__aeabi_dmul>
 8007d56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d5a:	e7bc      	b.n	8007cd6 <_dtoa_r+0x5e6>
 8007d5c:	d10c      	bne.n	8007d78 <_dtoa_r+0x688>
 8007d5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d62:	2200      	movs	r2, #0
 8007d64:	4b25      	ldr	r3, [pc, #148]	@ (8007dfc <_dtoa_r+0x70c>)
 8007d66:	f7f8 fbc1 	bl	80004ec <__aeabi_dmul>
 8007d6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d6e:	f7f8 fe43 	bl	80009f8 <__aeabi_dcmpge>
 8007d72:	2800      	cmp	r0, #0
 8007d74:	f000 815b 	beq.w	800802e <_dtoa_r+0x93e>
 8007d78:	2400      	movs	r4, #0
 8007d7a:	4625      	mov	r5, r4
 8007d7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d7e:	4656      	mov	r6, sl
 8007d80:	43db      	mvns	r3, r3
 8007d82:	9304      	str	r3, [sp, #16]
 8007d84:	2700      	movs	r7, #0
 8007d86:	4621      	mov	r1, r4
 8007d88:	4658      	mov	r0, fp
 8007d8a:	f000 ff03 	bl	8008b94 <_Bfree>
 8007d8e:	2d00      	cmp	r5, #0
 8007d90:	d0dc      	beq.n	8007d4c <_dtoa_r+0x65c>
 8007d92:	b12f      	cbz	r7, 8007da0 <_dtoa_r+0x6b0>
 8007d94:	42af      	cmp	r7, r5
 8007d96:	d003      	beq.n	8007da0 <_dtoa_r+0x6b0>
 8007d98:	4639      	mov	r1, r7
 8007d9a:	4658      	mov	r0, fp
 8007d9c:	f000 fefa 	bl	8008b94 <_Bfree>
 8007da0:	4629      	mov	r1, r5
 8007da2:	4658      	mov	r0, fp
 8007da4:	f000 fef6 	bl	8008b94 <_Bfree>
 8007da8:	e7d0      	b.n	8007d4c <_dtoa_r+0x65c>
 8007daa:	9704      	str	r7, [sp, #16]
 8007dac:	4633      	mov	r3, r6
 8007dae:	461e      	mov	r6, r3
 8007db0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007db4:	2a39      	cmp	r2, #57	@ 0x39
 8007db6:	d107      	bne.n	8007dc8 <_dtoa_r+0x6d8>
 8007db8:	459a      	cmp	sl, r3
 8007dba:	d1f8      	bne.n	8007dae <_dtoa_r+0x6be>
 8007dbc:	9a04      	ldr	r2, [sp, #16]
 8007dbe:	3201      	adds	r2, #1
 8007dc0:	9204      	str	r2, [sp, #16]
 8007dc2:	2230      	movs	r2, #48	@ 0x30
 8007dc4:	f88a 2000 	strb.w	r2, [sl]
 8007dc8:	781a      	ldrb	r2, [r3, #0]
 8007dca:	3201      	adds	r2, #1
 8007dcc:	701a      	strb	r2, [r3, #0]
 8007dce:	e7bd      	b.n	8007d4c <_dtoa_r+0x65c>
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	4b09      	ldr	r3, [pc, #36]	@ (8007df8 <_dtoa_r+0x708>)
 8007dd4:	f7f8 fb8a 	bl	80004ec <__aeabi_dmul>
 8007dd8:	2200      	movs	r2, #0
 8007dda:	2300      	movs	r3, #0
 8007ddc:	4604      	mov	r4, r0
 8007dde:	460d      	mov	r5, r1
 8007de0:	f7f8 fdec 	bl	80009bc <__aeabi_dcmpeq>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	f43f aebc 	beq.w	8007b62 <_dtoa_r+0x472>
 8007dea:	e6f1      	b.n	8007bd0 <_dtoa_r+0x4e0>
 8007dec:	0800a5e8 	.word	0x0800a5e8
 8007df0:	3fe00000 	.word	0x3fe00000
 8007df4:	3ff00000 	.word	0x3ff00000
 8007df8:	40240000 	.word	0x40240000
 8007dfc:	40140000 	.word	0x40140000
 8007e00:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007e02:	2a00      	cmp	r2, #0
 8007e04:	f000 80db 	beq.w	8007fbe <_dtoa_r+0x8ce>
 8007e08:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007e0a:	2a01      	cmp	r2, #1
 8007e0c:	f300 80bf 	bgt.w	8007f8e <_dtoa_r+0x89e>
 8007e10:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e12:	2a00      	cmp	r2, #0
 8007e14:	f000 80b7 	beq.w	8007f86 <_dtoa_r+0x896>
 8007e18:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007e1c:	4646      	mov	r6, r8
 8007e1e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e22:	2101      	movs	r1, #1
 8007e24:	441a      	add	r2, r3
 8007e26:	4658      	mov	r0, fp
 8007e28:	4498      	add	r8, r3
 8007e2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e2c:	f000 ffb0 	bl	8008d90 <__i2b>
 8007e30:	4605      	mov	r5, r0
 8007e32:	b15e      	cbz	r6, 8007e4c <_dtoa_r+0x75c>
 8007e34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	dd08      	ble.n	8007e4c <_dtoa_r+0x75c>
 8007e3a:	42b3      	cmp	r3, r6
 8007e3c:	bfa8      	it	ge
 8007e3e:	4633      	movge	r3, r6
 8007e40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e42:	eba8 0803 	sub.w	r8, r8, r3
 8007e46:	1af6      	subs	r6, r6, r3
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e4e:	b1f3      	cbz	r3, 8007e8e <_dtoa_r+0x79e>
 8007e50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	f000 80b7 	beq.w	8007fc6 <_dtoa_r+0x8d6>
 8007e58:	b18c      	cbz	r4, 8007e7e <_dtoa_r+0x78e>
 8007e5a:	4629      	mov	r1, r5
 8007e5c:	4622      	mov	r2, r4
 8007e5e:	4658      	mov	r0, fp
 8007e60:	f001 f854 	bl	8008f0c <__pow5mult>
 8007e64:	464a      	mov	r2, r9
 8007e66:	4601      	mov	r1, r0
 8007e68:	4605      	mov	r5, r0
 8007e6a:	4658      	mov	r0, fp
 8007e6c:	f000 ffa6 	bl	8008dbc <__multiply>
 8007e70:	4649      	mov	r1, r9
 8007e72:	9004      	str	r0, [sp, #16]
 8007e74:	4658      	mov	r0, fp
 8007e76:	f000 fe8d 	bl	8008b94 <_Bfree>
 8007e7a:	9b04      	ldr	r3, [sp, #16]
 8007e7c:	4699      	mov	r9, r3
 8007e7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e80:	1b1a      	subs	r2, r3, r4
 8007e82:	d004      	beq.n	8007e8e <_dtoa_r+0x79e>
 8007e84:	4649      	mov	r1, r9
 8007e86:	4658      	mov	r0, fp
 8007e88:	f001 f840 	bl	8008f0c <__pow5mult>
 8007e8c:	4681      	mov	r9, r0
 8007e8e:	2101      	movs	r1, #1
 8007e90:	4658      	mov	r0, fp
 8007e92:	f000 ff7d 	bl	8008d90 <__i2b>
 8007e96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e98:	4604      	mov	r4, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 81c9 	beq.w	8008232 <_dtoa_r+0xb42>
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	4601      	mov	r1, r0
 8007ea4:	4658      	mov	r0, fp
 8007ea6:	f001 f831 	bl	8008f0c <__pow5mult>
 8007eaa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007eac:	4604      	mov	r4, r0
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	f300 808f 	bgt.w	8007fd2 <_dtoa_r+0x8e2>
 8007eb4:	9b02      	ldr	r3, [sp, #8]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f040 8087 	bne.w	8007fca <_dtoa_r+0x8da>
 8007ebc:	9b03      	ldr	r3, [sp, #12]
 8007ebe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f040 8083 	bne.w	8007fce <_dtoa_r+0x8de>
 8007ec8:	9b03      	ldr	r3, [sp, #12]
 8007eca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ece:	0d1b      	lsrs	r3, r3, #20
 8007ed0:	051b      	lsls	r3, r3, #20
 8007ed2:	b12b      	cbz	r3, 8007ee0 <_dtoa_r+0x7f0>
 8007ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed6:	f108 0801 	add.w	r8, r8, #1
 8007eda:	3301      	adds	r3, #1
 8007edc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ede:	2301      	movs	r3, #1
 8007ee0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ee2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f000 81aa 	beq.w	800823e <_dtoa_r+0xb4e>
 8007eea:	6923      	ldr	r3, [r4, #16]
 8007eec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ef0:	6918      	ldr	r0, [r3, #16]
 8007ef2:	f000 ff01 	bl	8008cf8 <__hi0bits>
 8007ef6:	f1c0 0020 	rsb	r0, r0, #32
 8007efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007efc:	4418      	add	r0, r3
 8007efe:	f010 001f 	ands.w	r0, r0, #31
 8007f02:	d071      	beq.n	8007fe8 <_dtoa_r+0x8f8>
 8007f04:	f1c0 0320 	rsb	r3, r0, #32
 8007f08:	2b04      	cmp	r3, #4
 8007f0a:	dd65      	ble.n	8007fd8 <_dtoa_r+0x8e8>
 8007f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f0e:	f1c0 001c 	rsb	r0, r0, #28
 8007f12:	4403      	add	r3, r0
 8007f14:	4480      	add	r8, r0
 8007f16:	4406      	add	r6, r0
 8007f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f1a:	f1b8 0f00 	cmp.w	r8, #0
 8007f1e:	dd05      	ble.n	8007f2c <_dtoa_r+0x83c>
 8007f20:	4649      	mov	r1, r9
 8007f22:	4642      	mov	r2, r8
 8007f24:	4658      	mov	r0, fp
 8007f26:	f001 f84b 	bl	8008fc0 <__lshift>
 8007f2a:	4681      	mov	r9, r0
 8007f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	dd05      	ble.n	8007f3e <_dtoa_r+0x84e>
 8007f32:	4621      	mov	r1, r4
 8007f34:	461a      	mov	r2, r3
 8007f36:	4658      	mov	r0, fp
 8007f38:	f001 f842 	bl	8008fc0 <__lshift>
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d053      	beq.n	8007fec <_dtoa_r+0x8fc>
 8007f44:	4621      	mov	r1, r4
 8007f46:	4648      	mov	r0, r9
 8007f48:	f001 f8a6 	bl	8009098 <__mcmp>
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	da4d      	bge.n	8007fec <_dtoa_r+0x8fc>
 8007f50:	1e7b      	subs	r3, r7, #1
 8007f52:	4649      	mov	r1, r9
 8007f54:	9304      	str	r3, [sp, #16]
 8007f56:	220a      	movs	r2, #10
 8007f58:	2300      	movs	r3, #0
 8007f5a:	4658      	mov	r0, fp
 8007f5c:	f000 fe3c 	bl	8008bd8 <__multadd>
 8007f60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f62:	4681      	mov	r9, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 816c 	beq.w	8008242 <_dtoa_r+0xb52>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	4629      	mov	r1, r5
 8007f6e:	220a      	movs	r2, #10
 8007f70:	4658      	mov	r0, fp
 8007f72:	f000 fe31 	bl	8008bd8 <__multadd>
 8007f76:	9b08      	ldr	r3, [sp, #32]
 8007f78:	4605      	mov	r5, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	dc61      	bgt.n	8008042 <_dtoa_r+0x952>
 8007f7e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f80:	2b02      	cmp	r3, #2
 8007f82:	dc3b      	bgt.n	8007ffc <_dtoa_r+0x90c>
 8007f84:	e05d      	b.n	8008042 <_dtoa_r+0x952>
 8007f86:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f88:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007f8c:	e746      	b.n	8007e1c <_dtoa_r+0x72c>
 8007f8e:	9b07      	ldr	r3, [sp, #28]
 8007f90:	1e5c      	subs	r4, r3, #1
 8007f92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f94:	42a3      	cmp	r3, r4
 8007f96:	bfbf      	itttt	lt
 8007f98:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007f9a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007f9c:	1ae3      	sublt	r3, r4, r3
 8007f9e:	18d2      	addlt	r2, r2, r3
 8007fa0:	bfa8      	it	ge
 8007fa2:	1b1c      	subge	r4, r3, r4
 8007fa4:	9b07      	ldr	r3, [sp, #28]
 8007fa6:	bfbe      	ittt	lt
 8007fa8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007faa:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007fac:	2400      	movlt	r4, #0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	bfb5      	itete	lt
 8007fb2:	eba8 0603 	sublt.w	r6, r8, r3
 8007fb6:	4646      	movge	r6, r8
 8007fb8:	2300      	movlt	r3, #0
 8007fba:	9b07      	ldrge	r3, [sp, #28]
 8007fbc:	e730      	b.n	8007e20 <_dtoa_r+0x730>
 8007fbe:	4646      	mov	r6, r8
 8007fc0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007fc2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007fc4:	e735      	b.n	8007e32 <_dtoa_r+0x742>
 8007fc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fc8:	e75c      	b.n	8007e84 <_dtoa_r+0x794>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	e788      	b.n	8007ee0 <_dtoa_r+0x7f0>
 8007fce:	9b02      	ldr	r3, [sp, #8]
 8007fd0:	e786      	b.n	8007ee0 <_dtoa_r+0x7f0>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fd6:	e788      	b.n	8007eea <_dtoa_r+0x7fa>
 8007fd8:	d09f      	beq.n	8007f1a <_dtoa_r+0x82a>
 8007fda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fdc:	331c      	adds	r3, #28
 8007fde:	441a      	add	r2, r3
 8007fe0:	4498      	add	r8, r3
 8007fe2:	441e      	add	r6, r3
 8007fe4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fe6:	e798      	b.n	8007f1a <_dtoa_r+0x82a>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	e7f6      	b.n	8007fda <_dtoa_r+0x8ea>
 8007fec:	9b07      	ldr	r3, [sp, #28]
 8007fee:	9704      	str	r7, [sp, #16]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	dc20      	bgt.n	8008036 <_dtoa_r+0x946>
 8007ff4:	9308      	str	r3, [sp, #32]
 8007ff6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	dd1e      	ble.n	800803a <_dtoa_r+0x94a>
 8007ffc:	9b08      	ldr	r3, [sp, #32]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f47f aebc 	bne.w	8007d7c <_dtoa_r+0x68c>
 8008004:	4621      	mov	r1, r4
 8008006:	2205      	movs	r2, #5
 8008008:	4658      	mov	r0, fp
 800800a:	f000 fde5 	bl	8008bd8 <__multadd>
 800800e:	4601      	mov	r1, r0
 8008010:	4604      	mov	r4, r0
 8008012:	4648      	mov	r0, r9
 8008014:	f001 f840 	bl	8009098 <__mcmp>
 8008018:	2800      	cmp	r0, #0
 800801a:	f77f aeaf 	ble.w	8007d7c <_dtoa_r+0x68c>
 800801e:	2331      	movs	r3, #49	@ 0x31
 8008020:	4656      	mov	r6, sl
 8008022:	f806 3b01 	strb.w	r3, [r6], #1
 8008026:	9b04      	ldr	r3, [sp, #16]
 8008028:	3301      	adds	r3, #1
 800802a:	9304      	str	r3, [sp, #16]
 800802c:	e6aa      	b.n	8007d84 <_dtoa_r+0x694>
 800802e:	9c07      	ldr	r4, [sp, #28]
 8008030:	9704      	str	r7, [sp, #16]
 8008032:	4625      	mov	r5, r4
 8008034:	e7f3      	b.n	800801e <_dtoa_r+0x92e>
 8008036:	9b07      	ldr	r3, [sp, #28]
 8008038:	9308      	str	r3, [sp, #32]
 800803a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 8104 	beq.w	800824a <_dtoa_r+0xb5a>
 8008042:	2e00      	cmp	r6, #0
 8008044:	dd05      	ble.n	8008052 <_dtoa_r+0x962>
 8008046:	4629      	mov	r1, r5
 8008048:	4632      	mov	r2, r6
 800804a:	4658      	mov	r0, fp
 800804c:	f000 ffb8 	bl	8008fc0 <__lshift>
 8008050:	4605      	mov	r5, r0
 8008052:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008054:	2b00      	cmp	r3, #0
 8008056:	d05a      	beq.n	800810e <_dtoa_r+0xa1e>
 8008058:	4658      	mov	r0, fp
 800805a:	6869      	ldr	r1, [r5, #4]
 800805c:	f000 fd5a 	bl	8008b14 <_Balloc>
 8008060:	4606      	mov	r6, r0
 8008062:	b928      	cbnz	r0, 8008070 <_dtoa_r+0x980>
 8008064:	4602      	mov	r2, r0
 8008066:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800806a:	4b83      	ldr	r3, [pc, #524]	@ (8008278 <_dtoa_r+0xb88>)
 800806c:	f7ff bb54 	b.w	8007718 <_dtoa_r+0x28>
 8008070:	692a      	ldr	r2, [r5, #16]
 8008072:	f105 010c 	add.w	r1, r5, #12
 8008076:	3202      	adds	r2, #2
 8008078:	0092      	lsls	r2, r2, #2
 800807a:	300c      	adds	r0, #12
 800807c:	f7ff fa95 	bl	80075aa <memcpy>
 8008080:	2201      	movs	r2, #1
 8008082:	4631      	mov	r1, r6
 8008084:	4658      	mov	r0, fp
 8008086:	f000 ff9b 	bl	8008fc0 <__lshift>
 800808a:	462f      	mov	r7, r5
 800808c:	4605      	mov	r5, r0
 800808e:	f10a 0301 	add.w	r3, sl, #1
 8008092:	9307      	str	r3, [sp, #28]
 8008094:	9b08      	ldr	r3, [sp, #32]
 8008096:	4453      	add	r3, sl
 8008098:	930b      	str	r3, [sp, #44]	@ 0x2c
 800809a:	9b02      	ldr	r3, [sp, #8]
 800809c:	f003 0301 	and.w	r3, r3, #1
 80080a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80080a2:	9b07      	ldr	r3, [sp, #28]
 80080a4:	4621      	mov	r1, r4
 80080a6:	3b01      	subs	r3, #1
 80080a8:	4648      	mov	r0, r9
 80080aa:	9302      	str	r3, [sp, #8]
 80080ac:	f7ff fa96 	bl	80075dc <quorem>
 80080b0:	4639      	mov	r1, r7
 80080b2:	9008      	str	r0, [sp, #32]
 80080b4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80080b8:	4648      	mov	r0, r9
 80080ba:	f000 ffed 	bl	8009098 <__mcmp>
 80080be:	462a      	mov	r2, r5
 80080c0:	9009      	str	r0, [sp, #36]	@ 0x24
 80080c2:	4621      	mov	r1, r4
 80080c4:	4658      	mov	r0, fp
 80080c6:	f001 f803 	bl	80090d0 <__mdiff>
 80080ca:	68c2      	ldr	r2, [r0, #12]
 80080cc:	4606      	mov	r6, r0
 80080ce:	bb02      	cbnz	r2, 8008112 <_dtoa_r+0xa22>
 80080d0:	4601      	mov	r1, r0
 80080d2:	4648      	mov	r0, r9
 80080d4:	f000 ffe0 	bl	8009098 <__mcmp>
 80080d8:	4602      	mov	r2, r0
 80080da:	4631      	mov	r1, r6
 80080dc:	4658      	mov	r0, fp
 80080de:	920c      	str	r2, [sp, #48]	@ 0x30
 80080e0:	f000 fd58 	bl	8008b94 <_Bfree>
 80080e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80080e8:	9e07      	ldr	r6, [sp, #28]
 80080ea:	ea43 0102 	orr.w	r1, r3, r2
 80080ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080f0:	4319      	orrs	r1, r3
 80080f2:	d110      	bne.n	8008116 <_dtoa_r+0xa26>
 80080f4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80080f8:	d029      	beq.n	800814e <_dtoa_r+0xa5e>
 80080fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	dd02      	ble.n	8008106 <_dtoa_r+0xa16>
 8008100:	9b08      	ldr	r3, [sp, #32]
 8008102:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008106:	9b02      	ldr	r3, [sp, #8]
 8008108:	f883 8000 	strb.w	r8, [r3]
 800810c:	e63b      	b.n	8007d86 <_dtoa_r+0x696>
 800810e:	4628      	mov	r0, r5
 8008110:	e7bb      	b.n	800808a <_dtoa_r+0x99a>
 8008112:	2201      	movs	r2, #1
 8008114:	e7e1      	b.n	80080da <_dtoa_r+0x9ea>
 8008116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008118:	2b00      	cmp	r3, #0
 800811a:	db04      	blt.n	8008126 <_dtoa_r+0xa36>
 800811c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800811e:	430b      	orrs	r3, r1
 8008120:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008122:	430b      	orrs	r3, r1
 8008124:	d120      	bne.n	8008168 <_dtoa_r+0xa78>
 8008126:	2a00      	cmp	r2, #0
 8008128:	dded      	ble.n	8008106 <_dtoa_r+0xa16>
 800812a:	4649      	mov	r1, r9
 800812c:	2201      	movs	r2, #1
 800812e:	4658      	mov	r0, fp
 8008130:	f000 ff46 	bl	8008fc0 <__lshift>
 8008134:	4621      	mov	r1, r4
 8008136:	4681      	mov	r9, r0
 8008138:	f000 ffae 	bl	8009098 <__mcmp>
 800813c:	2800      	cmp	r0, #0
 800813e:	dc03      	bgt.n	8008148 <_dtoa_r+0xa58>
 8008140:	d1e1      	bne.n	8008106 <_dtoa_r+0xa16>
 8008142:	f018 0f01 	tst.w	r8, #1
 8008146:	d0de      	beq.n	8008106 <_dtoa_r+0xa16>
 8008148:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800814c:	d1d8      	bne.n	8008100 <_dtoa_r+0xa10>
 800814e:	2339      	movs	r3, #57	@ 0x39
 8008150:	9a02      	ldr	r2, [sp, #8]
 8008152:	7013      	strb	r3, [r2, #0]
 8008154:	4633      	mov	r3, r6
 8008156:	461e      	mov	r6, r3
 8008158:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800815c:	3b01      	subs	r3, #1
 800815e:	2a39      	cmp	r2, #57	@ 0x39
 8008160:	d052      	beq.n	8008208 <_dtoa_r+0xb18>
 8008162:	3201      	adds	r2, #1
 8008164:	701a      	strb	r2, [r3, #0]
 8008166:	e60e      	b.n	8007d86 <_dtoa_r+0x696>
 8008168:	2a00      	cmp	r2, #0
 800816a:	dd07      	ble.n	800817c <_dtoa_r+0xa8c>
 800816c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008170:	d0ed      	beq.n	800814e <_dtoa_r+0xa5e>
 8008172:	9a02      	ldr	r2, [sp, #8]
 8008174:	f108 0301 	add.w	r3, r8, #1
 8008178:	7013      	strb	r3, [r2, #0]
 800817a:	e604      	b.n	8007d86 <_dtoa_r+0x696>
 800817c:	9b07      	ldr	r3, [sp, #28]
 800817e:	9a07      	ldr	r2, [sp, #28]
 8008180:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008184:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008186:	4293      	cmp	r3, r2
 8008188:	d028      	beq.n	80081dc <_dtoa_r+0xaec>
 800818a:	4649      	mov	r1, r9
 800818c:	2300      	movs	r3, #0
 800818e:	220a      	movs	r2, #10
 8008190:	4658      	mov	r0, fp
 8008192:	f000 fd21 	bl	8008bd8 <__multadd>
 8008196:	42af      	cmp	r7, r5
 8008198:	4681      	mov	r9, r0
 800819a:	f04f 0300 	mov.w	r3, #0
 800819e:	f04f 020a 	mov.w	r2, #10
 80081a2:	4639      	mov	r1, r7
 80081a4:	4658      	mov	r0, fp
 80081a6:	d107      	bne.n	80081b8 <_dtoa_r+0xac8>
 80081a8:	f000 fd16 	bl	8008bd8 <__multadd>
 80081ac:	4607      	mov	r7, r0
 80081ae:	4605      	mov	r5, r0
 80081b0:	9b07      	ldr	r3, [sp, #28]
 80081b2:	3301      	adds	r3, #1
 80081b4:	9307      	str	r3, [sp, #28]
 80081b6:	e774      	b.n	80080a2 <_dtoa_r+0x9b2>
 80081b8:	f000 fd0e 	bl	8008bd8 <__multadd>
 80081bc:	4629      	mov	r1, r5
 80081be:	4607      	mov	r7, r0
 80081c0:	2300      	movs	r3, #0
 80081c2:	220a      	movs	r2, #10
 80081c4:	4658      	mov	r0, fp
 80081c6:	f000 fd07 	bl	8008bd8 <__multadd>
 80081ca:	4605      	mov	r5, r0
 80081cc:	e7f0      	b.n	80081b0 <_dtoa_r+0xac0>
 80081ce:	9b08      	ldr	r3, [sp, #32]
 80081d0:	2700      	movs	r7, #0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	bfcc      	ite	gt
 80081d6:	461e      	movgt	r6, r3
 80081d8:	2601      	movle	r6, #1
 80081da:	4456      	add	r6, sl
 80081dc:	4649      	mov	r1, r9
 80081de:	2201      	movs	r2, #1
 80081e0:	4658      	mov	r0, fp
 80081e2:	f000 feed 	bl	8008fc0 <__lshift>
 80081e6:	4621      	mov	r1, r4
 80081e8:	4681      	mov	r9, r0
 80081ea:	f000 ff55 	bl	8009098 <__mcmp>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	dcb0      	bgt.n	8008154 <_dtoa_r+0xa64>
 80081f2:	d102      	bne.n	80081fa <_dtoa_r+0xb0a>
 80081f4:	f018 0f01 	tst.w	r8, #1
 80081f8:	d1ac      	bne.n	8008154 <_dtoa_r+0xa64>
 80081fa:	4633      	mov	r3, r6
 80081fc:	461e      	mov	r6, r3
 80081fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008202:	2a30      	cmp	r2, #48	@ 0x30
 8008204:	d0fa      	beq.n	80081fc <_dtoa_r+0xb0c>
 8008206:	e5be      	b.n	8007d86 <_dtoa_r+0x696>
 8008208:	459a      	cmp	sl, r3
 800820a:	d1a4      	bne.n	8008156 <_dtoa_r+0xa66>
 800820c:	9b04      	ldr	r3, [sp, #16]
 800820e:	3301      	adds	r3, #1
 8008210:	9304      	str	r3, [sp, #16]
 8008212:	2331      	movs	r3, #49	@ 0x31
 8008214:	f88a 3000 	strb.w	r3, [sl]
 8008218:	e5b5      	b.n	8007d86 <_dtoa_r+0x696>
 800821a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800821c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800827c <_dtoa_r+0xb8c>
 8008220:	b11b      	cbz	r3, 800822a <_dtoa_r+0xb3a>
 8008222:	f10a 0308 	add.w	r3, sl, #8
 8008226:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008228:	6013      	str	r3, [r2, #0]
 800822a:	4650      	mov	r0, sl
 800822c:	b017      	add	sp, #92	@ 0x5c
 800822e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008232:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008234:	2b01      	cmp	r3, #1
 8008236:	f77f ae3d 	ble.w	8007eb4 <_dtoa_r+0x7c4>
 800823a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800823c:	930a      	str	r3, [sp, #40]	@ 0x28
 800823e:	2001      	movs	r0, #1
 8008240:	e65b      	b.n	8007efa <_dtoa_r+0x80a>
 8008242:	9b08      	ldr	r3, [sp, #32]
 8008244:	2b00      	cmp	r3, #0
 8008246:	f77f aed6 	ble.w	8007ff6 <_dtoa_r+0x906>
 800824a:	4656      	mov	r6, sl
 800824c:	4621      	mov	r1, r4
 800824e:	4648      	mov	r0, r9
 8008250:	f7ff f9c4 	bl	80075dc <quorem>
 8008254:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008258:	9b08      	ldr	r3, [sp, #32]
 800825a:	f806 8b01 	strb.w	r8, [r6], #1
 800825e:	eba6 020a 	sub.w	r2, r6, sl
 8008262:	4293      	cmp	r3, r2
 8008264:	ddb3      	ble.n	80081ce <_dtoa_r+0xade>
 8008266:	4649      	mov	r1, r9
 8008268:	2300      	movs	r3, #0
 800826a:	220a      	movs	r2, #10
 800826c:	4658      	mov	r0, fp
 800826e:	f000 fcb3 	bl	8008bd8 <__multadd>
 8008272:	4681      	mov	r9, r0
 8008274:	e7ea      	b.n	800824c <_dtoa_r+0xb5c>
 8008276:	bf00      	nop
 8008278:	0800a4e9 	.word	0x0800a4e9
 800827c:	0800a46d 	.word	0x0800a46d

08008280 <_free_r>:
 8008280:	b538      	push	{r3, r4, r5, lr}
 8008282:	4605      	mov	r5, r0
 8008284:	2900      	cmp	r1, #0
 8008286:	d040      	beq.n	800830a <_free_r+0x8a>
 8008288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800828c:	1f0c      	subs	r4, r1, #4
 800828e:	2b00      	cmp	r3, #0
 8008290:	bfb8      	it	lt
 8008292:	18e4      	addlt	r4, r4, r3
 8008294:	f000 fc32 	bl	8008afc <__malloc_lock>
 8008298:	4a1c      	ldr	r2, [pc, #112]	@ (800830c <_free_r+0x8c>)
 800829a:	6813      	ldr	r3, [r2, #0]
 800829c:	b933      	cbnz	r3, 80082ac <_free_r+0x2c>
 800829e:	6063      	str	r3, [r4, #4]
 80082a0:	6014      	str	r4, [r2, #0]
 80082a2:	4628      	mov	r0, r5
 80082a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082a8:	f000 bc2e 	b.w	8008b08 <__malloc_unlock>
 80082ac:	42a3      	cmp	r3, r4
 80082ae:	d908      	bls.n	80082c2 <_free_r+0x42>
 80082b0:	6820      	ldr	r0, [r4, #0]
 80082b2:	1821      	adds	r1, r4, r0
 80082b4:	428b      	cmp	r3, r1
 80082b6:	bf01      	itttt	eq
 80082b8:	6819      	ldreq	r1, [r3, #0]
 80082ba:	685b      	ldreq	r3, [r3, #4]
 80082bc:	1809      	addeq	r1, r1, r0
 80082be:	6021      	streq	r1, [r4, #0]
 80082c0:	e7ed      	b.n	800829e <_free_r+0x1e>
 80082c2:	461a      	mov	r2, r3
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	b10b      	cbz	r3, 80082cc <_free_r+0x4c>
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	d9fa      	bls.n	80082c2 <_free_r+0x42>
 80082cc:	6811      	ldr	r1, [r2, #0]
 80082ce:	1850      	adds	r0, r2, r1
 80082d0:	42a0      	cmp	r0, r4
 80082d2:	d10b      	bne.n	80082ec <_free_r+0x6c>
 80082d4:	6820      	ldr	r0, [r4, #0]
 80082d6:	4401      	add	r1, r0
 80082d8:	1850      	adds	r0, r2, r1
 80082da:	4283      	cmp	r3, r0
 80082dc:	6011      	str	r1, [r2, #0]
 80082de:	d1e0      	bne.n	80082a2 <_free_r+0x22>
 80082e0:	6818      	ldr	r0, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	4408      	add	r0, r1
 80082e6:	6010      	str	r0, [r2, #0]
 80082e8:	6053      	str	r3, [r2, #4]
 80082ea:	e7da      	b.n	80082a2 <_free_r+0x22>
 80082ec:	d902      	bls.n	80082f4 <_free_r+0x74>
 80082ee:	230c      	movs	r3, #12
 80082f0:	602b      	str	r3, [r5, #0]
 80082f2:	e7d6      	b.n	80082a2 <_free_r+0x22>
 80082f4:	6820      	ldr	r0, [r4, #0]
 80082f6:	1821      	adds	r1, r4, r0
 80082f8:	428b      	cmp	r3, r1
 80082fa:	bf01      	itttt	eq
 80082fc:	6819      	ldreq	r1, [r3, #0]
 80082fe:	685b      	ldreq	r3, [r3, #4]
 8008300:	1809      	addeq	r1, r1, r0
 8008302:	6021      	streq	r1, [r4, #0]
 8008304:	6063      	str	r3, [r4, #4]
 8008306:	6054      	str	r4, [r2, #4]
 8008308:	e7cb      	b.n	80082a2 <_free_r+0x22>
 800830a:	bd38      	pop	{r3, r4, r5, pc}
 800830c:	20000b94 	.word	0x20000b94

08008310 <rshift>:
 8008310:	6903      	ldr	r3, [r0, #16]
 8008312:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008316:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800831a:	f100 0414 	add.w	r4, r0, #20
 800831e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008322:	dd46      	ble.n	80083b2 <rshift+0xa2>
 8008324:	f011 011f 	ands.w	r1, r1, #31
 8008328:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800832c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008330:	d10c      	bne.n	800834c <rshift+0x3c>
 8008332:	4629      	mov	r1, r5
 8008334:	f100 0710 	add.w	r7, r0, #16
 8008338:	42b1      	cmp	r1, r6
 800833a:	d335      	bcc.n	80083a8 <rshift+0x98>
 800833c:	1a9b      	subs	r3, r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	1eea      	subs	r2, r5, #3
 8008342:	4296      	cmp	r6, r2
 8008344:	bf38      	it	cc
 8008346:	2300      	movcc	r3, #0
 8008348:	4423      	add	r3, r4
 800834a:	e015      	b.n	8008378 <rshift+0x68>
 800834c:	46a1      	mov	r9, r4
 800834e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008352:	f1c1 0820 	rsb	r8, r1, #32
 8008356:	40cf      	lsrs	r7, r1
 8008358:	f105 0e04 	add.w	lr, r5, #4
 800835c:	4576      	cmp	r6, lr
 800835e:	46f4      	mov	ip, lr
 8008360:	d816      	bhi.n	8008390 <rshift+0x80>
 8008362:	1a9a      	subs	r2, r3, r2
 8008364:	0092      	lsls	r2, r2, #2
 8008366:	3a04      	subs	r2, #4
 8008368:	3501      	adds	r5, #1
 800836a:	42ae      	cmp	r6, r5
 800836c:	bf38      	it	cc
 800836e:	2200      	movcc	r2, #0
 8008370:	18a3      	adds	r3, r4, r2
 8008372:	50a7      	str	r7, [r4, r2]
 8008374:	b107      	cbz	r7, 8008378 <rshift+0x68>
 8008376:	3304      	adds	r3, #4
 8008378:	42a3      	cmp	r3, r4
 800837a:	eba3 0204 	sub.w	r2, r3, r4
 800837e:	bf08      	it	eq
 8008380:	2300      	moveq	r3, #0
 8008382:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008386:	6102      	str	r2, [r0, #16]
 8008388:	bf08      	it	eq
 800838a:	6143      	streq	r3, [r0, #20]
 800838c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008390:	f8dc c000 	ldr.w	ip, [ip]
 8008394:	fa0c fc08 	lsl.w	ip, ip, r8
 8008398:	ea4c 0707 	orr.w	r7, ip, r7
 800839c:	f849 7b04 	str.w	r7, [r9], #4
 80083a0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80083a4:	40cf      	lsrs	r7, r1
 80083a6:	e7d9      	b.n	800835c <rshift+0x4c>
 80083a8:	f851 cb04 	ldr.w	ip, [r1], #4
 80083ac:	f847 cf04 	str.w	ip, [r7, #4]!
 80083b0:	e7c2      	b.n	8008338 <rshift+0x28>
 80083b2:	4623      	mov	r3, r4
 80083b4:	e7e0      	b.n	8008378 <rshift+0x68>

080083b6 <__hexdig_fun>:
 80083b6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80083ba:	2b09      	cmp	r3, #9
 80083bc:	d802      	bhi.n	80083c4 <__hexdig_fun+0xe>
 80083be:	3820      	subs	r0, #32
 80083c0:	b2c0      	uxtb	r0, r0
 80083c2:	4770      	bx	lr
 80083c4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80083c8:	2b05      	cmp	r3, #5
 80083ca:	d801      	bhi.n	80083d0 <__hexdig_fun+0x1a>
 80083cc:	3847      	subs	r0, #71	@ 0x47
 80083ce:	e7f7      	b.n	80083c0 <__hexdig_fun+0xa>
 80083d0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80083d4:	2b05      	cmp	r3, #5
 80083d6:	d801      	bhi.n	80083dc <__hexdig_fun+0x26>
 80083d8:	3827      	subs	r0, #39	@ 0x27
 80083da:	e7f1      	b.n	80083c0 <__hexdig_fun+0xa>
 80083dc:	2000      	movs	r0, #0
 80083de:	4770      	bx	lr

080083e0 <__gethex>:
 80083e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083e4:	468a      	mov	sl, r1
 80083e6:	4690      	mov	r8, r2
 80083e8:	b085      	sub	sp, #20
 80083ea:	9302      	str	r3, [sp, #8]
 80083ec:	680b      	ldr	r3, [r1, #0]
 80083ee:	9001      	str	r0, [sp, #4]
 80083f0:	1c9c      	adds	r4, r3, #2
 80083f2:	46a1      	mov	r9, r4
 80083f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80083f8:	2830      	cmp	r0, #48	@ 0x30
 80083fa:	d0fa      	beq.n	80083f2 <__gethex+0x12>
 80083fc:	eba9 0303 	sub.w	r3, r9, r3
 8008400:	f1a3 0b02 	sub.w	fp, r3, #2
 8008404:	f7ff ffd7 	bl	80083b6 <__hexdig_fun>
 8008408:	4605      	mov	r5, r0
 800840a:	2800      	cmp	r0, #0
 800840c:	d168      	bne.n	80084e0 <__gethex+0x100>
 800840e:	2201      	movs	r2, #1
 8008410:	4648      	mov	r0, r9
 8008412:	499f      	ldr	r1, [pc, #636]	@ (8008690 <__gethex+0x2b0>)
 8008414:	f7ff f82a 	bl	800746c <strncmp>
 8008418:	4607      	mov	r7, r0
 800841a:	2800      	cmp	r0, #0
 800841c:	d167      	bne.n	80084ee <__gethex+0x10e>
 800841e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008422:	4626      	mov	r6, r4
 8008424:	f7ff ffc7 	bl	80083b6 <__hexdig_fun>
 8008428:	2800      	cmp	r0, #0
 800842a:	d062      	beq.n	80084f2 <__gethex+0x112>
 800842c:	4623      	mov	r3, r4
 800842e:	7818      	ldrb	r0, [r3, #0]
 8008430:	4699      	mov	r9, r3
 8008432:	2830      	cmp	r0, #48	@ 0x30
 8008434:	f103 0301 	add.w	r3, r3, #1
 8008438:	d0f9      	beq.n	800842e <__gethex+0x4e>
 800843a:	f7ff ffbc 	bl	80083b6 <__hexdig_fun>
 800843e:	fab0 f580 	clz	r5, r0
 8008442:	f04f 0b01 	mov.w	fp, #1
 8008446:	096d      	lsrs	r5, r5, #5
 8008448:	464a      	mov	r2, r9
 800844a:	4616      	mov	r6, r2
 800844c:	7830      	ldrb	r0, [r6, #0]
 800844e:	3201      	adds	r2, #1
 8008450:	f7ff ffb1 	bl	80083b6 <__hexdig_fun>
 8008454:	2800      	cmp	r0, #0
 8008456:	d1f8      	bne.n	800844a <__gethex+0x6a>
 8008458:	2201      	movs	r2, #1
 800845a:	4630      	mov	r0, r6
 800845c:	498c      	ldr	r1, [pc, #560]	@ (8008690 <__gethex+0x2b0>)
 800845e:	f7ff f805 	bl	800746c <strncmp>
 8008462:	2800      	cmp	r0, #0
 8008464:	d13f      	bne.n	80084e6 <__gethex+0x106>
 8008466:	b944      	cbnz	r4, 800847a <__gethex+0x9a>
 8008468:	1c74      	adds	r4, r6, #1
 800846a:	4622      	mov	r2, r4
 800846c:	4616      	mov	r6, r2
 800846e:	7830      	ldrb	r0, [r6, #0]
 8008470:	3201      	adds	r2, #1
 8008472:	f7ff ffa0 	bl	80083b6 <__hexdig_fun>
 8008476:	2800      	cmp	r0, #0
 8008478:	d1f8      	bne.n	800846c <__gethex+0x8c>
 800847a:	1ba4      	subs	r4, r4, r6
 800847c:	00a7      	lsls	r7, r4, #2
 800847e:	7833      	ldrb	r3, [r6, #0]
 8008480:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008484:	2b50      	cmp	r3, #80	@ 0x50
 8008486:	d13e      	bne.n	8008506 <__gethex+0x126>
 8008488:	7873      	ldrb	r3, [r6, #1]
 800848a:	2b2b      	cmp	r3, #43	@ 0x2b
 800848c:	d033      	beq.n	80084f6 <__gethex+0x116>
 800848e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008490:	d034      	beq.n	80084fc <__gethex+0x11c>
 8008492:	2400      	movs	r4, #0
 8008494:	1c71      	adds	r1, r6, #1
 8008496:	7808      	ldrb	r0, [r1, #0]
 8008498:	f7ff ff8d 	bl	80083b6 <__hexdig_fun>
 800849c:	1e43      	subs	r3, r0, #1
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	2b18      	cmp	r3, #24
 80084a2:	d830      	bhi.n	8008506 <__gethex+0x126>
 80084a4:	f1a0 0210 	sub.w	r2, r0, #16
 80084a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80084ac:	f7ff ff83 	bl	80083b6 <__hexdig_fun>
 80084b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80084b4:	fa5f fc8c 	uxtb.w	ip, ip
 80084b8:	f1bc 0f18 	cmp.w	ip, #24
 80084bc:	f04f 030a 	mov.w	r3, #10
 80084c0:	d91e      	bls.n	8008500 <__gethex+0x120>
 80084c2:	b104      	cbz	r4, 80084c6 <__gethex+0xe6>
 80084c4:	4252      	negs	r2, r2
 80084c6:	4417      	add	r7, r2
 80084c8:	f8ca 1000 	str.w	r1, [sl]
 80084cc:	b1ed      	cbz	r5, 800850a <__gethex+0x12a>
 80084ce:	f1bb 0f00 	cmp.w	fp, #0
 80084d2:	bf0c      	ite	eq
 80084d4:	2506      	moveq	r5, #6
 80084d6:	2500      	movne	r5, #0
 80084d8:	4628      	mov	r0, r5
 80084da:	b005      	add	sp, #20
 80084dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e0:	2500      	movs	r5, #0
 80084e2:	462c      	mov	r4, r5
 80084e4:	e7b0      	b.n	8008448 <__gethex+0x68>
 80084e6:	2c00      	cmp	r4, #0
 80084e8:	d1c7      	bne.n	800847a <__gethex+0x9a>
 80084ea:	4627      	mov	r7, r4
 80084ec:	e7c7      	b.n	800847e <__gethex+0x9e>
 80084ee:	464e      	mov	r6, r9
 80084f0:	462f      	mov	r7, r5
 80084f2:	2501      	movs	r5, #1
 80084f4:	e7c3      	b.n	800847e <__gethex+0x9e>
 80084f6:	2400      	movs	r4, #0
 80084f8:	1cb1      	adds	r1, r6, #2
 80084fa:	e7cc      	b.n	8008496 <__gethex+0xb6>
 80084fc:	2401      	movs	r4, #1
 80084fe:	e7fb      	b.n	80084f8 <__gethex+0x118>
 8008500:	fb03 0002 	mla	r0, r3, r2, r0
 8008504:	e7ce      	b.n	80084a4 <__gethex+0xc4>
 8008506:	4631      	mov	r1, r6
 8008508:	e7de      	b.n	80084c8 <__gethex+0xe8>
 800850a:	4629      	mov	r1, r5
 800850c:	eba6 0309 	sub.w	r3, r6, r9
 8008510:	3b01      	subs	r3, #1
 8008512:	2b07      	cmp	r3, #7
 8008514:	dc0a      	bgt.n	800852c <__gethex+0x14c>
 8008516:	9801      	ldr	r0, [sp, #4]
 8008518:	f000 fafc 	bl	8008b14 <_Balloc>
 800851c:	4604      	mov	r4, r0
 800851e:	b940      	cbnz	r0, 8008532 <__gethex+0x152>
 8008520:	4602      	mov	r2, r0
 8008522:	21e4      	movs	r1, #228	@ 0xe4
 8008524:	4b5b      	ldr	r3, [pc, #364]	@ (8008694 <__gethex+0x2b4>)
 8008526:	485c      	ldr	r0, [pc, #368]	@ (8008698 <__gethex+0x2b8>)
 8008528:	f001 f9d0 	bl	80098cc <__assert_func>
 800852c:	3101      	adds	r1, #1
 800852e:	105b      	asrs	r3, r3, #1
 8008530:	e7ef      	b.n	8008512 <__gethex+0x132>
 8008532:	2300      	movs	r3, #0
 8008534:	f100 0a14 	add.w	sl, r0, #20
 8008538:	4655      	mov	r5, sl
 800853a:	469b      	mov	fp, r3
 800853c:	45b1      	cmp	r9, r6
 800853e:	d337      	bcc.n	80085b0 <__gethex+0x1d0>
 8008540:	f845 bb04 	str.w	fp, [r5], #4
 8008544:	eba5 050a 	sub.w	r5, r5, sl
 8008548:	10ad      	asrs	r5, r5, #2
 800854a:	6125      	str	r5, [r4, #16]
 800854c:	4658      	mov	r0, fp
 800854e:	f000 fbd3 	bl	8008cf8 <__hi0bits>
 8008552:	016d      	lsls	r5, r5, #5
 8008554:	f8d8 6000 	ldr.w	r6, [r8]
 8008558:	1a2d      	subs	r5, r5, r0
 800855a:	42b5      	cmp	r5, r6
 800855c:	dd54      	ble.n	8008608 <__gethex+0x228>
 800855e:	1bad      	subs	r5, r5, r6
 8008560:	4629      	mov	r1, r5
 8008562:	4620      	mov	r0, r4
 8008564:	f000 ff5b 	bl	800941e <__any_on>
 8008568:	4681      	mov	r9, r0
 800856a:	b178      	cbz	r0, 800858c <__gethex+0x1ac>
 800856c:	f04f 0901 	mov.w	r9, #1
 8008570:	1e6b      	subs	r3, r5, #1
 8008572:	1159      	asrs	r1, r3, #5
 8008574:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008578:	f003 021f 	and.w	r2, r3, #31
 800857c:	fa09 f202 	lsl.w	r2, r9, r2
 8008580:	420a      	tst	r2, r1
 8008582:	d003      	beq.n	800858c <__gethex+0x1ac>
 8008584:	454b      	cmp	r3, r9
 8008586:	dc36      	bgt.n	80085f6 <__gethex+0x216>
 8008588:	f04f 0902 	mov.w	r9, #2
 800858c:	4629      	mov	r1, r5
 800858e:	4620      	mov	r0, r4
 8008590:	f7ff febe 	bl	8008310 <rshift>
 8008594:	442f      	add	r7, r5
 8008596:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800859a:	42bb      	cmp	r3, r7
 800859c:	da42      	bge.n	8008624 <__gethex+0x244>
 800859e:	4621      	mov	r1, r4
 80085a0:	9801      	ldr	r0, [sp, #4]
 80085a2:	f000 faf7 	bl	8008b94 <_Bfree>
 80085a6:	2300      	movs	r3, #0
 80085a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80085aa:	25a3      	movs	r5, #163	@ 0xa3
 80085ac:	6013      	str	r3, [r2, #0]
 80085ae:	e793      	b.n	80084d8 <__gethex+0xf8>
 80085b0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80085b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80085b6:	d012      	beq.n	80085de <__gethex+0x1fe>
 80085b8:	2b20      	cmp	r3, #32
 80085ba:	d104      	bne.n	80085c6 <__gethex+0x1e6>
 80085bc:	f845 bb04 	str.w	fp, [r5], #4
 80085c0:	f04f 0b00 	mov.w	fp, #0
 80085c4:	465b      	mov	r3, fp
 80085c6:	7830      	ldrb	r0, [r6, #0]
 80085c8:	9303      	str	r3, [sp, #12]
 80085ca:	f7ff fef4 	bl	80083b6 <__hexdig_fun>
 80085ce:	9b03      	ldr	r3, [sp, #12]
 80085d0:	f000 000f 	and.w	r0, r0, #15
 80085d4:	4098      	lsls	r0, r3
 80085d6:	ea4b 0b00 	orr.w	fp, fp, r0
 80085da:	3304      	adds	r3, #4
 80085dc:	e7ae      	b.n	800853c <__gethex+0x15c>
 80085de:	45b1      	cmp	r9, r6
 80085e0:	d8ea      	bhi.n	80085b8 <__gethex+0x1d8>
 80085e2:	2201      	movs	r2, #1
 80085e4:	4630      	mov	r0, r6
 80085e6:	492a      	ldr	r1, [pc, #168]	@ (8008690 <__gethex+0x2b0>)
 80085e8:	9303      	str	r3, [sp, #12]
 80085ea:	f7fe ff3f 	bl	800746c <strncmp>
 80085ee:	9b03      	ldr	r3, [sp, #12]
 80085f0:	2800      	cmp	r0, #0
 80085f2:	d1e1      	bne.n	80085b8 <__gethex+0x1d8>
 80085f4:	e7a2      	b.n	800853c <__gethex+0x15c>
 80085f6:	4620      	mov	r0, r4
 80085f8:	1ea9      	subs	r1, r5, #2
 80085fa:	f000 ff10 	bl	800941e <__any_on>
 80085fe:	2800      	cmp	r0, #0
 8008600:	d0c2      	beq.n	8008588 <__gethex+0x1a8>
 8008602:	f04f 0903 	mov.w	r9, #3
 8008606:	e7c1      	b.n	800858c <__gethex+0x1ac>
 8008608:	da09      	bge.n	800861e <__gethex+0x23e>
 800860a:	1b75      	subs	r5, r6, r5
 800860c:	4621      	mov	r1, r4
 800860e:	462a      	mov	r2, r5
 8008610:	9801      	ldr	r0, [sp, #4]
 8008612:	f000 fcd5 	bl	8008fc0 <__lshift>
 8008616:	4604      	mov	r4, r0
 8008618:	1b7f      	subs	r7, r7, r5
 800861a:	f100 0a14 	add.w	sl, r0, #20
 800861e:	f04f 0900 	mov.w	r9, #0
 8008622:	e7b8      	b.n	8008596 <__gethex+0x1b6>
 8008624:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008628:	42bd      	cmp	r5, r7
 800862a:	dd6f      	ble.n	800870c <__gethex+0x32c>
 800862c:	1bed      	subs	r5, r5, r7
 800862e:	42ae      	cmp	r6, r5
 8008630:	dc34      	bgt.n	800869c <__gethex+0x2bc>
 8008632:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008636:	2b02      	cmp	r3, #2
 8008638:	d022      	beq.n	8008680 <__gethex+0x2a0>
 800863a:	2b03      	cmp	r3, #3
 800863c:	d024      	beq.n	8008688 <__gethex+0x2a8>
 800863e:	2b01      	cmp	r3, #1
 8008640:	d115      	bne.n	800866e <__gethex+0x28e>
 8008642:	42ae      	cmp	r6, r5
 8008644:	d113      	bne.n	800866e <__gethex+0x28e>
 8008646:	2e01      	cmp	r6, #1
 8008648:	d10b      	bne.n	8008662 <__gethex+0x282>
 800864a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800864e:	9a02      	ldr	r2, [sp, #8]
 8008650:	2562      	movs	r5, #98	@ 0x62
 8008652:	6013      	str	r3, [r2, #0]
 8008654:	2301      	movs	r3, #1
 8008656:	6123      	str	r3, [r4, #16]
 8008658:	f8ca 3000 	str.w	r3, [sl]
 800865c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800865e:	601c      	str	r4, [r3, #0]
 8008660:	e73a      	b.n	80084d8 <__gethex+0xf8>
 8008662:	4620      	mov	r0, r4
 8008664:	1e71      	subs	r1, r6, #1
 8008666:	f000 feda 	bl	800941e <__any_on>
 800866a:	2800      	cmp	r0, #0
 800866c:	d1ed      	bne.n	800864a <__gethex+0x26a>
 800866e:	4621      	mov	r1, r4
 8008670:	9801      	ldr	r0, [sp, #4]
 8008672:	f000 fa8f 	bl	8008b94 <_Bfree>
 8008676:	2300      	movs	r3, #0
 8008678:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800867a:	2550      	movs	r5, #80	@ 0x50
 800867c:	6013      	str	r3, [r2, #0]
 800867e:	e72b      	b.n	80084d8 <__gethex+0xf8>
 8008680:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1f3      	bne.n	800866e <__gethex+0x28e>
 8008686:	e7e0      	b.n	800864a <__gethex+0x26a>
 8008688:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1dd      	bne.n	800864a <__gethex+0x26a>
 800868e:	e7ee      	b.n	800866e <__gethex+0x28e>
 8008690:	0800a2de 	.word	0x0800a2de
 8008694:	0800a4e9 	.word	0x0800a4e9
 8008698:	0800a4fa 	.word	0x0800a4fa
 800869c:	1e6f      	subs	r7, r5, #1
 800869e:	f1b9 0f00 	cmp.w	r9, #0
 80086a2:	d130      	bne.n	8008706 <__gethex+0x326>
 80086a4:	b127      	cbz	r7, 80086b0 <__gethex+0x2d0>
 80086a6:	4639      	mov	r1, r7
 80086a8:	4620      	mov	r0, r4
 80086aa:	f000 feb8 	bl	800941e <__any_on>
 80086ae:	4681      	mov	r9, r0
 80086b0:	2301      	movs	r3, #1
 80086b2:	4629      	mov	r1, r5
 80086b4:	1b76      	subs	r6, r6, r5
 80086b6:	2502      	movs	r5, #2
 80086b8:	117a      	asrs	r2, r7, #5
 80086ba:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80086be:	f007 071f 	and.w	r7, r7, #31
 80086c2:	40bb      	lsls	r3, r7
 80086c4:	4213      	tst	r3, r2
 80086c6:	4620      	mov	r0, r4
 80086c8:	bf18      	it	ne
 80086ca:	f049 0902 	orrne.w	r9, r9, #2
 80086ce:	f7ff fe1f 	bl	8008310 <rshift>
 80086d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80086d6:	f1b9 0f00 	cmp.w	r9, #0
 80086da:	d047      	beq.n	800876c <__gethex+0x38c>
 80086dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d015      	beq.n	8008710 <__gethex+0x330>
 80086e4:	2b03      	cmp	r3, #3
 80086e6:	d017      	beq.n	8008718 <__gethex+0x338>
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d109      	bne.n	8008700 <__gethex+0x320>
 80086ec:	f019 0f02 	tst.w	r9, #2
 80086f0:	d006      	beq.n	8008700 <__gethex+0x320>
 80086f2:	f8da 3000 	ldr.w	r3, [sl]
 80086f6:	ea49 0903 	orr.w	r9, r9, r3
 80086fa:	f019 0f01 	tst.w	r9, #1
 80086fe:	d10e      	bne.n	800871e <__gethex+0x33e>
 8008700:	f045 0510 	orr.w	r5, r5, #16
 8008704:	e032      	b.n	800876c <__gethex+0x38c>
 8008706:	f04f 0901 	mov.w	r9, #1
 800870a:	e7d1      	b.n	80086b0 <__gethex+0x2d0>
 800870c:	2501      	movs	r5, #1
 800870e:	e7e2      	b.n	80086d6 <__gethex+0x2f6>
 8008710:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008712:	f1c3 0301 	rsb	r3, r3, #1
 8008716:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008718:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800871a:	2b00      	cmp	r3, #0
 800871c:	d0f0      	beq.n	8008700 <__gethex+0x320>
 800871e:	f04f 0c00 	mov.w	ip, #0
 8008722:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008726:	f104 0314 	add.w	r3, r4, #20
 800872a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800872e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008732:	4618      	mov	r0, r3
 8008734:	f853 2b04 	ldr.w	r2, [r3], #4
 8008738:	f1b2 3fff 	cmp.w	r2, #4294967295
 800873c:	d01b      	beq.n	8008776 <__gethex+0x396>
 800873e:	3201      	adds	r2, #1
 8008740:	6002      	str	r2, [r0, #0]
 8008742:	2d02      	cmp	r5, #2
 8008744:	f104 0314 	add.w	r3, r4, #20
 8008748:	d13c      	bne.n	80087c4 <__gethex+0x3e4>
 800874a:	f8d8 2000 	ldr.w	r2, [r8]
 800874e:	3a01      	subs	r2, #1
 8008750:	42b2      	cmp	r2, r6
 8008752:	d109      	bne.n	8008768 <__gethex+0x388>
 8008754:	2201      	movs	r2, #1
 8008756:	1171      	asrs	r1, r6, #5
 8008758:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800875c:	f006 061f 	and.w	r6, r6, #31
 8008760:	fa02 f606 	lsl.w	r6, r2, r6
 8008764:	421e      	tst	r6, r3
 8008766:	d13a      	bne.n	80087de <__gethex+0x3fe>
 8008768:	f045 0520 	orr.w	r5, r5, #32
 800876c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800876e:	601c      	str	r4, [r3, #0]
 8008770:	9b02      	ldr	r3, [sp, #8]
 8008772:	601f      	str	r7, [r3, #0]
 8008774:	e6b0      	b.n	80084d8 <__gethex+0xf8>
 8008776:	4299      	cmp	r1, r3
 8008778:	f843 cc04 	str.w	ip, [r3, #-4]
 800877c:	d8d9      	bhi.n	8008732 <__gethex+0x352>
 800877e:	68a3      	ldr	r3, [r4, #8]
 8008780:	459b      	cmp	fp, r3
 8008782:	db17      	blt.n	80087b4 <__gethex+0x3d4>
 8008784:	6861      	ldr	r1, [r4, #4]
 8008786:	9801      	ldr	r0, [sp, #4]
 8008788:	3101      	adds	r1, #1
 800878a:	f000 f9c3 	bl	8008b14 <_Balloc>
 800878e:	4681      	mov	r9, r0
 8008790:	b918      	cbnz	r0, 800879a <__gethex+0x3ba>
 8008792:	4602      	mov	r2, r0
 8008794:	2184      	movs	r1, #132	@ 0x84
 8008796:	4b19      	ldr	r3, [pc, #100]	@ (80087fc <__gethex+0x41c>)
 8008798:	e6c5      	b.n	8008526 <__gethex+0x146>
 800879a:	6922      	ldr	r2, [r4, #16]
 800879c:	f104 010c 	add.w	r1, r4, #12
 80087a0:	3202      	adds	r2, #2
 80087a2:	0092      	lsls	r2, r2, #2
 80087a4:	300c      	adds	r0, #12
 80087a6:	f7fe ff00 	bl	80075aa <memcpy>
 80087aa:	4621      	mov	r1, r4
 80087ac:	9801      	ldr	r0, [sp, #4]
 80087ae:	f000 f9f1 	bl	8008b94 <_Bfree>
 80087b2:	464c      	mov	r4, r9
 80087b4:	6923      	ldr	r3, [r4, #16]
 80087b6:	1c5a      	adds	r2, r3, #1
 80087b8:	6122      	str	r2, [r4, #16]
 80087ba:	2201      	movs	r2, #1
 80087bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80087c0:	615a      	str	r2, [r3, #20]
 80087c2:	e7be      	b.n	8008742 <__gethex+0x362>
 80087c4:	6922      	ldr	r2, [r4, #16]
 80087c6:	455a      	cmp	r2, fp
 80087c8:	dd0b      	ble.n	80087e2 <__gethex+0x402>
 80087ca:	2101      	movs	r1, #1
 80087cc:	4620      	mov	r0, r4
 80087ce:	f7ff fd9f 	bl	8008310 <rshift>
 80087d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087d6:	3701      	adds	r7, #1
 80087d8:	42bb      	cmp	r3, r7
 80087da:	f6ff aee0 	blt.w	800859e <__gethex+0x1be>
 80087de:	2501      	movs	r5, #1
 80087e0:	e7c2      	b.n	8008768 <__gethex+0x388>
 80087e2:	f016 061f 	ands.w	r6, r6, #31
 80087e6:	d0fa      	beq.n	80087de <__gethex+0x3fe>
 80087e8:	4453      	add	r3, sl
 80087ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80087ee:	f000 fa83 	bl	8008cf8 <__hi0bits>
 80087f2:	f1c6 0620 	rsb	r6, r6, #32
 80087f6:	42b0      	cmp	r0, r6
 80087f8:	dbe7      	blt.n	80087ca <__gethex+0x3ea>
 80087fa:	e7f0      	b.n	80087de <__gethex+0x3fe>
 80087fc:	0800a4e9 	.word	0x0800a4e9

08008800 <L_shift>:
 8008800:	f1c2 0208 	rsb	r2, r2, #8
 8008804:	0092      	lsls	r2, r2, #2
 8008806:	b570      	push	{r4, r5, r6, lr}
 8008808:	f1c2 0620 	rsb	r6, r2, #32
 800880c:	6843      	ldr	r3, [r0, #4]
 800880e:	6804      	ldr	r4, [r0, #0]
 8008810:	fa03 f506 	lsl.w	r5, r3, r6
 8008814:	432c      	orrs	r4, r5
 8008816:	40d3      	lsrs	r3, r2
 8008818:	6004      	str	r4, [r0, #0]
 800881a:	f840 3f04 	str.w	r3, [r0, #4]!
 800881e:	4288      	cmp	r0, r1
 8008820:	d3f4      	bcc.n	800880c <L_shift+0xc>
 8008822:	bd70      	pop	{r4, r5, r6, pc}

08008824 <__match>:
 8008824:	b530      	push	{r4, r5, lr}
 8008826:	6803      	ldr	r3, [r0, #0]
 8008828:	3301      	adds	r3, #1
 800882a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800882e:	b914      	cbnz	r4, 8008836 <__match+0x12>
 8008830:	6003      	str	r3, [r0, #0]
 8008832:	2001      	movs	r0, #1
 8008834:	bd30      	pop	{r4, r5, pc}
 8008836:	f813 2b01 	ldrb.w	r2, [r3], #1
 800883a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800883e:	2d19      	cmp	r5, #25
 8008840:	bf98      	it	ls
 8008842:	3220      	addls	r2, #32
 8008844:	42a2      	cmp	r2, r4
 8008846:	d0f0      	beq.n	800882a <__match+0x6>
 8008848:	2000      	movs	r0, #0
 800884a:	e7f3      	b.n	8008834 <__match+0x10>

0800884c <__hexnan>:
 800884c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008850:	2500      	movs	r5, #0
 8008852:	680b      	ldr	r3, [r1, #0]
 8008854:	4682      	mov	sl, r0
 8008856:	115e      	asrs	r6, r3, #5
 8008858:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800885c:	f013 031f 	ands.w	r3, r3, #31
 8008860:	bf18      	it	ne
 8008862:	3604      	addne	r6, #4
 8008864:	1f37      	subs	r7, r6, #4
 8008866:	4690      	mov	r8, r2
 8008868:	46b9      	mov	r9, r7
 800886a:	463c      	mov	r4, r7
 800886c:	46ab      	mov	fp, r5
 800886e:	b087      	sub	sp, #28
 8008870:	6801      	ldr	r1, [r0, #0]
 8008872:	9301      	str	r3, [sp, #4]
 8008874:	f846 5c04 	str.w	r5, [r6, #-4]
 8008878:	9502      	str	r5, [sp, #8]
 800887a:	784a      	ldrb	r2, [r1, #1]
 800887c:	1c4b      	adds	r3, r1, #1
 800887e:	9303      	str	r3, [sp, #12]
 8008880:	b342      	cbz	r2, 80088d4 <__hexnan+0x88>
 8008882:	4610      	mov	r0, r2
 8008884:	9105      	str	r1, [sp, #20]
 8008886:	9204      	str	r2, [sp, #16]
 8008888:	f7ff fd95 	bl	80083b6 <__hexdig_fun>
 800888c:	2800      	cmp	r0, #0
 800888e:	d151      	bne.n	8008934 <__hexnan+0xe8>
 8008890:	9a04      	ldr	r2, [sp, #16]
 8008892:	9905      	ldr	r1, [sp, #20]
 8008894:	2a20      	cmp	r2, #32
 8008896:	d818      	bhi.n	80088ca <__hexnan+0x7e>
 8008898:	9b02      	ldr	r3, [sp, #8]
 800889a:	459b      	cmp	fp, r3
 800889c:	dd13      	ble.n	80088c6 <__hexnan+0x7a>
 800889e:	454c      	cmp	r4, r9
 80088a0:	d206      	bcs.n	80088b0 <__hexnan+0x64>
 80088a2:	2d07      	cmp	r5, #7
 80088a4:	dc04      	bgt.n	80088b0 <__hexnan+0x64>
 80088a6:	462a      	mov	r2, r5
 80088a8:	4649      	mov	r1, r9
 80088aa:	4620      	mov	r0, r4
 80088ac:	f7ff ffa8 	bl	8008800 <L_shift>
 80088b0:	4544      	cmp	r4, r8
 80088b2:	d952      	bls.n	800895a <__hexnan+0x10e>
 80088b4:	2300      	movs	r3, #0
 80088b6:	f1a4 0904 	sub.w	r9, r4, #4
 80088ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80088be:	461d      	mov	r5, r3
 80088c0:	464c      	mov	r4, r9
 80088c2:	f8cd b008 	str.w	fp, [sp, #8]
 80088c6:	9903      	ldr	r1, [sp, #12]
 80088c8:	e7d7      	b.n	800887a <__hexnan+0x2e>
 80088ca:	2a29      	cmp	r2, #41	@ 0x29
 80088cc:	d157      	bne.n	800897e <__hexnan+0x132>
 80088ce:	3102      	adds	r1, #2
 80088d0:	f8ca 1000 	str.w	r1, [sl]
 80088d4:	f1bb 0f00 	cmp.w	fp, #0
 80088d8:	d051      	beq.n	800897e <__hexnan+0x132>
 80088da:	454c      	cmp	r4, r9
 80088dc:	d206      	bcs.n	80088ec <__hexnan+0xa0>
 80088de:	2d07      	cmp	r5, #7
 80088e0:	dc04      	bgt.n	80088ec <__hexnan+0xa0>
 80088e2:	462a      	mov	r2, r5
 80088e4:	4649      	mov	r1, r9
 80088e6:	4620      	mov	r0, r4
 80088e8:	f7ff ff8a 	bl	8008800 <L_shift>
 80088ec:	4544      	cmp	r4, r8
 80088ee:	d936      	bls.n	800895e <__hexnan+0x112>
 80088f0:	4623      	mov	r3, r4
 80088f2:	f1a8 0204 	sub.w	r2, r8, #4
 80088f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80088fa:	429f      	cmp	r7, r3
 80088fc:	f842 1f04 	str.w	r1, [r2, #4]!
 8008900:	d2f9      	bcs.n	80088f6 <__hexnan+0xaa>
 8008902:	1b3b      	subs	r3, r7, r4
 8008904:	f023 0303 	bic.w	r3, r3, #3
 8008908:	3304      	adds	r3, #4
 800890a:	3401      	adds	r4, #1
 800890c:	3e03      	subs	r6, #3
 800890e:	42b4      	cmp	r4, r6
 8008910:	bf88      	it	hi
 8008912:	2304      	movhi	r3, #4
 8008914:	2200      	movs	r2, #0
 8008916:	4443      	add	r3, r8
 8008918:	f843 2b04 	str.w	r2, [r3], #4
 800891c:	429f      	cmp	r7, r3
 800891e:	d2fb      	bcs.n	8008918 <__hexnan+0xcc>
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	b91b      	cbnz	r3, 800892c <__hexnan+0xe0>
 8008924:	4547      	cmp	r7, r8
 8008926:	d128      	bne.n	800897a <__hexnan+0x12e>
 8008928:	2301      	movs	r3, #1
 800892a:	603b      	str	r3, [r7, #0]
 800892c:	2005      	movs	r0, #5
 800892e:	b007      	add	sp, #28
 8008930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008934:	3501      	adds	r5, #1
 8008936:	2d08      	cmp	r5, #8
 8008938:	f10b 0b01 	add.w	fp, fp, #1
 800893c:	dd06      	ble.n	800894c <__hexnan+0x100>
 800893e:	4544      	cmp	r4, r8
 8008940:	d9c1      	bls.n	80088c6 <__hexnan+0x7a>
 8008942:	2300      	movs	r3, #0
 8008944:	2501      	movs	r5, #1
 8008946:	f844 3c04 	str.w	r3, [r4, #-4]
 800894a:	3c04      	subs	r4, #4
 800894c:	6822      	ldr	r2, [r4, #0]
 800894e:	f000 000f 	and.w	r0, r0, #15
 8008952:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008956:	6020      	str	r0, [r4, #0]
 8008958:	e7b5      	b.n	80088c6 <__hexnan+0x7a>
 800895a:	2508      	movs	r5, #8
 800895c:	e7b3      	b.n	80088c6 <__hexnan+0x7a>
 800895e:	9b01      	ldr	r3, [sp, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d0dd      	beq.n	8008920 <__hexnan+0xd4>
 8008964:	f04f 32ff 	mov.w	r2, #4294967295
 8008968:	f1c3 0320 	rsb	r3, r3, #32
 800896c:	40da      	lsrs	r2, r3
 800896e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008972:	4013      	ands	r3, r2
 8008974:	f846 3c04 	str.w	r3, [r6, #-4]
 8008978:	e7d2      	b.n	8008920 <__hexnan+0xd4>
 800897a:	3f04      	subs	r7, #4
 800897c:	e7d0      	b.n	8008920 <__hexnan+0xd4>
 800897e:	2004      	movs	r0, #4
 8008980:	e7d5      	b.n	800892e <__hexnan+0xe2>
	...

08008984 <malloc>:
 8008984:	4b02      	ldr	r3, [pc, #8]	@ (8008990 <malloc+0xc>)
 8008986:	4601      	mov	r1, r0
 8008988:	6818      	ldr	r0, [r3, #0]
 800898a:	f000 b825 	b.w	80089d8 <_malloc_r>
 800898e:	bf00      	nop
 8008990:	20000198 	.word	0x20000198

08008994 <sbrk_aligned>:
 8008994:	b570      	push	{r4, r5, r6, lr}
 8008996:	4e0f      	ldr	r6, [pc, #60]	@ (80089d4 <sbrk_aligned+0x40>)
 8008998:	460c      	mov	r4, r1
 800899a:	6831      	ldr	r1, [r6, #0]
 800899c:	4605      	mov	r5, r0
 800899e:	b911      	cbnz	r1, 80089a6 <sbrk_aligned+0x12>
 80089a0:	f000 ff84 	bl	80098ac <_sbrk_r>
 80089a4:	6030      	str	r0, [r6, #0]
 80089a6:	4621      	mov	r1, r4
 80089a8:	4628      	mov	r0, r5
 80089aa:	f000 ff7f 	bl	80098ac <_sbrk_r>
 80089ae:	1c43      	adds	r3, r0, #1
 80089b0:	d103      	bne.n	80089ba <sbrk_aligned+0x26>
 80089b2:	f04f 34ff 	mov.w	r4, #4294967295
 80089b6:	4620      	mov	r0, r4
 80089b8:	bd70      	pop	{r4, r5, r6, pc}
 80089ba:	1cc4      	adds	r4, r0, #3
 80089bc:	f024 0403 	bic.w	r4, r4, #3
 80089c0:	42a0      	cmp	r0, r4
 80089c2:	d0f8      	beq.n	80089b6 <sbrk_aligned+0x22>
 80089c4:	1a21      	subs	r1, r4, r0
 80089c6:	4628      	mov	r0, r5
 80089c8:	f000 ff70 	bl	80098ac <_sbrk_r>
 80089cc:	3001      	adds	r0, #1
 80089ce:	d1f2      	bne.n	80089b6 <sbrk_aligned+0x22>
 80089d0:	e7ef      	b.n	80089b2 <sbrk_aligned+0x1e>
 80089d2:	bf00      	nop
 80089d4:	20000b90 	.word	0x20000b90

080089d8 <_malloc_r>:
 80089d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089dc:	1ccd      	adds	r5, r1, #3
 80089de:	f025 0503 	bic.w	r5, r5, #3
 80089e2:	3508      	adds	r5, #8
 80089e4:	2d0c      	cmp	r5, #12
 80089e6:	bf38      	it	cc
 80089e8:	250c      	movcc	r5, #12
 80089ea:	2d00      	cmp	r5, #0
 80089ec:	4606      	mov	r6, r0
 80089ee:	db01      	blt.n	80089f4 <_malloc_r+0x1c>
 80089f0:	42a9      	cmp	r1, r5
 80089f2:	d904      	bls.n	80089fe <_malloc_r+0x26>
 80089f4:	230c      	movs	r3, #12
 80089f6:	6033      	str	r3, [r6, #0]
 80089f8:	2000      	movs	r0, #0
 80089fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ad4 <_malloc_r+0xfc>
 8008a02:	f000 f87b 	bl	8008afc <__malloc_lock>
 8008a06:	f8d8 3000 	ldr.w	r3, [r8]
 8008a0a:	461c      	mov	r4, r3
 8008a0c:	bb44      	cbnz	r4, 8008a60 <_malloc_r+0x88>
 8008a0e:	4629      	mov	r1, r5
 8008a10:	4630      	mov	r0, r6
 8008a12:	f7ff ffbf 	bl	8008994 <sbrk_aligned>
 8008a16:	1c43      	adds	r3, r0, #1
 8008a18:	4604      	mov	r4, r0
 8008a1a:	d158      	bne.n	8008ace <_malloc_r+0xf6>
 8008a1c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a20:	4627      	mov	r7, r4
 8008a22:	2f00      	cmp	r7, #0
 8008a24:	d143      	bne.n	8008aae <_malloc_r+0xd6>
 8008a26:	2c00      	cmp	r4, #0
 8008a28:	d04b      	beq.n	8008ac2 <_malloc_r+0xea>
 8008a2a:	6823      	ldr	r3, [r4, #0]
 8008a2c:	4639      	mov	r1, r7
 8008a2e:	4630      	mov	r0, r6
 8008a30:	eb04 0903 	add.w	r9, r4, r3
 8008a34:	f000 ff3a 	bl	80098ac <_sbrk_r>
 8008a38:	4581      	cmp	r9, r0
 8008a3a:	d142      	bne.n	8008ac2 <_malloc_r+0xea>
 8008a3c:	6821      	ldr	r1, [r4, #0]
 8008a3e:	4630      	mov	r0, r6
 8008a40:	1a6d      	subs	r5, r5, r1
 8008a42:	4629      	mov	r1, r5
 8008a44:	f7ff ffa6 	bl	8008994 <sbrk_aligned>
 8008a48:	3001      	adds	r0, #1
 8008a4a:	d03a      	beq.n	8008ac2 <_malloc_r+0xea>
 8008a4c:	6823      	ldr	r3, [r4, #0]
 8008a4e:	442b      	add	r3, r5
 8008a50:	6023      	str	r3, [r4, #0]
 8008a52:	f8d8 3000 	ldr.w	r3, [r8]
 8008a56:	685a      	ldr	r2, [r3, #4]
 8008a58:	bb62      	cbnz	r2, 8008ab4 <_malloc_r+0xdc>
 8008a5a:	f8c8 7000 	str.w	r7, [r8]
 8008a5e:	e00f      	b.n	8008a80 <_malloc_r+0xa8>
 8008a60:	6822      	ldr	r2, [r4, #0]
 8008a62:	1b52      	subs	r2, r2, r5
 8008a64:	d420      	bmi.n	8008aa8 <_malloc_r+0xd0>
 8008a66:	2a0b      	cmp	r2, #11
 8008a68:	d917      	bls.n	8008a9a <_malloc_r+0xc2>
 8008a6a:	1961      	adds	r1, r4, r5
 8008a6c:	42a3      	cmp	r3, r4
 8008a6e:	6025      	str	r5, [r4, #0]
 8008a70:	bf18      	it	ne
 8008a72:	6059      	strne	r1, [r3, #4]
 8008a74:	6863      	ldr	r3, [r4, #4]
 8008a76:	bf08      	it	eq
 8008a78:	f8c8 1000 	streq.w	r1, [r8]
 8008a7c:	5162      	str	r2, [r4, r5]
 8008a7e:	604b      	str	r3, [r1, #4]
 8008a80:	4630      	mov	r0, r6
 8008a82:	f000 f841 	bl	8008b08 <__malloc_unlock>
 8008a86:	f104 000b 	add.w	r0, r4, #11
 8008a8a:	1d23      	adds	r3, r4, #4
 8008a8c:	f020 0007 	bic.w	r0, r0, #7
 8008a90:	1ac2      	subs	r2, r0, r3
 8008a92:	bf1c      	itt	ne
 8008a94:	1a1b      	subne	r3, r3, r0
 8008a96:	50a3      	strne	r3, [r4, r2]
 8008a98:	e7af      	b.n	80089fa <_malloc_r+0x22>
 8008a9a:	6862      	ldr	r2, [r4, #4]
 8008a9c:	42a3      	cmp	r3, r4
 8008a9e:	bf0c      	ite	eq
 8008aa0:	f8c8 2000 	streq.w	r2, [r8]
 8008aa4:	605a      	strne	r2, [r3, #4]
 8008aa6:	e7eb      	b.n	8008a80 <_malloc_r+0xa8>
 8008aa8:	4623      	mov	r3, r4
 8008aaa:	6864      	ldr	r4, [r4, #4]
 8008aac:	e7ae      	b.n	8008a0c <_malloc_r+0x34>
 8008aae:	463c      	mov	r4, r7
 8008ab0:	687f      	ldr	r7, [r7, #4]
 8008ab2:	e7b6      	b.n	8008a22 <_malloc_r+0x4a>
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	42a3      	cmp	r3, r4
 8008aba:	d1fb      	bne.n	8008ab4 <_malloc_r+0xdc>
 8008abc:	2300      	movs	r3, #0
 8008abe:	6053      	str	r3, [r2, #4]
 8008ac0:	e7de      	b.n	8008a80 <_malloc_r+0xa8>
 8008ac2:	230c      	movs	r3, #12
 8008ac4:	4630      	mov	r0, r6
 8008ac6:	6033      	str	r3, [r6, #0]
 8008ac8:	f000 f81e 	bl	8008b08 <__malloc_unlock>
 8008acc:	e794      	b.n	80089f8 <_malloc_r+0x20>
 8008ace:	6005      	str	r5, [r0, #0]
 8008ad0:	e7d6      	b.n	8008a80 <_malloc_r+0xa8>
 8008ad2:	bf00      	nop
 8008ad4:	20000b94 	.word	0x20000b94

08008ad8 <__ascii_mbtowc>:
 8008ad8:	b082      	sub	sp, #8
 8008ada:	b901      	cbnz	r1, 8008ade <__ascii_mbtowc+0x6>
 8008adc:	a901      	add	r1, sp, #4
 8008ade:	b142      	cbz	r2, 8008af2 <__ascii_mbtowc+0x1a>
 8008ae0:	b14b      	cbz	r3, 8008af6 <__ascii_mbtowc+0x1e>
 8008ae2:	7813      	ldrb	r3, [r2, #0]
 8008ae4:	600b      	str	r3, [r1, #0]
 8008ae6:	7812      	ldrb	r2, [r2, #0]
 8008ae8:	1e10      	subs	r0, r2, #0
 8008aea:	bf18      	it	ne
 8008aec:	2001      	movne	r0, #1
 8008aee:	b002      	add	sp, #8
 8008af0:	4770      	bx	lr
 8008af2:	4610      	mov	r0, r2
 8008af4:	e7fb      	b.n	8008aee <__ascii_mbtowc+0x16>
 8008af6:	f06f 0001 	mvn.w	r0, #1
 8008afa:	e7f8      	b.n	8008aee <__ascii_mbtowc+0x16>

08008afc <__malloc_lock>:
 8008afc:	4801      	ldr	r0, [pc, #4]	@ (8008b04 <__malloc_lock+0x8>)
 8008afe:	f7fe bd3c 	b.w	800757a <__retarget_lock_acquire_recursive>
 8008b02:	bf00      	nop
 8008b04:	20000b8c 	.word	0x20000b8c

08008b08 <__malloc_unlock>:
 8008b08:	4801      	ldr	r0, [pc, #4]	@ (8008b10 <__malloc_unlock+0x8>)
 8008b0a:	f7fe bd37 	b.w	800757c <__retarget_lock_release_recursive>
 8008b0e:	bf00      	nop
 8008b10:	20000b8c 	.word	0x20000b8c

08008b14 <_Balloc>:
 8008b14:	b570      	push	{r4, r5, r6, lr}
 8008b16:	69c6      	ldr	r6, [r0, #28]
 8008b18:	4604      	mov	r4, r0
 8008b1a:	460d      	mov	r5, r1
 8008b1c:	b976      	cbnz	r6, 8008b3c <_Balloc+0x28>
 8008b1e:	2010      	movs	r0, #16
 8008b20:	f7ff ff30 	bl	8008984 <malloc>
 8008b24:	4602      	mov	r2, r0
 8008b26:	61e0      	str	r0, [r4, #28]
 8008b28:	b920      	cbnz	r0, 8008b34 <_Balloc+0x20>
 8008b2a:	216b      	movs	r1, #107	@ 0x6b
 8008b2c:	4b17      	ldr	r3, [pc, #92]	@ (8008b8c <_Balloc+0x78>)
 8008b2e:	4818      	ldr	r0, [pc, #96]	@ (8008b90 <_Balloc+0x7c>)
 8008b30:	f000 fecc 	bl	80098cc <__assert_func>
 8008b34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b38:	6006      	str	r6, [r0, #0]
 8008b3a:	60c6      	str	r6, [r0, #12]
 8008b3c:	69e6      	ldr	r6, [r4, #28]
 8008b3e:	68f3      	ldr	r3, [r6, #12]
 8008b40:	b183      	cbz	r3, 8008b64 <_Balloc+0x50>
 8008b42:	69e3      	ldr	r3, [r4, #28]
 8008b44:	68db      	ldr	r3, [r3, #12]
 8008b46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b4a:	b9b8      	cbnz	r0, 8008b7c <_Balloc+0x68>
 8008b4c:	2101      	movs	r1, #1
 8008b4e:	fa01 f605 	lsl.w	r6, r1, r5
 8008b52:	1d72      	adds	r2, r6, #5
 8008b54:	4620      	mov	r0, r4
 8008b56:	0092      	lsls	r2, r2, #2
 8008b58:	f000 fed6 	bl	8009908 <_calloc_r>
 8008b5c:	b160      	cbz	r0, 8008b78 <_Balloc+0x64>
 8008b5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b62:	e00e      	b.n	8008b82 <_Balloc+0x6e>
 8008b64:	2221      	movs	r2, #33	@ 0x21
 8008b66:	2104      	movs	r1, #4
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f000 fecd 	bl	8009908 <_calloc_r>
 8008b6e:	69e3      	ldr	r3, [r4, #28]
 8008b70:	60f0      	str	r0, [r6, #12]
 8008b72:	68db      	ldr	r3, [r3, #12]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e4      	bne.n	8008b42 <_Balloc+0x2e>
 8008b78:	2000      	movs	r0, #0
 8008b7a:	bd70      	pop	{r4, r5, r6, pc}
 8008b7c:	6802      	ldr	r2, [r0, #0]
 8008b7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b82:	2300      	movs	r3, #0
 8008b84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b88:	e7f7      	b.n	8008b7a <_Balloc+0x66>
 8008b8a:	bf00      	nop
 8008b8c:	0800a47a 	.word	0x0800a47a
 8008b90:	0800a55a 	.word	0x0800a55a

08008b94 <_Bfree>:
 8008b94:	b570      	push	{r4, r5, r6, lr}
 8008b96:	69c6      	ldr	r6, [r0, #28]
 8008b98:	4605      	mov	r5, r0
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	b976      	cbnz	r6, 8008bbc <_Bfree+0x28>
 8008b9e:	2010      	movs	r0, #16
 8008ba0:	f7ff fef0 	bl	8008984 <malloc>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	61e8      	str	r0, [r5, #28]
 8008ba8:	b920      	cbnz	r0, 8008bb4 <_Bfree+0x20>
 8008baa:	218f      	movs	r1, #143	@ 0x8f
 8008bac:	4b08      	ldr	r3, [pc, #32]	@ (8008bd0 <_Bfree+0x3c>)
 8008bae:	4809      	ldr	r0, [pc, #36]	@ (8008bd4 <_Bfree+0x40>)
 8008bb0:	f000 fe8c 	bl	80098cc <__assert_func>
 8008bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bb8:	6006      	str	r6, [r0, #0]
 8008bba:	60c6      	str	r6, [r0, #12]
 8008bbc:	b13c      	cbz	r4, 8008bce <_Bfree+0x3a>
 8008bbe:	69eb      	ldr	r3, [r5, #28]
 8008bc0:	6862      	ldr	r2, [r4, #4]
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bc8:	6021      	str	r1, [r4, #0]
 8008bca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008bce:	bd70      	pop	{r4, r5, r6, pc}
 8008bd0:	0800a47a 	.word	0x0800a47a
 8008bd4:	0800a55a 	.word	0x0800a55a

08008bd8 <__multadd>:
 8008bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bdc:	4607      	mov	r7, r0
 8008bde:	460c      	mov	r4, r1
 8008be0:	461e      	mov	r6, r3
 8008be2:	2000      	movs	r0, #0
 8008be4:	690d      	ldr	r5, [r1, #16]
 8008be6:	f101 0c14 	add.w	ip, r1, #20
 8008bea:	f8dc 3000 	ldr.w	r3, [ip]
 8008bee:	3001      	adds	r0, #1
 8008bf0:	b299      	uxth	r1, r3
 8008bf2:	fb02 6101 	mla	r1, r2, r1, r6
 8008bf6:	0c1e      	lsrs	r6, r3, #16
 8008bf8:	0c0b      	lsrs	r3, r1, #16
 8008bfa:	fb02 3306 	mla	r3, r2, r6, r3
 8008bfe:	b289      	uxth	r1, r1
 8008c00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c04:	4285      	cmp	r5, r0
 8008c06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c0a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c0e:	dcec      	bgt.n	8008bea <__multadd+0x12>
 8008c10:	b30e      	cbz	r6, 8008c56 <__multadd+0x7e>
 8008c12:	68a3      	ldr	r3, [r4, #8]
 8008c14:	42ab      	cmp	r3, r5
 8008c16:	dc19      	bgt.n	8008c4c <__multadd+0x74>
 8008c18:	6861      	ldr	r1, [r4, #4]
 8008c1a:	4638      	mov	r0, r7
 8008c1c:	3101      	adds	r1, #1
 8008c1e:	f7ff ff79 	bl	8008b14 <_Balloc>
 8008c22:	4680      	mov	r8, r0
 8008c24:	b928      	cbnz	r0, 8008c32 <__multadd+0x5a>
 8008c26:	4602      	mov	r2, r0
 8008c28:	21ba      	movs	r1, #186	@ 0xba
 8008c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8008c5c <__multadd+0x84>)
 8008c2c:	480c      	ldr	r0, [pc, #48]	@ (8008c60 <__multadd+0x88>)
 8008c2e:	f000 fe4d 	bl	80098cc <__assert_func>
 8008c32:	6922      	ldr	r2, [r4, #16]
 8008c34:	f104 010c 	add.w	r1, r4, #12
 8008c38:	3202      	adds	r2, #2
 8008c3a:	0092      	lsls	r2, r2, #2
 8008c3c:	300c      	adds	r0, #12
 8008c3e:	f7fe fcb4 	bl	80075aa <memcpy>
 8008c42:	4621      	mov	r1, r4
 8008c44:	4638      	mov	r0, r7
 8008c46:	f7ff ffa5 	bl	8008b94 <_Bfree>
 8008c4a:	4644      	mov	r4, r8
 8008c4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c50:	3501      	adds	r5, #1
 8008c52:	615e      	str	r6, [r3, #20]
 8008c54:	6125      	str	r5, [r4, #16]
 8008c56:	4620      	mov	r0, r4
 8008c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c5c:	0800a4e9 	.word	0x0800a4e9
 8008c60:	0800a55a 	.word	0x0800a55a

08008c64 <__s2b>:
 8008c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c68:	4615      	mov	r5, r2
 8008c6a:	2209      	movs	r2, #9
 8008c6c:	461f      	mov	r7, r3
 8008c6e:	3308      	adds	r3, #8
 8008c70:	460c      	mov	r4, r1
 8008c72:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c76:	4606      	mov	r6, r0
 8008c78:	2201      	movs	r2, #1
 8008c7a:	2100      	movs	r1, #0
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	db09      	blt.n	8008c94 <__s2b+0x30>
 8008c80:	4630      	mov	r0, r6
 8008c82:	f7ff ff47 	bl	8008b14 <_Balloc>
 8008c86:	b940      	cbnz	r0, 8008c9a <__s2b+0x36>
 8008c88:	4602      	mov	r2, r0
 8008c8a:	21d3      	movs	r1, #211	@ 0xd3
 8008c8c:	4b18      	ldr	r3, [pc, #96]	@ (8008cf0 <__s2b+0x8c>)
 8008c8e:	4819      	ldr	r0, [pc, #100]	@ (8008cf4 <__s2b+0x90>)
 8008c90:	f000 fe1c 	bl	80098cc <__assert_func>
 8008c94:	0052      	lsls	r2, r2, #1
 8008c96:	3101      	adds	r1, #1
 8008c98:	e7f0      	b.n	8008c7c <__s2b+0x18>
 8008c9a:	9b08      	ldr	r3, [sp, #32]
 8008c9c:	2d09      	cmp	r5, #9
 8008c9e:	6143      	str	r3, [r0, #20]
 8008ca0:	f04f 0301 	mov.w	r3, #1
 8008ca4:	6103      	str	r3, [r0, #16]
 8008ca6:	dd16      	ble.n	8008cd6 <__s2b+0x72>
 8008ca8:	f104 0909 	add.w	r9, r4, #9
 8008cac:	46c8      	mov	r8, r9
 8008cae:	442c      	add	r4, r5
 8008cb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008cb4:	4601      	mov	r1, r0
 8008cb6:	220a      	movs	r2, #10
 8008cb8:	4630      	mov	r0, r6
 8008cba:	3b30      	subs	r3, #48	@ 0x30
 8008cbc:	f7ff ff8c 	bl	8008bd8 <__multadd>
 8008cc0:	45a0      	cmp	r8, r4
 8008cc2:	d1f5      	bne.n	8008cb0 <__s2b+0x4c>
 8008cc4:	f1a5 0408 	sub.w	r4, r5, #8
 8008cc8:	444c      	add	r4, r9
 8008cca:	1b2d      	subs	r5, r5, r4
 8008ccc:	1963      	adds	r3, r4, r5
 8008cce:	42bb      	cmp	r3, r7
 8008cd0:	db04      	blt.n	8008cdc <__s2b+0x78>
 8008cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cd6:	2509      	movs	r5, #9
 8008cd8:	340a      	adds	r4, #10
 8008cda:	e7f6      	b.n	8008cca <__s2b+0x66>
 8008cdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ce0:	4601      	mov	r1, r0
 8008ce2:	220a      	movs	r2, #10
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	3b30      	subs	r3, #48	@ 0x30
 8008ce8:	f7ff ff76 	bl	8008bd8 <__multadd>
 8008cec:	e7ee      	b.n	8008ccc <__s2b+0x68>
 8008cee:	bf00      	nop
 8008cf0:	0800a4e9 	.word	0x0800a4e9
 8008cf4:	0800a55a 	.word	0x0800a55a

08008cf8 <__hi0bits>:
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008cfe:	bf3a      	itte	cc
 8008d00:	0403      	lslcc	r3, r0, #16
 8008d02:	2010      	movcc	r0, #16
 8008d04:	2000      	movcs	r0, #0
 8008d06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d0a:	bf3c      	itt	cc
 8008d0c:	021b      	lslcc	r3, r3, #8
 8008d0e:	3008      	addcc	r0, #8
 8008d10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d14:	bf3c      	itt	cc
 8008d16:	011b      	lslcc	r3, r3, #4
 8008d18:	3004      	addcc	r0, #4
 8008d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d1e:	bf3c      	itt	cc
 8008d20:	009b      	lslcc	r3, r3, #2
 8008d22:	3002      	addcc	r0, #2
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	db05      	blt.n	8008d34 <__hi0bits+0x3c>
 8008d28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d2c:	f100 0001 	add.w	r0, r0, #1
 8008d30:	bf08      	it	eq
 8008d32:	2020      	moveq	r0, #32
 8008d34:	4770      	bx	lr

08008d36 <__lo0bits>:
 8008d36:	6803      	ldr	r3, [r0, #0]
 8008d38:	4602      	mov	r2, r0
 8008d3a:	f013 0007 	ands.w	r0, r3, #7
 8008d3e:	d00b      	beq.n	8008d58 <__lo0bits+0x22>
 8008d40:	07d9      	lsls	r1, r3, #31
 8008d42:	d421      	bmi.n	8008d88 <__lo0bits+0x52>
 8008d44:	0798      	lsls	r0, r3, #30
 8008d46:	bf49      	itett	mi
 8008d48:	085b      	lsrmi	r3, r3, #1
 8008d4a:	089b      	lsrpl	r3, r3, #2
 8008d4c:	2001      	movmi	r0, #1
 8008d4e:	6013      	strmi	r3, [r2, #0]
 8008d50:	bf5c      	itt	pl
 8008d52:	2002      	movpl	r0, #2
 8008d54:	6013      	strpl	r3, [r2, #0]
 8008d56:	4770      	bx	lr
 8008d58:	b299      	uxth	r1, r3
 8008d5a:	b909      	cbnz	r1, 8008d60 <__lo0bits+0x2a>
 8008d5c:	2010      	movs	r0, #16
 8008d5e:	0c1b      	lsrs	r3, r3, #16
 8008d60:	b2d9      	uxtb	r1, r3
 8008d62:	b909      	cbnz	r1, 8008d68 <__lo0bits+0x32>
 8008d64:	3008      	adds	r0, #8
 8008d66:	0a1b      	lsrs	r3, r3, #8
 8008d68:	0719      	lsls	r1, r3, #28
 8008d6a:	bf04      	itt	eq
 8008d6c:	091b      	lsreq	r3, r3, #4
 8008d6e:	3004      	addeq	r0, #4
 8008d70:	0799      	lsls	r1, r3, #30
 8008d72:	bf04      	itt	eq
 8008d74:	089b      	lsreq	r3, r3, #2
 8008d76:	3002      	addeq	r0, #2
 8008d78:	07d9      	lsls	r1, r3, #31
 8008d7a:	d403      	bmi.n	8008d84 <__lo0bits+0x4e>
 8008d7c:	085b      	lsrs	r3, r3, #1
 8008d7e:	f100 0001 	add.w	r0, r0, #1
 8008d82:	d003      	beq.n	8008d8c <__lo0bits+0x56>
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	4770      	bx	lr
 8008d88:	2000      	movs	r0, #0
 8008d8a:	4770      	bx	lr
 8008d8c:	2020      	movs	r0, #32
 8008d8e:	4770      	bx	lr

08008d90 <__i2b>:
 8008d90:	b510      	push	{r4, lr}
 8008d92:	460c      	mov	r4, r1
 8008d94:	2101      	movs	r1, #1
 8008d96:	f7ff febd 	bl	8008b14 <_Balloc>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	b928      	cbnz	r0, 8008daa <__i2b+0x1a>
 8008d9e:	f240 1145 	movw	r1, #325	@ 0x145
 8008da2:	4b04      	ldr	r3, [pc, #16]	@ (8008db4 <__i2b+0x24>)
 8008da4:	4804      	ldr	r0, [pc, #16]	@ (8008db8 <__i2b+0x28>)
 8008da6:	f000 fd91 	bl	80098cc <__assert_func>
 8008daa:	2301      	movs	r3, #1
 8008dac:	6144      	str	r4, [r0, #20]
 8008dae:	6103      	str	r3, [r0, #16]
 8008db0:	bd10      	pop	{r4, pc}
 8008db2:	bf00      	nop
 8008db4:	0800a4e9 	.word	0x0800a4e9
 8008db8:	0800a55a 	.word	0x0800a55a

08008dbc <__multiply>:
 8008dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc0:	4614      	mov	r4, r2
 8008dc2:	690a      	ldr	r2, [r1, #16]
 8008dc4:	6923      	ldr	r3, [r4, #16]
 8008dc6:	460f      	mov	r7, r1
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	bfa2      	ittt	ge
 8008dcc:	4623      	movge	r3, r4
 8008dce:	460c      	movge	r4, r1
 8008dd0:	461f      	movge	r7, r3
 8008dd2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008dd6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008dda:	68a3      	ldr	r3, [r4, #8]
 8008ddc:	6861      	ldr	r1, [r4, #4]
 8008dde:	eb0a 0609 	add.w	r6, sl, r9
 8008de2:	42b3      	cmp	r3, r6
 8008de4:	b085      	sub	sp, #20
 8008de6:	bfb8      	it	lt
 8008de8:	3101      	addlt	r1, #1
 8008dea:	f7ff fe93 	bl	8008b14 <_Balloc>
 8008dee:	b930      	cbnz	r0, 8008dfe <__multiply+0x42>
 8008df0:	4602      	mov	r2, r0
 8008df2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008df6:	4b43      	ldr	r3, [pc, #268]	@ (8008f04 <__multiply+0x148>)
 8008df8:	4843      	ldr	r0, [pc, #268]	@ (8008f08 <__multiply+0x14c>)
 8008dfa:	f000 fd67 	bl	80098cc <__assert_func>
 8008dfe:	f100 0514 	add.w	r5, r0, #20
 8008e02:	462b      	mov	r3, r5
 8008e04:	2200      	movs	r2, #0
 8008e06:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e0a:	4543      	cmp	r3, r8
 8008e0c:	d321      	bcc.n	8008e52 <__multiply+0x96>
 8008e0e:	f107 0114 	add.w	r1, r7, #20
 8008e12:	f104 0214 	add.w	r2, r4, #20
 8008e16:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e1a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e1e:	9302      	str	r3, [sp, #8]
 8008e20:	1b13      	subs	r3, r2, r4
 8008e22:	3b15      	subs	r3, #21
 8008e24:	f023 0303 	bic.w	r3, r3, #3
 8008e28:	3304      	adds	r3, #4
 8008e2a:	f104 0715 	add.w	r7, r4, #21
 8008e2e:	42ba      	cmp	r2, r7
 8008e30:	bf38      	it	cc
 8008e32:	2304      	movcc	r3, #4
 8008e34:	9301      	str	r3, [sp, #4]
 8008e36:	9b02      	ldr	r3, [sp, #8]
 8008e38:	9103      	str	r1, [sp, #12]
 8008e3a:	428b      	cmp	r3, r1
 8008e3c:	d80c      	bhi.n	8008e58 <__multiply+0x9c>
 8008e3e:	2e00      	cmp	r6, #0
 8008e40:	dd03      	ble.n	8008e4a <__multiply+0x8e>
 8008e42:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d05a      	beq.n	8008f00 <__multiply+0x144>
 8008e4a:	6106      	str	r6, [r0, #16]
 8008e4c:	b005      	add	sp, #20
 8008e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e52:	f843 2b04 	str.w	r2, [r3], #4
 8008e56:	e7d8      	b.n	8008e0a <__multiply+0x4e>
 8008e58:	f8b1 a000 	ldrh.w	sl, [r1]
 8008e5c:	f1ba 0f00 	cmp.w	sl, #0
 8008e60:	d023      	beq.n	8008eaa <__multiply+0xee>
 8008e62:	46a9      	mov	r9, r5
 8008e64:	f04f 0c00 	mov.w	ip, #0
 8008e68:	f104 0e14 	add.w	lr, r4, #20
 8008e6c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e70:	f8d9 3000 	ldr.w	r3, [r9]
 8008e74:	fa1f fb87 	uxth.w	fp, r7
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e7e:	4463      	add	r3, ip
 8008e80:	f8d9 c000 	ldr.w	ip, [r9]
 8008e84:	0c3f      	lsrs	r7, r7, #16
 8008e86:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008e8a:	fb0a c707 	mla	r7, sl, r7, ip
 8008e8e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008e98:	4572      	cmp	r2, lr
 8008e9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008e9e:	f849 3b04 	str.w	r3, [r9], #4
 8008ea2:	d8e3      	bhi.n	8008e6c <__multiply+0xb0>
 8008ea4:	9b01      	ldr	r3, [sp, #4]
 8008ea6:	f845 c003 	str.w	ip, [r5, r3]
 8008eaa:	9b03      	ldr	r3, [sp, #12]
 8008eac:	3104      	adds	r1, #4
 8008eae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008eb2:	f1b9 0f00 	cmp.w	r9, #0
 8008eb6:	d021      	beq.n	8008efc <__multiply+0x140>
 8008eb8:	46ae      	mov	lr, r5
 8008eba:	f04f 0a00 	mov.w	sl, #0
 8008ebe:	682b      	ldr	r3, [r5, #0]
 8008ec0:	f104 0c14 	add.w	ip, r4, #20
 8008ec4:	f8bc b000 	ldrh.w	fp, [ip]
 8008ec8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	fb09 770b 	mla	r7, r9, fp, r7
 8008ed2:	4457      	add	r7, sl
 8008ed4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008ed8:	f84e 3b04 	str.w	r3, [lr], #4
 8008edc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ee0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ee4:	f8be 3000 	ldrh.w	r3, [lr]
 8008ee8:	4562      	cmp	r2, ip
 8008eea:	fb09 330a 	mla	r3, r9, sl, r3
 8008eee:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008ef2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ef6:	d8e5      	bhi.n	8008ec4 <__multiply+0x108>
 8008ef8:	9f01      	ldr	r7, [sp, #4]
 8008efa:	51eb      	str	r3, [r5, r7]
 8008efc:	3504      	adds	r5, #4
 8008efe:	e79a      	b.n	8008e36 <__multiply+0x7a>
 8008f00:	3e01      	subs	r6, #1
 8008f02:	e79c      	b.n	8008e3e <__multiply+0x82>
 8008f04:	0800a4e9 	.word	0x0800a4e9
 8008f08:	0800a55a 	.word	0x0800a55a

08008f0c <__pow5mult>:
 8008f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f10:	4615      	mov	r5, r2
 8008f12:	f012 0203 	ands.w	r2, r2, #3
 8008f16:	4607      	mov	r7, r0
 8008f18:	460e      	mov	r6, r1
 8008f1a:	d007      	beq.n	8008f2c <__pow5mult+0x20>
 8008f1c:	4c25      	ldr	r4, [pc, #148]	@ (8008fb4 <__pow5mult+0xa8>)
 8008f1e:	3a01      	subs	r2, #1
 8008f20:	2300      	movs	r3, #0
 8008f22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f26:	f7ff fe57 	bl	8008bd8 <__multadd>
 8008f2a:	4606      	mov	r6, r0
 8008f2c:	10ad      	asrs	r5, r5, #2
 8008f2e:	d03d      	beq.n	8008fac <__pow5mult+0xa0>
 8008f30:	69fc      	ldr	r4, [r7, #28]
 8008f32:	b97c      	cbnz	r4, 8008f54 <__pow5mult+0x48>
 8008f34:	2010      	movs	r0, #16
 8008f36:	f7ff fd25 	bl	8008984 <malloc>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	61f8      	str	r0, [r7, #28]
 8008f3e:	b928      	cbnz	r0, 8008f4c <__pow5mult+0x40>
 8008f40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f44:	4b1c      	ldr	r3, [pc, #112]	@ (8008fb8 <__pow5mult+0xac>)
 8008f46:	481d      	ldr	r0, [pc, #116]	@ (8008fbc <__pow5mult+0xb0>)
 8008f48:	f000 fcc0 	bl	80098cc <__assert_func>
 8008f4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f50:	6004      	str	r4, [r0, #0]
 8008f52:	60c4      	str	r4, [r0, #12]
 8008f54:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008f58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f5c:	b94c      	cbnz	r4, 8008f72 <__pow5mult+0x66>
 8008f5e:	f240 2171 	movw	r1, #625	@ 0x271
 8008f62:	4638      	mov	r0, r7
 8008f64:	f7ff ff14 	bl	8008d90 <__i2b>
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f70:	6003      	str	r3, [r0, #0]
 8008f72:	f04f 0900 	mov.w	r9, #0
 8008f76:	07eb      	lsls	r3, r5, #31
 8008f78:	d50a      	bpl.n	8008f90 <__pow5mult+0x84>
 8008f7a:	4631      	mov	r1, r6
 8008f7c:	4622      	mov	r2, r4
 8008f7e:	4638      	mov	r0, r7
 8008f80:	f7ff ff1c 	bl	8008dbc <__multiply>
 8008f84:	4680      	mov	r8, r0
 8008f86:	4631      	mov	r1, r6
 8008f88:	4638      	mov	r0, r7
 8008f8a:	f7ff fe03 	bl	8008b94 <_Bfree>
 8008f8e:	4646      	mov	r6, r8
 8008f90:	106d      	asrs	r5, r5, #1
 8008f92:	d00b      	beq.n	8008fac <__pow5mult+0xa0>
 8008f94:	6820      	ldr	r0, [r4, #0]
 8008f96:	b938      	cbnz	r0, 8008fa8 <__pow5mult+0x9c>
 8008f98:	4622      	mov	r2, r4
 8008f9a:	4621      	mov	r1, r4
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	f7ff ff0d 	bl	8008dbc <__multiply>
 8008fa2:	6020      	str	r0, [r4, #0]
 8008fa4:	f8c0 9000 	str.w	r9, [r0]
 8008fa8:	4604      	mov	r4, r0
 8008faa:	e7e4      	b.n	8008f76 <__pow5mult+0x6a>
 8008fac:	4630      	mov	r0, r6
 8008fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fb2:	bf00      	nop
 8008fb4:	0800a5b4 	.word	0x0800a5b4
 8008fb8:	0800a47a 	.word	0x0800a47a
 8008fbc:	0800a55a 	.word	0x0800a55a

08008fc0 <__lshift>:
 8008fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc4:	460c      	mov	r4, r1
 8008fc6:	4607      	mov	r7, r0
 8008fc8:	4691      	mov	r9, r2
 8008fca:	6923      	ldr	r3, [r4, #16]
 8008fcc:	6849      	ldr	r1, [r1, #4]
 8008fce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fd2:	68a3      	ldr	r3, [r4, #8]
 8008fd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fd8:	f108 0601 	add.w	r6, r8, #1
 8008fdc:	42b3      	cmp	r3, r6
 8008fde:	db0b      	blt.n	8008ff8 <__lshift+0x38>
 8008fe0:	4638      	mov	r0, r7
 8008fe2:	f7ff fd97 	bl	8008b14 <_Balloc>
 8008fe6:	4605      	mov	r5, r0
 8008fe8:	b948      	cbnz	r0, 8008ffe <__lshift+0x3e>
 8008fea:	4602      	mov	r2, r0
 8008fec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ff0:	4b27      	ldr	r3, [pc, #156]	@ (8009090 <__lshift+0xd0>)
 8008ff2:	4828      	ldr	r0, [pc, #160]	@ (8009094 <__lshift+0xd4>)
 8008ff4:	f000 fc6a 	bl	80098cc <__assert_func>
 8008ff8:	3101      	adds	r1, #1
 8008ffa:	005b      	lsls	r3, r3, #1
 8008ffc:	e7ee      	b.n	8008fdc <__lshift+0x1c>
 8008ffe:	2300      	movs	r3, #0
 8009000:	f100 0114 	add.w	r1, r0, #20
 8009004:	f100 0210 	add.w	r2, r0, #16
 8009008:	4618      	mov	r0, r3
 800900a:	4553      	cmp	r3, sl
 800900c:	db33      	blt.n	8009076 <__lshift+0xb6>
 800900e:	6920      	ldr	r0, [r4, #16]
 8009010:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009014:	f104 0314 	add.w	r3, r4, #20
 8009018:	f019 091f 	ands.w	r9, r9, #31
 800901c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009020:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009024:	d02b      	beq.n	800907e <__lshift+0xbe>
 8009026:	468a      	mov	sl, r1
 8009028:	2200      	movs	r2, #0
 800902a:	f1c9 0e20 	rsb	lr, r9, #32
 800902e:	6818      	ldr	r0, [r3, #0]
 8009030:	fa00 f009 	lsl.w	r0, r0, r9
 8009034:	4310      	orrs	r0, r2
 8009036:	f84a 0b04 	str.w	r0, [sl], #4
 800903a:	f853 2b04 	ldr.w	r2, [r3], #4
 800903e:	459c      	cmp	ip, r3
 8009040:	fa22 f20e 	lsr.w	r2, r2, lr
 8009044:	d8f3      	bhi.n	800902e <__lshift+0x6e>
 8009046:	ebac 0304 	sub.w	r3, ip, r4
 800904a:	3b15      	subs	r3, #21
 800904c:	f023 0303 	bic.w	r3, r3, #3
 8009050:	3304      	adds	r3, #4
 8009052:	f104 0015 	add.w	r0, r4, #21
 8009056:	4584      	cmp	ip, r0
 8009058:	bf38      	it	cc
 800905a:	2304      	movcc	r3, #4
 800905c:	50ca      	str	r2, [r1, r3]
 800905e:	b10a      	cbz	r2, 8009064 <__lshift+0xa4>
 8009060:	f108 0602 	add.w	r6, r8, #2
 8009064:	3e01      	subs	r6, #1
 8009066:	4638      	mov	r0, r7
 8009068:	4621      	mov	r1, r4
 800906a:	612e      	str	r6, [r5, #16]
 800906c:	f7ff fd92 	bl	8008b94 <_Bfree>
 8009070:	4628      	mov	r0, r5
 8009072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009076:	f842 0f04 	str.w	r0, [r2, #4]!
 800907a:	3301      	adds	r3, #1
 800907c:	e7c5      	b.n	800900a <__lshift+0x4a>
 800907e:	3904      	subs	r1, #4
 8009080:	f853 2b04 	ldr.w	r2, [r3], #4
 8009084:	459c      	cmp	ip, r3
 8009086:	f841 2f04 	str.w	r2, [r1, #4]!
 800908a:	d8f9      	bhi.n	8009080 <__lshift+0xc0>
 800908c:	e7ea      	b.n	8009064 <__lshift+0xa4>
 800908e:	bf00      	nop
 8009090:	0800a4e9 	.word	0x0800a4e9
 8009094:	0800a55a 	.word	0x0800a55a

08009098 <__mcmp>:
 8009098:	4603      	mov	r3, r0
 800909a:	690a      	ldr	r2, [r1, #16]
 800909c:	6900      	ldr	r0, [r0, #16]
 800909e:	b530      	push	{r4, r5, lr}
 80090a0:	1a80      	subs	r0, r0, r2
 80090a2:	d10e      	bne.n	80090c2 <__mcmp+0x2a>
 80090a4:	3314      	adds	r3, #20
 80090a6:	3114      	adds	r1, #20
 80090a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80090ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80090b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80090b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80090b8:	4295      	cmp	r5, r2
 80090ba:	d003      	beq.n	80090c4 <__mcmp+0x2c>
 80090bc:	d205      	bcs.n	80090ca <__mcmp+0x32>
 80090be:	f04f 30ff 	mov.w	r0, #4294967295
 80090c2:	bd30      	pop	{r4, r5, pc}
 80090c4:	42a3      	cmp	r3, r4
 80090c6:	d3f3      	bcc.n	80090b0 <__mcmp+0x18>
 80090c8:	e7fb      	b.n	80090c2 <__mcmp+0x2a>
 80090ca:	2001      	movs	r0, #1
 80090cc:	e7f9      	b.n	80090c2 <__mcmp+0x2a>
	...

080090d0 <__mdiff>:
 80090d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d4:	4689      	mov	r9, r1
 80090d6:	4606      	mov	r6, r0
 80090d8:	4611      	mov	r1, r2
 80090da:	4648      	mov	r0, r9
 80090dc:	4614      	mov	r4, r2
 80090de:	f7ff ffdb 	bl	8009098 <__mcmp>
 80090e2:	1e05      	subs	r5, r0, #0
 80090e4:	d112      	bne.n	800910c <__mdiff+0x3c>
 80090e6:	4629      	mov	r1, r5
 80090e8:	4630      	mov	r0, r6
 80090ea:	f7ff fd13 	bl	8008b14 <_Balloc>
 80090ee:	4602      	mov	r2, r0
 80090f0:	b928      	cbnz	r0, 80090fe <__mdiff+0x2e>
 80090f2:	f240 2137 	movw	r1, #567	@ 0x237
 80090f6:	4b3e      	ldr	r3, [pc, #248]	@ (80091f0 <__mdiff+0x120>)
 80090f8:	483e      	ldr	r0, [pc, #248]	@ (80091f4 <__mdiff+0x124>)
 80090fa:	f000 fbe7 	bl	80098cc <__assert_func>
 80090fe:	2301      	movs	r3, #1
 8009100:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009104:	4610      	mov	r0, r2
 8009106:	b003      	add	sp, #12
 8009108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800910c:	bfbc      	itt	lt
 800910e:	464b      	movlt	r3, r9
 8009110:	46a1      	movlt	r9, r4
 8009112:	4630      	mov	r0, r6
 8009114:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009118:	bfba      	itte	lt
 800911a:	461c      	movlt	r4, r3
 800911c:	2501      	movlt	r5, #1
 800911e:	2500      	movge	r5, #0
 8009120:	f7ff fcf8 	bl	8008b14 <_Balloc>
 8009124:	4602      	mov	r2, r0
 8009126:	b918      	cbnz	r0, 8009130 <__mdiff+0x60>
 8009128:	f240 2145 	movw	r1, #581	@ 0x245
 800912c:	4b30      	ldr	r3, [pc, #192]	@ (80091f0 <__mdiff+0x120>)
 800912e:	e7e3      	b.n	80090f8 <__mdiff+0x28>
 8009130:	f100 0b14 	add.w	fp, r0, #20
 8009134:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009138:	f109 0310 	add.w	r3, r9, #16
 800913c:	60c5      	str	r5, [r0, #12]
 800913e:	f04f 0c00 	mov.w	ip, #0
 8009142:	f109 0514 	add.w	r5, r9, #20
 8009146:	46d9      	mov	r9, fp
 8009148:	6926      	ldr	r6, [r4, #16]
 800914a:	f104 0e14 	add.w	lr, r4, #20
 800914e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009152:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009156:	9301      	str	r3, [sp, #4]
 8009158:	9b01      	ldr	r3, [sp, #4]
 800915a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800915e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009162:	b281      	uxth	r1, r0
 8009164:	9301      	str	r3, [sp, #4]
 8009166:	fa1f f38a 	uxth.w	r3, sl
 800916a:	1a5b      	subs	r3, r3, r1
 800916c:	0c00      	lsrs	r0, r0, #16
 800916e:	4463      	add	r3, ip
 8009170:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009174:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009178:	b29b      	uxth	r3, r3
 800917a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800917e:	4576      	cmp	r6, lr
 8009180:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009184:	f849 3b04 	str.w	r3, [r9], #4
 8009188:	d8e6      	bhi.n	8009158 <__mdiff+0x88>
 800918a:	1b33      	subs	r3, r6, r4
 800918c:	3b15      	subs	r3, #21
 800918e:	f023 0303 	bic.w	r3, r3, #3
 8009192:	3415      	adds	r4, #21
 8009194:	3304      	adds	r3, #4
 8009196:	42a6      	cmp	r6, r4
 8009198:	bf38      	it	cc
 800919a:	2304      	movcc	r3, #4
 800919c:	441d      	add	r5, r3
 800919e:	445b      	add	r3, fp
 80091a0:	461e      	mov	r6, r3
 80091a2:	462c      	mov	r4, r5
 80091a4:	4544      	cmp	r4, r8
 80091a6:	d30e      	bcc.n	80091c6 <__mdiff+0xf6>
 80091a8:	f108 0103 	add.w	r1, r8, #3
 80091ac:	1b49      	subs	r1, r1, r5
 80091ae:	f021 0103 	bic.w	r1, r1, #3
 80091b2:	3d03      	subs	r5, #3
 80091b4:	45a8      	cmp	r8, r5
 80091b6:	bf38      	it	cc
 80091b8:	2100      	movcc	r1, #0
 80091ba:	440b      	add	r3, r1
 80091bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091c0:	b199      	cbz	r1, 80091ea <__mdiff+0x11a>
 80091c2:	6117      	str	r7, [r2, #16]
 80091c4:	e79e      	b.n	8009104 <__mdiff+0x34>
 80091c6:	46e6      	mov	lr, ip
 80091c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80091cc:	fa1f fc81 	uxth.w	ip, r1
 80091d0:	44f4      	add	ip, lr
 80091d2:	0c08      	lsrs	r0, r1, #16
 80091d4:	4471      	add	r1, lr
 80091d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80091da:	b289      	uxth	r1, r1
 80091dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80091e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091e4:	f846 1b04 	str.w	r1, [r6], #4
 80091e8:	e7dc      	b.n	80091a4 <__mdiff+0xd4>
 80091ea:	3f01      	subs	r7, #1
 80091ec:	e7e6      	b.n	80091bc <__mdiff+0xec>
 80091ee:	bf00      	nop
 80091f0:	0800a4e9 	.word	0x0800a4e9
 80091f4:	0800a55a 	.word	0x0800a55a

080091f8 <__ulp>:
 80091f8:	4b0e      	ldr	r3, [pc, #56]	@ (8009234 <__ulp+0x3c>)
 80091fa:	400b      	ands	r3, r1
 80091fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009200:	2b00      	cmp	r3, #0
 8009202:	dc08      	bgt.n	8009216 <__ulp+0x1e>
 8009204:	425b      	negs	r3, r3
 8009206:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800920a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800920e:	da04      	bge.n	800921a <__ulp+0x22>
 8009210:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009214:	4113      	asrs	r3, r2
 8009216:	2200      	movs	r2, #0
 8009218:	e008      	b.n	800922c <__ulp+0x34>
 800921a:	f1a2 0314 	sub.w	r3, r2, #20
 800921e:	2b1e      	cmp	r3, #30
 8009220:	bfd6      	itet	le
 8009222:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009226:	2201      	movgt	r2, #1
 8009228:	40da      	lsrle	r2, r3
 800922a:	2300      	movs	r3, #0
 800922c:	4619      	mov	r1, r3
 800922e:	4610      	mov	r0, r2
 8009230:	4770      	bx	lr
 8009232:	bf00      	nop
 8009234:	7ff00000 	.word	0x7ff00000

08009238 <__b2d>:
 8009238:	6902      	ldr	r2, [r0, #16]
 800923a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800923c:	f100 0614 	add.w	r6, r0, #20
 8009240:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8009244:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8009248:	4f1e      	ldr	r7, [pc, #120]	@ (80092c4 <__b2d+0x8c>)
 800924a:	4620      	mov	r0, r4
 800924c:	f7ff fd54 	bl	8008cf8 <__hi0bits>
 8009250:	4603      	mov	r3, r0
 8009252:	f1c0 0020 	rsb	r0, r0, #32
 8009256:	2b0a      	cmp	r3, #10
 8009258:	f1a2 0504 	sub.w	r5, r2, #4
 800925c:	6008      	str	r0, [r1, #0]
 800925e:	dc12      	bgt.n	8009286 <__b2d+0x4e>
 8009260:	42ae      	cmp	r6, r5
 8009262:	bf2c      	ite	cs
 8009264:	2200      	movcs	r2, #0
 8009266:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800926a:	f1c3 0c0b 	rsb	ip, r3, #11
 800926e:	3315      	adds	r3, #21
 8009270:	fa24 fe0c 	lsr.w	lr, r4, ip
 8009274:	fa04 f303 	lsl.w	r3, r4, r3
 8009278:	fa22 f20c 	lsr.w	r2, r2, ip
 800927c:	ea4e 0107 	orr.w	r1, lr, r7
 8009280:	431a      	orrs	r2, r3
 8009282:	4610      	mov	r0, r2
 8009284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009286:	42ae      	cmp	r6, r5
 8009288:	bf36      	itet	cc
 800928a:	f1a2 0508 	subcc.w	r5, r2, #8
 800928e:	2200      	movcs	r2, #0
 8009290:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009294:	3b0b      	subs	r3, #11
 8009296:	d012      	beq.n	80092be <__b2d+0x86>
 8009298:	f1c3 0720 	rsb	r7, r3, #32
 800929c:	fa22 f107 	lsr.w	r1, r2, r7
 80092a0:	409c      	lsls	r4, r3
 80092a2:	430c      	orrs	r4, r1
 80092a4:	42b5      	cmp	r5, r6
 80092a6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80092aa:	bf94      	ite	ls
 80092ac:	2400      	movls	r4, #0
 80092ae:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80092b2:	409a      	lsls	r2, r3
 80092b4:	40fc      	lsrs	r4, r7
 80092b6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80092ba:	4322      	orrs	r2, r4
 80092bc:	e7e1      	b.n	8009282 <__b2d+0x4a>
 80092be:	ea44 0107 	orr.w	r1, r4, r7
 80092c2:	e7de      	b.n	8009282 <__b2d+0x4a>
 80092c4:	3ff00000 	.word	0x3ff00000

080092c8 <__d2b>:
 80092c8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80092cc:	2101      	movs	r1, #1
 80092ce:	4690      	mov	r8, r2
 80092d0:	4699      	mov	r9, r3
 80092d2:	9e08      	ldr	r6, [sp, #32]
 80092d4:	f7ff fc1e 	bl	8008b14 <_Balloc>
 80092d8:	4604      	mov	r4, r0
 80092da:	b930      	cbnz	r0, 80092ea <__d2b+0x22>
 80092dc:	4602      	mov	r2, r0
 80092de:	f240 310f 	movw	r1, #783	@ 0x30f
 80092e2:	4b23      	ldr	r3, [pc, #140]	@ (8009370 <__d2b+0xa8>)
 80092e4:	4823      	ldr	r0, [pc, #140]	@ (8009374 <__d2b+0xac>)
 80092e6:	f000 faf1 	bl	80098cc <__assert_func>
 80092ea:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80092ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092f2:	b10d      	cbz	r5, 80092f8 <__d2b+0x30>
 80092f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092f8:	9301      	str	r3, [sp, #4]
 80092fa:	f1b8 0300 	subs.w	r3, r8, #0
 80092fe:	d024      	beq.n	800934a <__d2b+0x82>
 8009300:	4668      	mov	r0, sp
 8009302:	9300      	str	r3, [sp, #0]
 8009304:	f7ff fd17 	bl	8008d36 <__lo0bits>
 8009308:	e9dd 1200 	ldrd	r1, r2, [sp]
 800930c:	b1d8      	cbz	r0, 8009346 <__d2b+0x7e>
 800930e:	f1c0 0320 	rsb	r3, r0, #32
 8009312:	fa02 f303 	lsl.w	r3, r2, r3
 8009316:	430b      	orrs	r3, r1
 8009318:	40c2      	lsrs	r2, r0
 800931a:	6163      	str	r3, [r4, #20]
 800931c:	9201      	str	r2, [sp, #4]
 800931e:	9b01      	ldr	r3, [sp, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	bf0c      	ite	eq
 8009324:	2201      	moveq	r2, #1
 8009326:	2202      	movne	r2, #2
 8009328:	61a3      	str	r3, [r4, #24]
 800932a:	6122      	str	r2, [r4, #16]
 800932c:	b1ad      	cbz	r5, 800935a <__d2b+0x92>
 800932e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009332:	4405      	add	r5, r0
 8009334:	6035      	str	r5, [r6, #0]
 8009336:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800933a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800933c:	6018      	str	r0, [r3, #0]
 800933e:	4620      	mov	r0, r4
 8009340:	b002      	add	sp, #8
 8009342:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009346:	6161      	str	r1, [r4, #20]
 8009348:	e7e9      	b.n	800931e <__d2b+0x56>
 800934a:	a801      	add	r0, sp, #4
 800934c:	f7ff fcf3 	bl	8008d36 <__lo0bits>
 8009350:	9b01      	ldr	r3, [sp, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	6163      	str	r3, [r4, #20]
 8009356:	3020      	adds	r0, #32
 8009358:	e7e7      	b.n	800932a <__d2b+0x62>
 800935a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800935e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009362:	6030      	str	r0, [r6, #0]
 8009364:	6918      	ldr	r0, [r3, #16]
 8009366:	f7ff fcc7 	bl	8008cf8 <__hi0bits>
 800936a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800936e:	e7e4      	b.n	800933a <__d2b+0x72>
 8009370:	0800a4e9 	.word	0x0800a4e9
 8009374:	0800a55a 	.word	0x0800a55a

08009378 <__ratio>:
 8009378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937c:	b085      	sub	sp, #20
 800937e:	e9cd 1000 	strd	r1, r0, [sp]
 8009382:	a902      	add	r1, sp, #8
 8009384:	f7ff ff58 	bl	8009238 <__b2d>
 8009388:	468b      	mov	fp, r1
 800938a:	4606      	mov	r6, r0
 800938c:	460f      	mov	r7, r1
 800938e:	9800      	ldr	r0, [sp, #0]
 8009390:	a903      	add	r1, sp, #12
 8009392:	f7ff ff51 	bl	8009238 <__b2d>
 8009396:	460d      	mov	r5, r1
 8009398:	9b01      	ldr	r3, [sp, #4]
 800939a:	4689      	mov	r9, r1
 800939c:	6919      	ldr	r1, [r3, #16]
 800939e:	9b00      	ldr	r3, [sp, #0]
 80093a0:	4604      	mov	r4, r0
 80093a2:	691b      	ldr	r3, [r3, #16]
 80093a4:	4630      	mov	r0, r6
 80093a6:	1ac9      	subs	r1, r1, r3
 80093a8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80093ac:	1a9b      	subs	r3, r3, r2
 80093ae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	bfcd      	iteet	gt
 80093b6:	463a      	movgt	r2, r7
 80093b8:	462a      	movle	r2, r5
 80093ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80093be:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80093c2:	bfd8      	it	le
 80093c4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80093c8:	464b      	mov	r3, r9
 80093ca:	4622      	mov	r2, r4
 80093cc:	4659      	mov	r1, fp
 80093ce:	f7f7 f9b7 	bl	8000740 <__aeabi_ddiv>
 80093d2:	b005      	add	sp, #20
 80093d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093d8 <__copybits>:
 80093d8:	3901      	subs	r1, #1
 80093da:	b570      	push	{r4, r5, r6, lr}
 80093dc:	1149      	asrs	r1, r1, #5
 80093de:	6914      	ldr	r4, [r2, #16]
 80093e0:	3101      	adds	r1, #1
 80093e2:	f102 0314 	add.w	r3, r2, #20
 80093e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80093ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80093ee:	1f05      	subs	r5, r0, #4
 80093f0:	42a3      	cmp	r3, r4
 80093f2:	d30c      	bcc.n	800940e <__copybits+0x36>
 80093f4:	1aa3      	subs	r3, r4, r2
 80093f6:	3b11      	subs	r3, #17
 80093f8:	f023 0303 	bic.w	r3, r3, #3
 80093fc:	3211      	adds	r2, #17
 80093fe:	42a2      	cmp	r2, r4
 8009400:	bf88      	it	hi
 8009402:	2300      	movhi	r3, #0
 8009404:	4418      	add	r0, r3
 8009406:	2300      	movs	r3, #0
 8009408:	4288      	cmp	r0, r1
 800940a:	d305      	bcc.n	8009418 <__copybits+0x40>
 800940c:	bd70      	pop	{r4, r5, r6, pc}
 800940e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009412:	f845 6f04 	str.w	r6, [r5, #4]!
 8009416:	e7eb      	b.n	80093f0 <__copybits+0x18>
 8009418:	f840 3b04 	str.w	r3, [r0], #4
 800941c:	e7f4      	b.n	8009408 <__copybits+0x30>

0800941e <__any_on>:
 800941e:	f100 0214 	add.w	r2, r0, #20
 8009422:	6900      	ldr	r0, [r0, #16]
 8009424:	114b      	asrs	r3, r1, #5
 8009426:	4298      	cmp	r0, r3
 8009428:	b510      	push	{r4, lr}
 800942a:	db11      	blt.n	8009450 <__any_on+0x32>
 800942c:	dd0a      	ble.n	8009444 <__any_on+0x26>
 800942e:	f011 011f 	ands.w	r1, r1, #31
 8009432:	d007      	beq.n	8009444 <__any_on+0x26>
 8009434:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009438:	fa24 f001 	lsr.w	r0, r4, r1
 800943c:	fa00 f101 	lsl.w	r1, r0, r1
 8009440:	428c      	cmp	r4, r1
 8009442:	d10b      	bne.n	800945c <__any_on+0x3e>
 8009444:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009448:	4293      	cmp	r3, r2
 800944a:	d803      	bhi.n	8009454 <__any_on+0x36>
 800944c:	2000      	movs	r0, #0
 800944e:	bd10      	pop	{r4, pc}
 8009450:	4603      	mov	r3, r0
 8009452:	e7f7      	b.n	8009444 <__any_on+0x26>
 8009454:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009458:	2900      	cmp	r1, #0
 800945a:	d0f5      	beq.n	8009448 <__any_on+0x2a>
 800945c:	2001      	movs	r0, #1
 800945e:	e7f6      	b.n	800944e <__any_on+0x30>

08009460 <__ascii_wctomb>:
 8009460:	4603      	mov	r3, r0
 8009462:	4608      	mov	r0, r1
 8009464:	b141      	cbz	r1, 8009478 <__ascii_wctomb+0x18>
 8009466:	2aff      	cmp	r2, #255	@ 0xff
 8009468:	d904      	bls.n	8009474 <__ascii_wctomb+0x14>
 800946a:	228a      	movs	r2, #138	@ 0x8a
 800946c:	f04f 30ff 	mov.w	r0, #4294967295
 8009470:	601a      	str	r2, [r3, #0]
 8009472:	4770      	bx	lr
 8009474:	2001      	movs	r0, #1
 8009476:	700a      	strb	r2, [r1, #0]
 8009478:	4770      	bx	lr

0800947a <__ssputs_r>:
 800947a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800947e:	461f      	mov	r7, r3
 8009480:	688e      	ldr	r6, [r1, #8]
 8009482:	4682      	mov	sl, r0
 8009484:	42be      	cmp	r6, r7
 8009486:	460c      	mov	r4, r1
 8009488:	4690      	mov	r8, r2
 800948a:	680b      	ldr	r3, [r1, #0]
 800948c:	d82d      	bhi.n	80094ea <__ssputs_r+0x70>
 800948e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009492:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009496:	d026      	beq.n	80094e6 <__ssputs_r+0x6c>
 8009498:	6965      	ldr	r5, [r4, #20]
 800949a:	6909      	ldr	r1, [r1, #16]
 800949c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094a0:	eba3 0901 	sub.w	r9, r3, r1
 80094a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094a8:	1c7b      	adds	r3, r7, #1
 80094aa:	444b      	add	r3, r9
 80094ac:	106d      	asrs	r5, r5, #1
 80094ae:	429d      	cmp	r5, r3
 80094b0:	bf38      	it	cc
 80094b2:	461d      	movcc	r5, r3
 80094b4:	0553      	lsls	r3, r2, #21
 80094b6:	d527      	bpl.n	8009508 <__ssputs_r+0x8e>
 80094b8:	4629      	mov	r1, r5
 80094ba:	f7ff fa8d 	bl	80089d8 <_malloc_r>
 80094be:	4606      	mov	r6, r0
 80094c0:	b360      	cbz	r0, 800951c <__ssputs_r+0xa2>
 80094c2:	464a      	mov	r2, r9
 80094c4:	6921      	ldr	r1, [r4, #16]
 80094c6:	f7fe f870 	bl	80075aa <memcpy>
 80094ca:	89a3      	ldrh	r3, [r4, #12]
 80094cc:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094d4:	81a3      	strh	r3, [r4, #12]
 80094d6:	6126      	str	r6, [r4, #16]
 80094d8:	444e      	add	r6, r9
 80094da:	6026      	str	r6, [r4, #0]
 80094dc:	463e      	mov	r6, r7
 80094de:	6165      	str	r5, [r4, #20]
 80094e0:	eba5 0509 	sub.w	r5, r5, r9
 80094e4:	60a5      	str	r5, [r4, #8]
 80094e6:	42be      	cmp	r6, r7
 80094e8:	d900      	bls.n	80094ec <__ssputs_r+0x72>
 80094ea:	463e      	mov	r6, r7
 80094ec:	4632      	mov	r2, r6
 80094ee:	4641      	mov	r1, r8
 80094f0:	6820      	ldr	r0, [r4, #0]
 80094f2:	f000 f9c1 	bl	8009878 <memmove>
 80094f6:	2000      	movs	r0, #0
 80094f8:	68a3      	ldr	r3, [r4, #8]
 80094fa:	1b9b      	subs	r3, r3, r6
 80094fc:	60a3      	str	r3, [r4, #8]
 80094fe:	6823      	ldr	r3, [r4, #0]
 8009500:	4433      	add	r3, r6
 8009502:	6023      	str	r3, [r4, #0]
 8009504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009508:	462a      	mov	r2, r5
 800950a:	f000 fa11 	bl	8009930 <_realloc_r>
 800950e:	4606      	mov	r6, r0
 8009510:	2800      	cmp	r0, #0
 8009512:	d1e0      	bne.n	80094d6 <__ssputs_r+0x5c>
 8009514:	4650      	mov	r0, sl
 8009516:	6921      	ldr	r1, [r4, #16]
 8009518:	f7fe feb2 	bl	8008280 <_free_r>
 800951c:	230c      	movs	r3, #12
 800951e:	f8ca 3000 	str.w	r3, [sl]
 8009522:	89a3      	ldrh	r3, [r4, #12]
 8009524:	f04f 30ff 	mov.w	r0, #4294967295
 8009528:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800952c:	81a3      	strh	r3, [r4, #12]
 800952e:	e7e9      	b.n	8009504 <__ssputs_r+0x8a>

08009530 <_svfiprintf_r>:
 8009530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009534:	4698      	mov	r8, r3
 8009536:	898b      	ldrh	r3, [r1, #12]
 8009538:	4607      	mov	r7, r0
 800953a:	061b      	lsls	r3, r3, #24
 800953c:	460d      	mov	r5, r1
 800953e:	4614      	mov	r4, r2
 8009540:	b09d      	sub	sp, #116	@ 0x74
 8009542:	d510      	bpl.n	8009566 <_svfiprintf_r+0x36>
 8009544:	690b      	ldr	r3, [r1, #16]
 8009546:	b973      	cbnz	r3, 8009566 <_svfiprintf_r+0x36>
 8009548:	2140      	movs	r1, #64	@ 0x40
 800954a:	f7ff fa45 	bl	80089d8 <_malloc_r>
 800954e:	6028      	str	r0, [r5, #0]
 8009550:	6128      	str	r0, [r5, #16]
 8009552:	b930      	cbnz	r0, 8009562 <_svfiprintf_r+0x32>
 8009554:	230c      	movs	r3, #12
 8009556:	603b      	str	r3, [r7, #0]
 8009558:	f04f 30ff 	mov.w	r0, #4294967295
 800955c:	b01d      	add	sp, #116	@ 0x74
 800955e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009562:	2340      	movs	r3, #64	@ 0x40
 8009564:	616b      	str	r3, [r5, #20]
 8009566:	2300      	movs	r3, #0
 8009568:	9309      	str	r3, [sp, #36]	@ 0x24
 800956a:	2320      	movs	r3, #32
 800956c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009570:	2330      	movs	r3, #48	@ 0x30
 8009572:	f04f 0901 	mov.w	r9, #1
 8009576:	f8cd 800c 	str.w	r8, [sp, #12]
 800957a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009714 <_svfiprintf_r+0x1e4>
 800957e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009582:	4623      	mov	r3, r4
 8009584:	469a      	mov	sl, r3
 8009586:	f813 2b01 	ldrb.w	r2, [r3], #1
 800958a:	b10a      	cbz	r2, 8009590 <_svfiprintf_r+0x60>
 800958c:	2a25      	cmp	r2, #37	@ 0x25
 800958e:	d1f9      	bne.n	8009584 <_svfiprintf_r+0x54>
 8009590:	ebba 0b04 	subs.w	fp, sl, r4
 8009594:	d00b      	beq.n	80095ae <_svfiprintf_r+0x7e>
 8009596:	465b      	mov	r3, fp
 8009598:	4622      	mov	r2, r4
 800959a:	4629      	mov	r1, r5
 800959c:	4638      	mov	r0, r7
 800959e:	f7ff ff6c 	bl	800947a <__ssputs_r>
 80095a2:	3001      	adds	r0, #1
 80095a4:	f000 80a7 	beq.w	80096f6 <_svfiprintf_r+0x1c6>
 80095a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095aa:	445a      	add	r2, fp
 80095ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80095ae:	f89a 3000 	ldrb.w	r3, [sl]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f000 809f 	beq.w	80096f6 <_svfiprintf_r+0x1c6>
 80095b8:	2300      	movs	r3, #0
 80095ba:	f04f 32ff 	mov.w	r2, #4294967295
 80095be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095c2:	f10a 0a01 	add.w	sl, sl, #1
 80095c6:	9304      	str	r3, [sp, #16]
 80095c8:	9307      	str	r3, [sp, #28]
 80095ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80095d0:	4654      	mov	r4, sl
 80095d2:	2205      	movs	r2, #5
 80095d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095d8:	484e      	ldr	r0, [pc, #312]	@ (8009714 <_svfiprintf_r+0x1e4>)
 80095da:	f7fd ffd8 	bl	800758e <memchr>
 80095de:	9a04      	ldr	r2, [sp, #16]
 80095e0:	b9d8      	cbnz	r0, 800961a <_svfiprintf_r+0xea>
 80095e2:	06d0      	lsls	r0, r2, #27
 80095e4:	bf44      	itt	mi
 80095e6:	2320      	movmi	r3, #32
 80095e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095ec:	0711      	lsls	r1, r2, #28
 80095ee:	bf44      	itt	mi
 80095f0:	232b      	movmi	r3, #43	@ 0x2b
 80095f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095f6:	f89a 3000 	ldrb.w	r3, [sl]
 80095fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80095fc:	d015      	beq.n	800962a <_svfiprintf_r+0xfa>
 80095fe:	4654      	mov	r4, sl
 8009600:	2000      	movs	r0, #0
 8009602:	f04f 0c0a 	mov.w	ip, #10
 8009606:	9a07      	ldr	r2, [sp, #28]
 8009608:	4621      	mov	r1, r4
 800960a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800960e:	3b30      	subs	r3, #48	@ 0x30
 8009610:	2b09      	cmp	r3, #9
 8009612:	d94b      	bls.n	80096ac <_svfiprintf_r+0x17c>
 8009614:	b1b0      	cbz	r0, 8009644 <_svfiprintf_r+0x114>
 8009616:	9207      	str	r2, [sp, #28]
 8009618:	e014      	b.n	8009644 <_svfiprintf_r+0x114>
 800961a:	eba0 0308 	sub.w	r3, r0, r8
 800961e:	fa09 f303 	lsl.w	r3, r9, r3
 8009622:	4313      	orrs	r3, r2
 8009624:	46a2      	mov	sl, r4
 8009626:	9304      	str	r3, [sp, #16]
 8009628:	e7d2      	b.n	80095d0 <_svfiprintf_r+0xa0>
 800962a:	9b03      	ldr	r3, [sp, #12]
 800962c:	1d19      	adds	r1, r3, #4
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	9103      	str	r1, [sp, #12]
 8009632:	2b00      	cmp	r3, #0
 8009634:	bfbb      	ittet	lt
 8009636:	425b      	neglt	r3, r3
 8009638:	f042 0202 	orrlt.w	r2, r2, #2
 800963c:	9307      	strge	r3, [sp, #28]
 800963e:	9307      	strlt	r3, [sp, #28]
 8009640:	bfb8      	it	lt
 8009642:	9204      	strlt	r2, [sp, #16]
 8009644:	7823      	ldrb	r3, [r4, #0]
 8009646:	2b2e      	cmp	r3, #46	@ 0x2e
 8009648:	d10a      	bne.n	8009660 <_svfiprintf_r+0x130>
 800964a:	7863      	ldrb	r3, [r4, #1]
 800964c:	2b2a      	cmp	r3, #42	@ 0x2a
 800964e:	d132      	bne.n	80096b6 <_svfiprintf_r+0x186>
 8009650:	9b03      	ldr	r3, [sp, #12]
 8009652:	3402      	adds	r4, #2
 8009654:	1d1a      	adds	r2, r3, #4
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	9203      	str	r2, [sp, #12]
 800965a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800965e:	9305      	str	r3, [sp, #20]
 8009660:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009718 <_svfiprintf_r+0x1e8>
 8009664:	2203      	movs	r2, #3
 8009666:	4650      	mov	r0, sl
 8009668:	7821      	ldrb	r1, [r4, #0]
 800966a:	f7fd ff90 	bl	800758e <memchr>
 800966e:	b138      	cbz	r0, 8009680 <_svfiprintf_r+0x150>
 8009670:	2240      	movs	r2, #64	@ 0x40
 8009672:	9b04      	ldr	r3, [sp, #16]
 8009674:	eba0 000a 	sub.w	r0, r0, sl
 8009678:	4082      	lsls	r2, r0
 800967a:	4313      	orrs	r3, r2
 800967c:	3401      	adds	r4, #1
 800967e:	9304      	str	r3, [sp, #16]
 8009680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009684:	2206      	movs	r2, #6
 8009686:	4825      	ldr	r0, [pc, #148]	@ (800971c <_svfiprintf_r+0x1ec>)
 8009688:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800968c:	f7fd ff7f 	bl	800758e <memchr>
 8009690:	2800      	cmp	r0, #0
 8009692:	d036      	beq.n	8009702 <_svfiprintf_r+0x1d2>
 8009694:	4b22      	ldr	r3, [pc, #136]	@ (8009720 <_svfiprintf_r+0x1f0>)
 8009696:	bb1b      	cbnz	r3, 80096e0 <_svfiprintf_r+0x1b0>
 8009698:	9b03      	ldr	r3, [sp, #12]
 800969a:	3307      	adds	r3, #7
 800969c:	f023 0307 	bic.w	r3, r3, #7
 80096a0:	3308      	adds	r3, #8
 80096a2:	9303      	str	r3, [sp, #12]
 80096a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096a6:	4433      	add	r3, r6
 80096a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80096aa:	e76a      	b.n	8009582 <_svfiprintf_r+0x52>
 80096ac:	460c      	mov	r4, r1
 80096ae:	2001      	movs	r0, #1
 80096b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80096b4:	e7a8      	b.n	8009608 <_svfiprintf_r+0xd8>
 80096b6:	2300      	movs	r3, #0
 80096b8:	f04f 0c0a 	mov.w	ip, #10
 80096bc:	4619      	mov	r1, r3
 80096be:	3401      	adds	r4, #1
 80096c0:	9305      	str	r3, [sp, #20]
 80096c2:	4620      	mov	r0, r4
 80096c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096c8:	3a30      	subs	r2, #48	@ 0x30
 80096ca:	2a09      	cmp	r2, #9
 80096cc:	d903      	bls.n	80096d6 <_svfiprintf_r+0x1a6>
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d0c6      	beq.n	8009660 <_svfiprintf_r+0x130>
 80096d2:	9105      	str	r1, [sp, #20]
 80096d4:	e7c4      	b.n	8009660 <_svfiprintf_r+0x130>
 80096d6:	4604      	mov	r4, r0
 80096d8:	2301      	movs	r3, #1
 80096da:	fb0c 2101 	mla	r1, ip, r1, r2
 80096de:	e7f0      	b.n	80096c2 <_svfiprintf_r+0x192>
 80096e0:	ab03      	add	r3, sp, #12
 80096e2:	9300      	str	r3, [sp, #0]
 80096e4:	462a      	mov	r2, r5
 80096e6:	4638      	mov	r0, r7
 80096e8:	4b0e      	ldr	r3, [pc, #56]	@ (8009724 <_svfiprintf_r+0x1f4>)
 80096ea:	a904      	add	r1, sp, #16
 80096ec:	f7fd f9ba 	bl	8006a64 <_printf_float>
 80096f0:	1c42      	adds	r2, r0, #1
 80096f2:	4606      	mov	r6, r0
 80096f4:	d1d6      	bne.n	80096a4 <_svfiprintf_r+0x174>
 80096f6:	89ab      	ldrh	r3, [r5, #12]
 80096f8:	065b      	lsls	r3, r3, #25
 80096fa:	f53f af2d 	bmi.w	8009558 <_svfiprintf_r+0x28>
 80096fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009700:	e72c      	b.n	800955c <_svfiprintf_r+0x2c>
 8009702:	ab03      	add	r3, sp, #12
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	462a      	mov	r2, r5
 8009708:	4638      	mov	r0, r7
 800970a:	4b06      	ldr	r3, [pc, #24]	@ (8009724 <_svfiprintf_r+0x1f4>)
 800970c:	a904      	add	r1, sp, #16
 800970e:	f7fd fc47 	bl	8006fa0 <_printf_i>
 8009712:	e7ed      	b.n	80096f0 <_svfiprintf_r+0x1c0>
 8009714:	0800a6b0 	.word	0x0800a6b0
 8009718:	0800a6b6 	.word	0x0800a6b6
 800971c:	0800a6ba 	.word	0x0800a6ba
 8009720:	08006a65 	.word	0x08006a65
 8009724:	0800947b 	.word	0x0800947b

08009728 <__sflush_r>:
 8009728:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800972c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800972e:	0716      	lsls	r6, r2, #28
 8009730:	4605      	mov	r5, r0
 8009732:	460c      	mov	r4, r1
 8009734:	d454      	bmi.n	80097e0 <__sflush_r+0xb8>
 8009736:	684b      	ldr	r3, [r1, #4]
 8009738:	2b00      	cmp	r3, #0
 800973a:	dc02      	bgt.n	8009742 <__sflush_r+0x1a>
 800973c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800973e:	2b00      	cmp	r3, #0
 8009740:	dd48      	ble.n	80097d4 <__sflush_r+0xac>
 8009742:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009744:	2e00      	cmp	r6, #0
 8009746:	d045      	beq.n	80097d4 <__sflush_r+0xac>
 8009748:	2300      	movs	r3, #0
 800974a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800974e:	682f      	ldr	r7, [r5, #0]
 8009750:	6a21      	ldr	r1, [r4, #32]
 8009752:	602b      	str	r3, [r5, #0]
 8009754:	d030      	beq.n	80097b8 <__sflush_r+0x90>
 8009756:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009758:	89a3      	ldrh	r3, [r4, #12]
 800975a:	0759      	lsls	r1, r3, #29
 800975c:	d505      	bpl.n	800976a <__sflush_r+0x42>
 800975e:	6863      	ldr	r3, [r4, #4]
 8009760:	1ad2      	subs	r2, r2, r3
 8009762:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009764:	b10b      	cbz	r3, 800976a <__sflush_r+0x42>
 8009766:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009768:	1ad2      	subs	r2, r2, r3
 800976a:	2300      	movs	r3, #0
 800976c:	4628      	mov	r0, r5
 800976e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009770:	6a21      	ldr	r1, [r4, #32]
 8009772:	47b0      	blx	r6
 8009774:	1c43      	adds	r3, r0, #1
 8009776:	89a3      	ldrh	r3, [r4, #12]
 8009778:	d106      	bne.n	8009788 <__sflush_r+0x60>
 800977a:	6829      	ldr	r1, [r5, #0]
 800977c:	291d      	cmp	r1, #29
 800977e:	d82b      	bhi.n	80097d8 <__sflush_r+0xb0>
 8009780:	4a28      	ldr	r2, [pc, #160]	@ (8009824 <__sflush_r+0xfc>)
 8009782:	410a      	asrs	r2, r1
 8009784:	07d6      	lsls	r6, r2, #31
 8009786:	d427      	bmi.n	80097d8 <__sflush_r+0xb0>
 8009788:	2200      	movs	r2, #0
 800978a:	6062      	str	r2, [r4, #4]
 800978c:	6922      	ldr	r2, [r4, #16]
 800978e:	04d9      	lsls	r1, r3, #19
 8009790:	6022      	str	r2, [r4, #0]
 8009792:	d504      	bpl.n	800979e <__sflush_r+0x76>
 8009794:	1c42      	adds	r2, r0, #1
 8009796:	d101      	bne.n	800979c <__sflush_r+0x74>
 8009798:	682b      	ldr	r3, [r5, #0]
 800979a:	b903      	cbnz	r3, 800979e <__sflush_r+0x76>
 800979c:	6560      	str	r0, [r4, #84]	@ 0x54
 800979e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097a0:	602f      	str	r7, [r5, #0]
 80097a2:	b1b9      	cbz	r1, 80097d4 <__sflush_r+0xac>
 80097a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097a8:	4299      	cmp	r1, r3
 80097aa:	d002      	beq.n	80097b2 <__sflush_r+0x8a>
 80097ac:	4628      	mov	r0, r5
 80097ae:	f7fe fd67 	bl	8008280 <_free_r>
 80097b2:	2300      	movs	r3, #0
 80097b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80097b6:	e00d      	b.n	80097d4 <__sflush_r+0xac>
 80097b8:	2301      	movs	r3, #1
 80097ba:	4628      	mov	r0, r5
 80097bc:	47b0      	blx	r6
 80097be:	4602      	mov	r2, r0
 80097c0:	1c50      	adds	r0, r2, #1
 80097c2:	d1c9      	bne.n	8009758 <__sflush_r+0x30>
 80097c4:	682b      	ldr	r3, [r5, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d0c6      	beq.n	8009758 <__sflush_r+0x30>
 80097ca:	2b1d      	cmp	r3, #29
 80097cc:	d001      	beq.n	80097d2 <__sflush_r+0xaa>
 80097ce:	2b16      	cmp	r3, #22
 80097d0:	d11d      	bne.n	800980e <__sflush_r+0xe6>
 80097d2:	602f      	str	r7, [r5, #0]
 80097d4:	2000      	movs	r0, #0
 80097d6:	e021      	b.n	800981c <__sflush_r+0xf4>
 80097d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097dc:	b21b      	sxth	r3, r3
 80097de:	e01a      	b.n	8009816 <__sflush_r+0xee>
 80097e0:	690f      	ldr	r7, [r1, #16]
 80097e2:	2f00      	cmp	r7, #0
 80097e4:	d0f6      	beq.n	80097d4 <__sflush_r+0xac>
 80097e6:	0793      	lsls	r3, r2, #30
 80097e8:	bf18      	it	ne
 80097ea:	2300      	movne	r3, #0
 80097ec:	680e      	ldr	r6, [r1, #0]
 80097ee:	bf08      	it	eq
 80097f0:	694b      	ldreq	r3, [r1, #20]
 80097f2:	1bf6      	subs	r6, r6, r7
 80097f4:	600f      	str	r7, [r1, #0]
 80097f6:	608b      	str	r3, [r1, #8]
 80097f8:	2e00      	cmp	r6, #0
 80097fa:	ddeb      	ble.n	80097d4 <__sflush_r+0xac>
 80097fc:	4633      	mov	r3, r6
 80097fe:	463a      	mov	r2, r7
 8009800:	4628      	mov	r0, r5
 8009802:	6a21      	ldr	r1, [r4, #32]
 8009804:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009808:	47e0      	blx	ip
 800980a:	2800      	cmp	r0, #0
 800980c:	dc07      	bgt.n	800981e <__sflush_r+0xf6>
 800980e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009816:	f04f 30ff 	mov.w	r0, #4294967295
 800981a:	81a3      	strh	r3, [r4, #12]
 800981c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800981e:	4407      	add	r7, r0
 8009820:	1a36      	subs	r6, r6, r0
 8009822:	e7e9      	b.n	80097f8 <__sflush_r+0xd0>
 8009824:	dfbffffe 	.word	0xdfbffffe

08009828 <_fflush_r>:
 8009828:	b538      	push	{r3, r4, r5, lr}
 800982a:	690b      	ldr	r3, [r1, #16]
 800982c:	4605      	mov	r5, r0
 800982e:	460c      	mov	r4, r1
 8009830:	b913      	cbnz	r3, 8009838 <_fflush_r+0x10>
 8009832:	2500      	movs	r5, #0
 8009834:	4628      	mov	r0, r5
 8009836:	bd38      	pop	{r3, r4, r5, pc}
 8009838:	b118      	cbz	r0, 8009842 <_fflush_r+0x1a>
 800983a:	6a03      	ldr	r3, [r0, #32]
 800983c:	b90b      	cbnz	r3, 8009842 <_fflush_r+0x1a>
 800983e:	f7fd fd5b 	bl	80072f8 <__sinit>
 8009842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d0f3      	beq.n	8009832 <_fflush_r+0xa>
 800984a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800984c:	07d0      	lsls	r0, r2, #31
 800984e:	d404      	bmi.n	800985a <_fflush_r+0x32>
 8009850:	0599      	lsls	r1, r3, #22
 8009852:	d402      	bmi.n	800985a <_fflush_r+0x32>
 8009854:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009856:	f7fd fe90 	bl	800757a <__retarget_lock_acquire_recursive>
 800985a:	4628      	mov	r0, r5
 800985c:	4621      	mov	r1, r4
 800985e:	f7ff ff63 	bl	8009728 <__sflush_r>
 8009862:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009864:	4605      	mov	r5, r0
 8009866:	07da      	lsls	r2, r3, #31
 8009868:	d4e4      	bmi.n	8009834 <_fflush_r+0xc>
 800986a:	89a3      	ldrh	r3, [r4, #12]
 800986c:	059b      	lsls	r3, r3, #22
 800986e:	d4e1      	bmi.n	8009834 <_fflush_r+0xc>
 8009870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009872:	f7fd fe83 	bl	800757c <__retarget_lock_release_recursive>
 8009876:	e7dd      	b.n	8009834 <_fflush_r+0xc>

08009878 <memmove>:
 8009878:	4288      	cmp	r0, r1
 800987a:	b510      	push	{r4, lr}
 800987c:	eb01 0402 	add.w	r4, r1, r2
 8009880:	d902      	bls.n	8009888 <memmove+0x10>
 8009882:	4284      	cmp	r4, r0
 8009884:	4623      	mov	r3, r4
 8009886:	d807      	bhi.n	8009898 <memmove+0x20>
 8009888:	1e43      	subs	r3, r0, #1
 800988a:	42a1      	cmp	r1, r4
 800988c:	d008      	beq.n	80098a0 <memmove+0x28>
 800988e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009892:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009896:	e7f8      	b.n	800988a <memmove+0x12>
 8009898:	4601      	mov	r1, r0
 800989a:	4402      	add	r2, r0
 800989c:	428a      	cmp	r2, r1
 800989e:	d100      	bne.n	80098a2 <memmove+0x2a>
 80098a0:	bd10      	pop	{r4, pc}
 80098a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098aa:	e7f7      	b.n	800989c <memmove+0x24>

080098ac <_sbrk_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	2300      	movs	r3, #0
 80098b0:	4d05      	ldr	r5, [pc, #20]	@ (80098c8 <_sbrk_r+0x1c>)
 80098b2:	4604      	mov	r4, r0
 80098b4:	4608      	mov	r0, r1
 80098b6:	602b      	str	r3, [r5, #0]
 80098b8:	f7f7 fe90 	bl	80015dc <_sbrk>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_sbrk_r+0x1a>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_sbrk_r+0x1a>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	20000b88 	.word	0x20000b88

080098cc <__assert_func>:
 80098cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098ce:	4614      	mov	r4, r2
 80098d0:	461a      	mov	r2, r3
 80098d2:	4b09      	ldr	r3, [pc, #36]	@ (80098f8 <__assert_func+0x2c>)
 80098d4:	4605      	mov	r5, r0
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	68d8      	ldr	r0, [r3, #12]
 80098da:	b954      	cbnz	r4, 80098f2 <__assert_func+0x26>
 80098dc:	4b07      	ldr	r3, [pc, #28]	@ (80098fc <__assert_func+0x30>)
 80098de:	461c      	mov	r4, r3
 80098e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098e4:	9100      	str	r1, [sp, #0]
 80098e6:	462b      	mov	r3, r5
 80098e8:	4905      	ldr	r1, [pc, #20]	@ (8009900 <__assert_func+0x34>)
 80098ea:	f000 f84f 	bl	800998c <fiprintf>
 80098ee:	f000 f85f 	bl	80099b0 <abort>
 80098f2:	4b04      	ldr	r3, [pc, #16]	@ (8009904 <__assert_func+0x38>)
 80098f4:	e7f4      	b.n	80098e0 <__assert_func+0x14>
 80098f6:	bf00      	nop
 80098f8:	20000198 	.word	0x20000198
 80098fc:	0800a6fc 	.word	0x0800a6fc
 8009900:	0800a6ce 	.word	0x0800a6ce
 8009904:	0800a6c1 	.word	0x0800a6c1

08009908 <_calloc_r>:
 8009908:	b570      	push	{r4, r5, r6, lr}
 800990a:	fba1 5402 	umull	r5, r4, r1, r2
 800990e:	b93c      	cbnz	r4, 8009920 <_calloc_r+0x18>
 8009910:	4629      	mov	r1, r5
 8009912:	f7ff f861 	bl	80089d8 <_malloc_r>
 8009916:	4606      	mov	r6, r0
 8009918:	b928      	cbnz	r0, 8009926 <_calloc_r+0x1e>
 800991a:	2600      	movs	r6, #0
 800991c:	4630      	mov	r0, r6
 800991e:	bd70      	pop	{r4, r5, r6, pc}
 8009920:	220c      	movs	r2, #12
 8009922:	6002      	str	r2, [r0, #0]
 8009924:	e7f9      	b.n	800991a <_calloc_r+0x12>
 8009926:	462a      	mov	r2, r5
 8009928:	4621      	mov	r1, r4
 800992a:	f7fd fd97 	bl	800745c <memset>
 800992e:	e7f5      	b.n	800991c <_calloc_r+0x14>

08009930 <_realloc_r>:
 8009930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009934:	4680      	mov	r8, r0
 8009936:	4615      	mov	r5, r2
 8009938:	460c      	mov	r4, r1
 800993a:	b921      	cbnz	r1, 8009946 <_realloc_r+0x16>
 800993c:	4611      	mov	r1, r2
 800993e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009942:	f7ff b849 	b.w	80089d8 <_malloc_r>
 8009946:	b92a      	cbnz	r2, 8009954 <_realloc_r+0x24>
 8009948:	f7fe fc9a 	bl	8008280 <_free_r>
 800994c:	2400      	movs	r4, #0
 800994e:	4620      	mov	r0, r4
 8009950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009954:	f000 f833 	bl	80099be <_malloc_usable_size_r>
 8009958:	4285      	cmp	r5, r0
 800995a:	4606      	mov	r6, r0
 800995c:	d802      	bhi.n	8009964 <_realloc_r+0x34>
 800995e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009962:	d8f4      	bhi.n	800994e <_realloc_r+0x1e>
 8009964:	4629      	mov	r1, r5
 8009966:	4640      	mov	r0, r8
 8009968:	f7ff f836 	bl	80089d8 <_malloc_r>
 800996c:	4607      	mov	r7, r0
 800996e:	2800      	cmp	r0, #0
 8009970:	d0ec      	beq.n	800994c <_realloc_r+0x1c>
 8009972:	42b5      	cmp	r5, r6
 8009974:	462a      	mov	r2, r5
 8009976:	4621      	mov	r1, r4
 8009978:	bf28      	it	cs
 800997a:	4632      	movcs	r2, r6
 800997c:	f7fd fe15 	bl	80075aa <memcpy>
 8009980:	4621      	mov	r1, r4
 8009982:	4640      	mov	r0, r8
 8009984:	f7fe fc7c 	bl	8008280 <_free_r>
 8009988:	463c      	mov	r4, r7
 800998a:	e7e0      	b.n	800994e <_realloc_r+0x1e>

0800998c <fiprintf>:
 800998c:	b40e      	push	{r1, r2, r3}
 800998e:	b503      	push	{r0, r1, lr}
 8009990:	4601      	mov	r1, r0
 8009992:	ab03      	add	r3, sp, #12
 8009994:	4805      	ldr	r0, [pc, #20]	@ (80099ac <fiprintf+0x20>)
 8009996:	f853 2b04 	ldr.w	r2, [r3], #4
 800999a:	6800      	ldr	r0, [r0, #0]
 800999c:	9301      	str	r3, [sp, #4]
 800999e:	f000 f83d 	bl	8009a1c <_vfiprintf_r>
 80099a2:	b002      	add	sp, #8
 80099a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80099a8:	b003      	add	sp, #12
 80099aa:	4770      	bx	lr
 80099ac:	20000198 	.word	0x20000198

080099b0 <abort>:
 80099b0:	2006      	movs	r0, #6
 80099b2:	b508      	push	{r3, lr}
 80099b4:	f000 fa06 	bl	8009dc4 <raise>
 80099b8:	2001      	movs	r0, #1
 80099ba:	f7f7 fd9a 	bl	80014f2 <_exit>

080099be <_malloc_usable_size_r>:
 80099be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099c2:	1f18      	subs	r0, r3, #4
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	bfbc      	itt	lt
 80099c8:	580b      	ldrlt	r3, [r1, r0]
 80099ca:	18c0      	addlt	r0, r0, r3
 80099cc:	4770      	bx	lr

080099ce <__sfputc_r>:
 80099ce:	6893      	ldr	r3, [r2, #8]
 80099d0:	b410      	push	{r4}
 80099d2:	3b01      	subs	r3, #1
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	6093      	str	r3, [r2, #8]
 80099d8:	da07      	bge.n	80099ea <__sfputc_r+0x1c>
 80099da:	6994      	ldr	r4, [r2, #24]
 80099dc:	42a3      	cmp	r3, r4
 80099de:	db01      	blt.n	80099e4 <__sfputc_r+0x16>
 80099e0:	290a      	cmp	r1, #10
 80099e2:	d102      	bne.n	80099ea <__sfputc_r+0x1c>
 80099e4:	bc10      	pop	{r4}
 80099e6:	f000 b931 	b.w	8009c4c <__swbuf_r>
 80099ea:	6813      	ldr	r3, [r2, #0]
 80099ec:	1c58      	adds	r0, r3, #1
 80099ee:	6010      	str	r0, [r2, #0]
 80099f0:	7019      	strb	r1, [r3, #0]
 80099f2:	4608      	mov	r0, r1
 80099f4:	bc10      	pop	{r4}
 80099f6:	4770      	bx	lr

080099f8 <__sfputs_r>:
 80099f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099fa:	4606      	mov	r6, r0
 80099fc:	460f      	mov	r7, r1
 80099fe:	4614      	mov	r4, r2
 8009a00:	18d5      	adds	r5, r2, r3
 8009a02:	42ac      	cmp	r4, r5
 8009a04:	d101      	bne.n	8009a0a <__sfputs_r+0x12>
 8009a06:	2000      	movs	r0, #0
 8009a08:	e007      	b.n	8009a1a <__sfputs_r+0x22>
 8009a0a:	463a      	mov	r2, r7
 8009a0c:	4630      	mov	r0, r6
 8009a0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a12:	f7ff ffdc 	bl	80099ce <__sfputc_r>
 8009a16:	1c43      	adds	r3, r0, #1
 8009a18:	d1f3      	bne.n	8009a02 <__sfputs_r+0xa>
 8009a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a1c <_vfiprintf_r>:
 8009a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	460d      	mov	r5, r1
 8009a22:	4614      	mov	r4, r2
 8009a24:	4698      	mov	r8, r3
 8009a26:	4606      	mov	r6, r0
 8009a28:	b09d      	sub	sp, #116	@ 0x74
 8009a2a:	b118      	cbz	r0, 8009a34 <_vfiprintf_r+0x18>
 8009a2c:	6a03      	ldr	r3, [r0, #32]
 8009a2e:	b90b      	cbnz	r3, 8009a34 <_vfiprintf_r+0x18>
 8009a30:	f7fd fc62 	bl	80072f8 <__sinit>
 8009a34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a36:	07d9      	lsls	r1, r3, #31
 8009a38:	d405      	bmi.n	8009a46 <_vfiprintf_r+0x2a>
 8009a3a:	89ab      	ldrh	r3, [r5, #12]
 8009a3c:	059a      	lsls	r2, r3, #22
 8009a3e:	d402      	bmi.n	8009a46 <_vfiprintf_r+0x2a>
 8009a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a42:	f7fd fd9a 	bl	800757a <__retarget_lock_acquire_recursive>
 8009a46:	89ab      	ldrh	r3, [r5, #12]
 8009a48:	071b      	lsls	r3, r3, #28
 8009a4a:	d501      	bpl.n	8009a50 <_vfiprintf_r+0x34>
 8009a4c:	692b      	ldr	r3, [r5, #16]
 8009a4e:	b99b      	cbnz	r3, 8009a78 <_vfiprintf_r+0x5c>
 8009a50:	4629      	mov	r1, r5
 8009a52:	4630      	mov	r0, r6
 8009a54:	f000 f938 	bl	8009cc8 <__swsetup_r>
 8009a58:	b170      	cbz	r0, 8009a78 <_vfiprintf_r+0x5c>
 8009a5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a5c:	07dc      	lsls	r4, r3, #31
 8009a5e:	d504      	bpl.n	8009a6a <_vfiprintf_r+0x4e>
 8009a60:	f04f 30ff 	mov.w	r0, #4294967295
 8009a64:	b01d      	add	sp, #116	@ 0x74
 8009a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a6a:	89ab      	ldrh	r3, [r5, #12]
 8009a6c:	0598      	lsls	r0, r3, #22
 8009a6e:	d4f7      	bmi.n	8009a60 <_vfiprintf_r+0x44>
 8009a70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a72:	f7fd fd83 	bl	800757c <__retarget_lock_release_recursive>
 8009a76:	e7f3      	b.n	8009a60 <_vfiprintf_r+0x44>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a7c:	2320      	movs	r3, #32
 8009a7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a82:	2330      	movs	r3, #48	@ 0x30
 8009a84:	f04f 0901 	mov.w	r9, #1
 8009a88:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a8c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009c38 <_vfiprintf_r+0x21c>
 8009a90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a94:	4623      	mov	r3, r4
 8009a96:	469a      	mov	sl, r3
 8009a98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a9c:	b10a      	cbz	r2, 8009aa2 <_vfiprintf_r+0x86>
 8009a9e:	2a25      	cmp	r2, #37	@ 0x25
 8009aa0:	d1f9      	bne.n	8009a96 <_vfiprintf_r+0x7a>
 8009aa2:	ebba 0b04 	subs.w	fp, sl, r4
 8009aa6:	d00b      	beq.n	8009ac0 <_vfiprintf_r+0xa4>
 8009aa8:	465b      	mov	r3, fp
 8009aaa:	4622      	mov	r2, r4
 8009aac:	4629      	mov	r1, r5
 8009aae:	4630      	mov	r0, r6
 8009ab0:	f7ff ffa2 	bl	80099f8 <__sfputs_r>
 8009ab4:	3001      	adds	r0, #1
 8009ab6:	f000 80a7 	beq.w	8009c08 <_vfiprintf_r+0x1ec>
 8009aba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009abc:	445a      	add	r2, fp
 8009abe:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f000 809f 	beq.w	8009c08 <_vfiprintf_r+0x1ec>
 8009aca:	2300      	movs	r3, #0
 8009acc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ad4:	f10a 0a01 	add.w	sl, sl, #1
 8009ad8:	9304      	str	r3, [sp, #16]
 8009ada:	9307      	str	r3, [sp, #28]
 8009adc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ae0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ae2:	4654      	mov	r4, sl
 8009ae4:	2205      	movs	r2, #5
 8009ae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aea:	4853      	ldr	r0, [pc, #332]	@ (8009c38 <_vfiprintf_r+0x21c>)
 8009aec:	f7fd fd4f 	bl	800758e <memchr>
 8009af0:	9a04      	ldr	r2, [sp, #16]
 8009af2:	b9d8      	cbnz	r0, 8009b2c <_vfiprintf_r+0x110>
 8009af4:	06d1      	lsls	r1, r2, #27
 8009af6:	bf44      	itt	mi
 8009af8:	2320      	movmi	r3, #32
 8009afa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009afe:	0713      	lsls	r3, r2, #28
 8009b00:	bf44      	itt	mi
 8009b02:	232b      	movmi	r3, #43	@ 0x2b
 8009b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b08:	f89a 3000 	ldrb.w	r3, [sl]
 8009b0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b0e:	d015      	beq.n	8009b3c <_vfiprintf_r+0x120>
 8009b10:	4654      	mov	r4, sl
 8009b12:	2000      	movs	r0, #0
 8009b14:	f04f 0c0a 	mov.w	ip, #10
 8009b18:	9a07      	ldr	r2, [sp, #28]
 8009b1a:	4621      	mov	r1, r4
 8009b1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b20:	3b30      	subs	r3, #48	@ 0x30
 8009b22:	2b09      	cmp	r3, #9
 8009b24:	d94b      	bls.n	8009bbe <_vfiprintf_r+0x1a2>
 8009b26:	b1b0      	cbz	r0, 8009b56 <_vfiprintf_r+0x13a>
 8009b28:	9207      	str	r2, [sp, #28]
 8009b2a:	e014      	b.n	8009b56 <_vfiprintf_r+0x13a>
 8009b2c:	eba0 0308 	sub.w	r3, r0, r8
 8009b30:	fa09 f303 	lsl.w	r3, r9, r3
 8009b34:	4313      	orrs	r3, r2
 8009b36:	46a2      	mov	sl, r4
 8009b38:	9304      	str	r3, [sp, #16]
 8009b3a:	e7d2      	b.n	8009ae2 <_vfiprintf_r+0xc6>
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	1d19      	adds	r1, r3, #4
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	9103      	str	r1, [sp, #12]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	bfbb      	ittet	lt
 8009b48:	425b      	neglt	r3, r3
 8009b4a:	f042 0202 	orrlt.w	r2, r2, #2
 8009b4e:	9307      	strge	r3, [sp, #28]
 8009b50:	9307      	strlt	r3, [sp, #28]
 8009b52:	bfb8      	it	lt
 8009b54:	9204      	strlt	r2, [sp, #16]
 8009b56:	7823      	ldrb	r3, [r4, #0]
 8009b58:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b5a:	d10a      	bne.n	8009b72 <_vfiprintf_r+0x156>
 8009b5c:	7863      	ldrb	r3, [r4, #1]
 8009b5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b60:	d132      	bne.n	8009bc8 <_vfiprintf_r+0x1ac>
 8009b62:	9b03      	ldr	r3, [sp, #12]
 8009b64:	3402      	adds	r4, #2
 8009b66:	1d1a      	adds	r2, r3, #4
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	9203      	str	r2, [sp, #12]
 8009b6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b70:	9305      	str	r3, [sp, #20]
 8009b72:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009c3c <_vfiprintf_r+0x220>
 8009b76:	2203      	movs	r2, #3
 8009b78:	4650      	mov	r0, sl
 8009b7a:	7821      	ldrb	r1, [r4, #0]
 8009b7c:	f7fd fd07 	bl	800758e <memchr>
 8009b80:	b138      	cbz	r0, 8009b92 <_vfiprintf_r+0x176>
 8009b82:	2240      	movs	r2, #64	@ 0x40
 8009b84:	9b04      	ldr	r3, [sp, #16]
 8009b86:	eba0 000a 	sub.w	r0, r0, sl
 8009b8a:	4082      	lsls	r2, r0
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	3401      	adds	r4, #1
 8009b90:	9304      	str	r3, [sp, #16]
 8009b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b96:	2206      	movs	r2, #6
 8009b98:	4829      	ldr	r0, [pc, #164]	@ (8009c40 <_vfiprintf_r+0x224>)
 8009b9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b9e:	f7fd fcf6 	bl	800758e <memchr>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	d03f      	beq.n	8009c26 <_vfiprintf_r+0x20a>
 8009ba6:	4b27      	ldr	r3, [pc, #156]	@ (8009c44 <_vfiprintf_r+0x228>)
 8009ba8:	bb1b      	cbnz	r3, 8009bf2 <_vfiprintf_r+0x1d6>
 8009baa:	9b03      	ldr	r3, [sp, #12]
 8009bac:	3307      	adds	r3, #7
 8009bae:	f023 0307 	bic.w	r3, r3, #7
 8009bb2:	3308      	adds	r3, #8
 8009bb4:	9303      	str	r3, [sp, #12]
 8009bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb8:	443b      	add	r3, r7
 8009bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bbc:	e76a      	b.n	8009a94 <_vfiprintf_r+0x78>
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	2001      	movs	r0, #1
 8009bc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bc6:	e7a8      	b.n	8009b1a <_vfiprintf_r+0xfe>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	f04f 0c0a 	mov.w	ip, #10
 8009bce:	4619      	mov	r1, r3
 8009bd0:	3401      	adds	r4, #1
 8009bd2:	9305      	str	r3, [sp, #20]
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bda:	3a30      	subs	r2, #48	@ 0x30
 8009bdc:	2a09      	cmp	r2, #9
 8009bde:	d903      	bls.n	8009be8 <_vfiprintf_r+0x1cc>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d0c6      	beq.n	8009b72 <_vfiprintf_r+0x156>
 8009be4:	9105      	str	r1, [sp, #20]
 8009be6:	e7c4      	b.n	8009b72 <_vfiprintf_r+0x156>
 8009be8:	4604      	mov	r4, r0
 8009bea:	2301      	movs	r3, #1
 8009bec:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bf0:	e7f0      	b.n	8009bd4 <_vfiprintf_r+0x1b8>
 8009bf2:	ab03      	add	r3, sp, #12
 8009bf4:	9300      	str	r3, [sp, #0]
 8009bf6:	462a      	mov	r2, r5
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	4b13      	ldr	r3, [pc, #76]	@ (8009c48 <_vfiprintf_r+0x22c>)
 8009bfc:	a904      	add	r1, sp, #16
 8009bfe:	f7fc ff31 	bl	8006a64 <_printf_float>
 8009c02:	4607      	mov	r7, r0
 8009c04:	1c78      	adds	r0, r7, #1
 8009c06:	d1d6      	bne.n	8009bb6 <_vfiprintf_r+0x19a>
 8009c08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c0a:	07d9      	lsls	r1, r3, #31
 8009c0c:	d405      	bmi.n	8009c1a <_vfiprintf_r+0x1fe>
 8009c0e:	89ab      	ldrh	r3, [r5, #12]
 8009c10:	059a      	lsls	r2, r3, #22
 8009c12:	d402      	bmi.n	8009c1a <_vfiprintf_r+0x1fe>
 8009c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c16:	f7fd fcb1 	bl	800757c <__retarget_lock_release_recursive>
 8009c1a:	89ab      	ldrh	r3, [r5, #12]
 8009c1c:	065b      	lsls	r3, r3, #25
 8009c1e:	f53f af1f 	bmi.w	8009a60 <_vfiprintf_r+0x44>
 8009c22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c24:	e71e      	b.n	8009a64 <_vfiprintf_r+0x48>
 8009c26:	ab03      	add	r3, sp, #12
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	462a      	mov	r2, r5
 8009c2c:	4630      	mov	r0, r6
 8009c2e:	4b06      	ldr	r3, [pc, #24]	@ (8009c48 <_vfiprintf_r+0x22c>)
 8009c30:	a904      	add	r1, sp, #16
 8009c32:	f7fd f9b5 	bl	8006fa0 <_printf_i>
 8009c36:	e7e4      	b.n	8009c02 <_vfiprintf_r+0x1e6>
 8009c38:	0800a6b0 	.word	0x0800a6b0
 8009c3c:	0800a6b6 	.word	0x0800a6b6
 8009c40:	0800a6ba 	.word	0x0800a6ba
 8009c44:	08006a65 	.word	0x08006a65
 8009c48:	080099f9 	.word	0x080099f9

08009c4c <__swbuf_r>:
 8009c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4e:	460e      	mov	r6, r1
 8009c50:	4614      	mov	r4, r2
 8009c52:	4605      	mov	r5, r0
 8009c54:	b118      	cbz	r0, 8009c5e <__swbuf_r+0x12>
 8009c56:	6a03      	ldr	r3, [r0, #32]
 8009c58:	b90b      	cbnz	r3, 8009c5e <__swbuf_r+0x12>
 8009c5a:	f7fd fb4d 	bl	80072f8 <__sinit>
 8009c5e:	69a3      	ldr	r3, [r4, #24]
 8009c60:	60a3      	str	r3, [r4, #8]
 8009c62:	89a3      	ldrh	r3, [r4, #12]
 8009c64:	071a      	lsls	r2, r3, #28
 8009c66:	d501      	bpl.n	8009c6c <__swbuf_r+0x20>
 8009c68:	6923      	ldr	r3, [r4, #16]
 8009c6a:	b943      	cbnz	r3, 8009c7e <__swbuf_r+0x32>
 8009c6c:	4621      	mov	r1, r4
 8009c6e:	4628      	mov	r0, r5
 8009c70:	f000 f82a 	bl	8009cc8 <__swsetup_r>
 8009c74:	b118      	cbz	r0, 8009c7e <__swbuf_r+0x32>
 8009c76:	f04f 37ff 	mov.w	r7, #4294967295
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	6922      	ldr	r2, [r4, #16]
 8009c82:	b2f6      	uxtb	r6, r6
 8009c84:	1a98      	subs	r0, r3, r2
 8009c86:	6963      	ldr	r3, [r4, #20]
 8009c88:	4637      	mov	r7, r6
 8009c8a:	4283      	cmp	r3, r0
 8009c8c:	dc05      	bgt.n	8009c9a <__swbuf_r+0x4e>
 8009c8e:	4621      	mov	r1, r4
 8009c90:	4628      	mov	r0, r5
 8009c92:	f7ff fdc9 	bl	8009828 <_fflush_r>
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d1ed      	bne.n	8009c76 <__swbuf_r+0x2a>
 8009c9a:	68a3      	ldr	r3, [r4, #8]
 8009c9c:	3b01      	subs	r3, #1
 8009c9e:	60a3      	str	r3, [r4, #8]
 8009ca0:	6823      	ldr	r3, [r4, #0]
 8009ca2:	1c5a      	adds	r2, r3, #1
 8009ca4:	6022      	str	r2, [r4, #0]
 8009ca6:	701e      	strb	r6, [r3, #0]
 8009ca8:	6962      	ldr	r2, [r4, #20]
 8009caa:	1c43      	adds	r3, r0, #1
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d004      	beq.n	8009cba <__swbuf_r+0x6e>
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	07db      	lsls	r3, r3, #31
 8009cb4:	d5e1      	bpl.n	8009c7a <__swbuf_r+0x2e>
 8009cb6:	2e0a      	cmp	r6, #10
 8009cb8:	d1df      	bne.n	8009c7a <__swbuf_r+0x2e>
 8009cba:	4621      	mov	r1, r4
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	f7ff fdb3 	bl	8009828 <_fflush_r>
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	d0d9      	beq.n	8009c7a <__swbuf_r+0x2e>
 8009cc6:	e7d6      	b.n	8009c76 <__swbuf_r+0x2a>

08009cc8 <__swsetup_r>:
 8009cc8:	b538      	push	{r3, r4, r5, lr}
 8009cca:	4b29      	ldr	r3, [pc, #164]	@ (8009d70 <__swsetup_r+0xa8>)
 8009ccc:	4605      	mov	r5, r0
 8009cce:	6818      	ldr	r0, [r3, #0]
 8009cd0:	460c      	mov	r4, r1
 8009cd2:	b118      	cbz	r0, 8009cdc <__swsetup_r+0x14>
 8009cd4:	6a03      	ldr	r3, [r0, #32]
 8009cd6:	b90b      	cbnz	r3, 8009cdc <__swsetup_r+0x14>
 8009cd8:	f7fd fb0e 	bl	80072f8 <__sinit>
 8009cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ce0:	0719      	lsls	r1, r3, #28
 8009ce2:	d422      	bmi.n	8009d2a <__swsetup_r+0x62>
 8009ce4:	06da      	lsls	r2, r3, #27
 8009ce6:	d407      	bmi.n	8009cf8 <__swsetup_r+0x30>
 8009ce8:	2209      	movs	r2, #9
 8009cea:	602a      	str	r2, [r5, #0]
 8009cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf4:	81a3      	strh	r3, [r4, #12]
 8009cf6:	e033      	b.n	8009d60 <__swsetup_r+0x98>
 8009cf8:	0758      	lsls	r0, r3, #29
 8009cfa:	d512      	bpl.n	8009d22 <__swsetup_r+0x5a>
 8009cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cfe:	b141      	cbz	r1, 8009d12 <__swsetup_r+0x4a>
 8009d00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d04:	4299      	cmp	r1, r3
 8009d06:	d002      	beq.n	8009d0e <__swsetup_r+0x46>
 8009d08:	4628      	mov	r0, r5
 8009d0a:	f7fe fab9 	bl	8008280 <_free_r>
 8009d0e:	2300      	movs	r3, #0
 8009d10:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d12:	89a3      	ldrh	r3, [r4, #12]
 8009d14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d18:	81a3      	strh	r3, [r4, #12]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	6063      	str	r3, [r4, #4]
 8009d1e:	6923      	ldr	r3, [r4, #16]
 8009d20:	6023      	str	r3, [r4, #0]
 8009d22:	89a3      	ldrh	r3, [r4, #12]
 8009d24:	f043 0308 	orr.w	r3, r3, #8
 8009d28:	81a3      	strh	r3, [r4, #12]
 8009d2a:	6923      	ldr	r3, [r4, #16]
 8009d2c:	b94b      	cbnz	r3, 8009d42 <__swsetup_r+0x7a>
 8009d2e:	89a3      	ldrh	r3, [r4, #12]
 8009d30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d38:	d003      	beq.n	8009d42 <__swsetup_r+0x7a>
 8009d3a:	4621      	mov	r1, r4
 8009d3c:	4628      	mov	r0, r5
 8009d3e:	f000 f882 	bl	8009e46 <__smakebuf_r>
 8009d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d46:	f013 0201 	ands.w	r2, r3, #1
 8009d4a:	d00a      	beq.n	8009d62 <__swsetup_r+0x9a>
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	60a2      	str	r2, [r4, #8]
 8009d50:	6962      	ldr	r2, [r4, #20]
 8009d52:	4252      	negs	r2, r2
 8009d54:	61a2      	str	r2, [r4, #24]
 8009d56:	6922      	ldr	r2, [r4, #16]
 8009d58:	b942      	cbnz	r2, 8009d6c <__swsetup_r+0xa4>
 8009d5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d5e:	d1c5      	bne.n	8009cec <__swsetup_r+0x24>
 8009d60:	bd38      	pop	{r3, r4, r5, pc}
 8009d62:	0799      	lsls	r1, r3, #30
 8009d64:	bf58      	it	pl
 8009d66:	6962      	ldrpl	r2, [r4, #20]
 8009d68:	60a2      	str	r2, [r4, #8]
 8009d6a:	e7f4      	b.n	8009d56 <__swsetup_r+0x8e>
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	e7f7      	b.n	8009d60 <__swsetup_r+0x98>
 8009d70:	20000198 	.word	0x20000198

08009d74 <_raise_r>:
 8009d74:	291f      	cmp	r1, #31
 8009d76:	b538      	push	{r3, r4, r5, lr}
 8009d78:	4605      	mov	r5, r0
 8009d7a:	460c      	mov	r4, r1
 8009d7c:	d904      	bls.n	8009d88 <_raise_r+0x14>
 8009d7e:	2316      	movs	r3, #22
 8009d80:	6003      	str	r3, [r0, #0]
 8009d82:	f04f 30ff 	mov.w	r0, #4294967295
 8009d86:	bd38      	pop	{r3, r4, r5, pc}
 8009d88:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009d8a:	b112      	cbz	r2, 8009d92 <_raise_r+0x1e>
 8009d8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d90:	b94b      	cbnz	r3, 8009da6 <_raise_r+0x32>
 8009d92:	4628      	mov	r0, r5
 8009d94:	f000 f830 	bl	8009df8 <_getpid_r>
 8009d98:	4622      	mov	r2, r4
 8009d9a:	4601      	mov	r1, r0
 8009d9c:	4628      	mov	r0, r5
 8009d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009da2:	f000 b817 	b.w	8009dd4 <_kill_r>
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d00a      	beq.n	8009dc0 <_raise_r+0x4c>
 8009daa:	1c59      	adds	r1, r3, #1
 8009dac:	d103      	bne.n	8009db6 <_raise_r+0x42>
 8009dae:	2316      	movs	r3, #22
 8009db0:	6003      	str	r3, [r0, #0]
 8009db2:	2001      	movs	r0, #1
 8009db4:	e7e7      	b.n	8009d86 <_raise_r+0x12>
 8009db6:	2100      	movs	r1, #0
 8009db8:	4620      	mov	r0, r4
 8009dba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009dbe:	4798      	blx	r3
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	e7e0      	b.n	8009d86 <_raise_r+0x12>

08009dc4 <raise>:
 8009dc4:	4b02      	ldr	r3, [pc, #8]	@ (8009dd0 <raise+0xc>)
 8009dc6:	4601      	mov	r1, r0
 8009dc8:	6818      	ldr	r0, [r3, #0]
 8009dca:	f7ff bfd3 	b.w	8009d74 <_raise_r>
 8009dce:	bf00      	nop
 8009dd0:	20000198 	.word	0x20000198

08009dd4 <_kill_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	4d06      	ldr	r5, [pc, #24]	@ (8009df4 <_kill_r+0x20>)
 8009dda:	4604      	mov	r4, r0
 8009ddc:	4608      	mov	r0, r1
 8009dde:	4611      	mov	r1, r2
 8009de0:	602b      	str	r3, [r5, #0]
 8009de2:	f7f7 fb76 	bl	80014d2 <_kill>
 8009de6:	1c43      	adds	r3, r0, #1
 8009de8:	d102      	bne.n	8009df0 <_kill_r+0x1c>
 8009dea:	682b      	ldr	r3, [r5, #0]
 8009dec:	b103      	cbz	r3, 8009df0 <_kill_r+0x1c>
 8009dee:	6023      	str	r3, [r4, #0]
 8009df0:	bd38      	pop	{r3, r4, r5, pc}
 8009df2:	bf00      	nop
 8009df4:	20000b88 	.word	0x20000b88

08009df8 <_getpid_r>:
 8009df8:	f7f7 bb64 	b.w	80014c4 <_getpid>

08009dfc <__swhatbuf_r>:
 8009dfc:	b570      	push	{r4, r5, r6, lr}
 8009dfe:	460c      	mov	r4, r1
 8009e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e04:	4615      	mov	r5, r2
 8009e06:	2900      	cmp	r1, #0
 8009e08:	461e      	mov	r6, r3
 8009e0a:	b096      	sub	sp, #88	@ 0x58
 8009e0c:	da0c      	bge.n	8009e28 <__swhatbuf_r+0x2c>
 8009e0e:	89a3      	ldrh	r3, [r4, #12]
 8009e10:	2100      	movs	r1, #0
 8009e12:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e16:	bf14      	ite	ne
 8009e18:	2340      	movne	r3, #64	@ 0x40
 8009e1a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e1e:	2000      	movs	r0, #0
 8009e20:	6031      	str	r1, [r6, #0]
 8009e22:	602b      	str	r3, [r5, #0]
 8009e24:	b016      	add	sp, #88	@ 0x58
 8009e26:	bd70      	pop	{r4, r5, r6, pc}
 8009e28:	466a      	mov	r2, sp
 8009e2a:	f000 f849 	bl	8009ec0 <_fstat_r>
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	dbed      	blt.n	8009e0e <__swhatbuf_r+0x12>
 8009e32:	9901      	ldr	r1, [sp, #4]
 8009e34:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e38:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e3c:	4259      	negs	r1, r3
 8009e3e:	4159      	adcs	r1, r3
 8009e40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e44:	e7eb      	b.n	8009e1e <__swhatbuf_r+0x22>

08009e46 <__smakebuf_r>:
 8009e46:	898b      	ldrh	r3, [r1, #12]
 8009e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e4a:	079d      	lsls	r5, r3, #30
 8009e4c:	4606      	mov	r6, r0
 8009e4e:	460c      	mov	r4, r1
 8009e50:	d507      	bpl.n	8009e62 <__smakebuf_r+0x1c>
 8009e52:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e56:	6023      	str	r3, [r4, #0]
 8009e58:	6123      	str	r3, [r4, #16]
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	6163      	str	r3, [r4, #20]
 8009e5e:	b003      	add	sp, #12
 8009e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e62:	466a      	mov	r2, sp
 8009e64:	ab01      	add	r3, sp, #4
 8009e66:	f7ff ffc9 	bl	8009dfc <__swhatbuf_r>
 8009e6a:	9f00      	ldr	r7, [sp, #0]
 8009e6c:	4605      	mov	r5, r0
 8009e6e:	4639      	mov	r1, r7
 8009e70:	4630      	mov	r0, r6
 8009e72:	f7fe fdb1 	bl	80089d8 <_malloc_r>
 8009e76:	b948      	cbnz	r0, 8009e8c <__smakebuf_r+0x46>
 8009e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7c:	059a      	lsls	r2, r3, #22
 8009e7e:	d4ee      	bmi.n	8009e5e <__smakebuf_r+0x18>
 8009e80:	f023 0303 	bic.w	r3, r3, #3
 8009e84:	f043 0302 	orr.w	r3, r3, #2
 8009e88:	81a3      	strh	r3, [r4, #12]
 8009e8a:	e7e2      	b.n	8009e52 <__smakebuf_r+0xc>
 8009e8c:	89a3      	ldrh	r3, [r4, #12]
 8009e8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e96:	81a3      	strh	r3, [r4, #12]
 8009e98:	9b01      	ldr	r3, [sp, #4]
 8009e9a:	6020      	str	r0, [r4, #0]
 8009e9c:	b15b      	cbz	r3, 8009eb6 <__smakebuf_r+0x70>
 8009e9e:	4630      	mov	r0, r6
 8009ea0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ea4:	f000 f81e 	bl	8009ee4 <_isatty_r>
 8009ea8:	b128      	cbz	r0, 8009eb6 <__smakebuf_r+0x70>
 8009eaa:	89a3      	ldrh	r3, [r4, #12]
 8009eac:	f023 0303 	bic.w	r3, r3, #3
 8009eb0:	f043 0301 	orr.w	r3, r3, #1
 8009eb4:	81a3      	strh	r3, [r4, #12]
 8009eb6:	89a3      	ldrh	r3, [r4, #12]
 8009eb8:	431d      	orrs	r5, r3
 8009eba:	81a5      	strh	r5, [r4, #12]
 8009ebc:	e7cf      	b.n	8009e5e <__smakebuf_r+0x18>
	...

08009ec0 <_fstat_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	4d06      	ldr	r5, [pc, #24]	@ (8009ee0 <_fstat_r+0x20>)
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	4608      	mov	r0, r1
 8009eca:	4611      	mov	r1, r2
 8009ecc:	602b      	str	r3, [r5, #0]
 8009ece:	f7f7 fb5f 	bl	8001590 <_fstat>
 8009ed2:	1c43      	adds	r3, r0, #1
 8009ed4:	d102      	bne.n	8009edc <_fstat_r+0x1c>
 8009ed6:	682b      	ldr	r3, [r5, #0]
 8009ed8:	b103      	cbz	r3, 8009edc <_fstat_r+0x1c>
 8009eda:	6023      	str	r3, [r4, #0]
 8009edc:	bd38      	pop	{r3, r4, r5, pc}
 8009ede:	bf00      	nop
 8009ee0:	20000b88 	.word	0x20000b88

08009ee4 <_isatty_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	4d05      	ldr	r5, [pc, #20]	@ (8009f00 <_isatty_r+0x1c>)
 8009eea:	4604      	mov	r4, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	602b      	str	r3, [r5, #0]
 8009ef0:	f7f7 fb5d 	bl	80015ae <_isatty>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_isatty_r+0x1a>
 8009ef8:	682b      	ldr	r3, [r5, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_isatty_r+0x1a>
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	20000b88 	.word	0x20000b88

08009f04 <_init>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr

08009f10 <_fini>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	bf00      	nop
 8009f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f16:	bc08      	pop	{r3}
 8009f18:	469e      	mov	lr, r3
 8009f1a:	4770      	bx	lr
