module ALU4bit(LEDG,S,inc,dec,mul,div,AND,OR);

	input [7:4]A;
	input [3:0]B;
	input [2:0]M;
	output [3:0]F;
	wire [3:0]LEDG,S,inc,dec,mul,div,AND,OR;
	
	add (SW,LEDG,LEDR);
	sub(A,B,LEDR,S);
	increment(A,inc);
	decrement(A,dec);
	multiply2(A,mul);
	divide2(A,div);
	bitwiseAND (A,B,AND);
	bitwiseOR (A,B,OR);
	
	assign F[3:0] = (M[2:0] == 3'b000)? LEDG[3:0]:
						 (M[2:0] == 3'b001)? S[3:0]:
						 (M[2:0] == 3'b010)? inc[3:0]:
						 (M[2:0] == 3'b011)? dec[3:0]:
						 (M[2:0] == 3'b100)? mul[3:0]:
						 (M[2:0] == 3'b101)? div[3:0]:
						 (M[2:0] == 3'b110)? AND[3:0]:
						 (M[2:0] == 3'b111)? OR[3:0];
						 
endmodule