Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date             : Tue Apr  4 18:57:01 2023
| Host             : Xilinx-Omniverse running 64-bit Ubuntu 22.04.2 LTS
| Command          : report_power -file kria_eth_top_wrapper_power_routed.rpt -pb kria_eth_top_wrapper_power_summary_routed.pb -rpx kria_eth_top_wrapper_power_routed.rpx
| Design           : kria_eth_top_wrapper
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.196        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.893        |
| Device Static (W)        | 0.303        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 77.6         |
| Junction Temperature (C) | 32.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.039 |       12 |       --- |             --- |
| CLB Logic                |     0.035 |    30521 |       --- |             --- |
|   LUT as Distributed RAM |     0.021 |     1252 |     57600 |            2.17 |
|   LUT as Logic           |     0.011 |     8063 |    117120 |            6.88 |
|   Register               |     0.001 |    16172 |    234240 |            6.90 |
|   LUT as Shift Register  |     0.001 |      305 |     57600 |            0.53 |
|   CARRY8                 |    <0.001 |       71 |     14640 |            0.48 |
|   Others                 |     0.000 |     1229 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       15 |    117120 |            0.01 |
| Signals                  |     0.018 |    21718 |       --- |             --- |
| Block RAM                |     0.005 |        6 |       144 |            4.17 |
| MMCM                     |     0.114 |        0 |       --- |             --- |
| I/O                      |     0.012 |       16 |       189 |            8.47 |
| PS8                      |     2.670 |        1 |       --- |             --- |
| Static Power             |     0.303 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     0.303 |          |           |                 |
| Total                    |     3.196 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     0.225 |       0.134 |      0.091 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.044 |       0.008 |      0.037 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.138 |       0.063 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.033 |       0.002 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.960 |       0.960 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.277 |       0.277 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.173 |       0.173 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.069 |       0.069 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.033 |       0.033 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                     | Constraint (ns) |
+--------------------------------------+------------------------------------------------------------+-----------------+
| clk_100_kria_eth_top_clk_wiz_2       | kria_eth_top_i/clk_wiz/inst/clk_100_kria_eth_top_clk_wiz_2 |            10.0 |
| clk_125_kria_eth_top_clk_wiz_2       | kria_eth_top_i/clk_wiz/inst/clk_125_kria_eth_top_clk_wiz_2 |             8.0 |
| clk_200_kria_eth_top_clk_wiz_2       | kria_eth_top_i/clk_wiz/inst/clk_200_kria_eth_top_clk_wiz_2 |             5.0 |
| clk_300_kria_eth_top_clk_wiz_2       | kria_eth_top_i/clk_wiz/inst/clk_300_kria_eth_top_clk_wiz_2 |             3.3 |
| som240_1_connector_hpa_clk0p_clk     | som240_1_connector_hpa_clk0p_clk                           |            40.0 |
| som240_2_connector_pl_gem3_rgmii_rxc | som240_2_connector_pl_gem3_rgmii_rxc                       |             8.0 |
+--------------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| kria_eth_top_wrapper   |     2.893 |
|   kria_eth_top_i       |     2.892 |
|     axi_ethernet_0     |     0.047 |
|       inst             |     0.047 |
|     axi_ethernet_0_dma |     0.009 |
|       U0               |     0.009 |
|     axi_smc            |     0.042 |
|       inst             |     0.042 |
|     clk_wiz            |     0.114 |
|       inst             |     0.114 |
|     ps8_0_axi_periph   |     0.010 |
|       s00_couplers     |     0.007 |
|       xbar             |     0.002 |
|     zynq_ultra_ps_e_0  |     2.670 |
|       inst             |     2.670 |
+------------------------+-----------+


