--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml PhotonCounter.twx PhotonCounter.ncd -o PhotonCounter.twr
PhotonCounter.pcf -ucf photonconnections.ucf

Design file:              PhotonCounter.ncd
Physical constraint file: PhotonCounter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk" PERIOD = 6.4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13626 paths analyzed, 5985 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.154ns.
--------------------------------------------------------------------------------

Paths for end point counter1<8>/count_f_13 (SLICE_X24Y61.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<8>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.007ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.432 - 0.444)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<8>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.AQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_1
    SLICE_X15Y43.D4      net (fanout=5)        1.727   TrigIn40<1>
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.429   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (1.242ns logic, 4.765ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<8>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.956ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.432 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<8>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X15Y43.D3      net (fanout=305)      1.722   reset
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.429   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.956ns (1.196ns logic, 4.760ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<8>/count_f_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.432 - 0.444)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<8>/count_f_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X15Y43.D5      net (fanout=3)        1.300   TrigIn40<3>
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.429   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_13
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.242ns logic, 4.338ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point counter1<8>/count_f_12 (SLICE_X24Y61.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<8>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.996ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.432 - 0.444)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<8>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.AQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_1
    SLICE_X15Y43.D4      net (fanout=5)        1.727   TrigIn40<1>
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.418   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      5.996ns (1.231ns logic, 4.765ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<8>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.945ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.432 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<8>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X15Y43.D3      net (fanout=305)      1.722   reset
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.418   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.185ns logic, 4.760ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<8>/count_f_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.432 - 0.444)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<8>/count_f_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X15Y43.D5      net (fanout=3)        1.300   TrigIn40<3>
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.418   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_12
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.231ns logic, 4.338ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point counter1<8>/count_f_14 (SLICE_X24Y61.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_1 (FF)
  Destination:          counter1<8>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.973ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.432 - 0.444)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_1 to counter1<8>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.AQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_1
    SLICE_X15Y43.D4      net (fanout=5)        1.727   TrigIn40<1>
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.395   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (1.208ns logic, 4.765ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          counter1<8>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.922ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.432 - 0.442)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to counter1<8>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.430   reset
                                                       reset
    SLICE_X15Y43.D3      net (fanout=305)      1.722   reset
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.395   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (1.162ns logic, 4.760ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep40/ep_trigger_3 (FF)
  Destination:          counter1<8>/count_f_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.432 - 0.444)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ep40/ep_trigger_3 to counter1<8>/count_f_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.BQ      Tcko                  0.476   TrigIn40<4>
                                                       ep40/ep_trigger_3
    SLICE_X15Y43.D5      net (fanout=3)        1.300   TrigIn40<3>
    SLICE_X15Y43.DMUX    Tilo                  0.337   counter2<0>/photon_f<3>
                                                       counter2<9>/reset_i_clear_i_OR_64_o1
    SLICE_X24Y61.SR      net (fanout=100)      3.038   counter2<9>/reset_i_clear_i_OR_64_o
    SLICE_X24Y61.CLK     Tsrck                 0.395   counter1<8>/count_f<15>
                                                       counter1<8>/count_f_14
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (1.208ns logic, 4.338ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y3.ADDRAWRADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8 (FF)
  Destination:          pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.114 - 0.118)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8 to pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y4.CMUX          Tshcko                0.244   pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                           pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8
    RAMB8_X0Y3.ADDRAWRADDR12 net (fanout=3)        0.141   pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<8>
    RAMB8_X0Y3.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.319ns (0.178ns logic, 0.141ns route)
                                                           (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point slow_delay_div_in_0 (SLICE_X6Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_10 (FF)
  Destination:          slow_delay_div_in_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.110 - 0.107)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_10 to slow_delay_div_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.BQ       Tcko                  0.198   TrigIn41<10>
                                                       ep41/ep_trigger_10
    SLICE_X6Y20.CE       net (fanout=16)       0.241   TrigIn41<10>
    SLICE_X6Y20.CLK      Tckce       (-Th)     0.108   slow_delay_div_in_0
                                                       slow_delay_div_in_0
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.090ns logic, 0.241ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point slow_delay_div_in_1 (SLICE_X6Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep41/ep_trigger_10 (FF)
  Destination:          slow_delay_div_in_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.110 - 0.107)
  Source Clock:         clk rising at 6.400ns
  Destination Clock:    clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep41/ep_trigger_10 to slow_delay_div_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.BQ       Tcko                  0.198   TrigIn41<10>
                                                       ep41/ep_trigger_10
    SLICE_X6Y20.CE       net (fanout=16)       0.241   TrigIn41<10>
    SLICE_X6Y20.CLK      Tckce       (-Th)     0.104   slow_delay_div_in_0
                                                       slow_delay_div_in_1
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.094ns logic, 0.241ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk" PERIOD = 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y2.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y3.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.001ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: counter2_91/CLK
  Logical resource: Mshreg_counter2_9/CLK
  Location pin: SLICE_X14Y53.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 69377 paths analyzed, 2092 endpoints analyzed, 803 failing endpoints
 803 timing errors detected. (803 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.874ns.
--------------------------------------------------------------------------------

Paths for end point sync_counter_long_5 (SLICE_X5Y20.C4), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.A1       net (fanout=23)       1.398   sync_counter_long_31_BRB3
    SLICE_X6Y24.A        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_20_rstpot
    SLICE_X4Y24.A3       net (fanout=12)       0.600   sync_counter_long<20>
    SLICE_X4Y24.COUT     Topcya                0.472   slow_delay_div_out_31
                                                       sync_counter_long<20>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.482   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi12
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X5Y20.C4       net (fanout=13)       1.252   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X5Y20.CLK      Tas                   0.373   sync_counter_long<4>
                                                       sync_counter_long_5_rstpot
                                                       sync_counter_long_5
    -------------------------------------------------  ---------------------------
    Total                                      6.688ns (2.383ns logic, 4.305ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.A1       net (fanout=23)       1.398   sync_counter_long_31_BRB3
    SLICE_X6Y24.A        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_20_rstpot
    SLICE_X4Y24.A3       net (fanout=12)       0.600   sync_counter_long<20>
    SLICE_X4Y24.COUT     Topcya                0.472   slow_delay_div_out_31
                                                       sync_counter_long<20>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.474   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<12>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X5Y20.C4       net (fanout=13)       1.252   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X5Y20.CLK      Tas                   0.373   sync_counter_long<4>
                                                       sync_counter_long_5_rstpot
                                                       sync_counter_long_5
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (2.375ns logic, 4.305ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.675ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.B2       net (fanout=23)       1.445   sync_counter_long_31_BRB3
    SLICE_X6Y24.B        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_21_rstpot
    SLICE_X4Y24.B4       net (fanout=12)       0.564   sync_counter_long<21>
    SLICE_X4Y24.COUT     Topcyb                0.448   slow_delay_div_out_31
                                                       sync_counter_long<21>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.482   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi12
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X5Y20.C4       net (fanout=13)       1.252   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X5Y20.CLK      Tas                   0.373   sync_counter_long<4>
                                                       sync_counter_long_5_rstpot
                                                       sync_counter_long_5
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (2.359ns logic, 4.316ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_3 (SLICE_X7Y20.D4), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_3 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.667ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.329 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.A1       net (fanout=23)       1.398   sync_counter_long_31_BRB3
    SLICE_X6Y24.A        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_20_rstpot
    SLICE_X4Y24.A3       net (fanout=12)       0.600   sync_counter_long<20>
    SLICE_X4Y24.COUT     Topcya                0.472   slow_delay_div_out_31
                                                       sync_counter_long<20>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.482   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi12
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y20.D4       net (fanout=13)       1.231   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y20.CLK      Tas                   0.373   sync_counter_long<3>
                                                       sync_counter_long_3_rstpot
                                                       sync_counter_long_3
    -------------------------------------------------  ---------------------------
    Total                                      6.667ns (2.383ns logic, 4.284ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_3 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.659ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.329 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.A1       net (fanout=23)       1.398   sync_counter_long_31_BRB3
    SLICE_X6Y24.A        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_20_rstpot
    SLICE_X4Y24.A3       net (fanout=12)       0.600   sync_counter_long<20>
    SLICE_X4Y24.COUT     Topcya                0.472   slow_delay_div_out_31
                                                       sync_counter_long<20>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.474   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<12>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y20.D4       net (fanout=13)       1.231   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y20.CLK      Tas                   0.373   sync_counter_long<3>
                                                       sync_counter_long_3_rstpot
                                                       sync_counter_long_3
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (2.375ns logic, 4.284ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_3 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.329 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.B2       net (fanout=23)       1.445   sync_counter_long_31_BRB3
    SLICE_X6Y24.B        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_21_rstpot
    SLICE_X4Y24.B4       net (fanout=12)       0.564   sync_counter_long<21>
    SLICE_X4Y24.COUT     Topcyb                0.448   slow_delay_div_out_31
                                                       sync_counter_long<21>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.482   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi12
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X7Y20.D4       net (fanout=13)       1.231   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X7Y20.CLK      Tas                   0.373   sync_counter_long<3>
                                                       sync_counter_long_3_rstpot
                                                       sync_counter_long_3
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (2.359ns logic, 4.295ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point sync_counter_long_4 (SLICE_X5Y20.D4), 2576 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_4 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.A1       net (fanout=23)       1.398   sync_counter_long_31_BRB3
    SLICE_X6Y24.A        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_20_rstpot
    SLICE_X4Y24.A3       net (fanout=12)       0.600   sync_counter_long<20>
    SLICE_X4Y24.COUT     Topcya                0.472   slow_delay_div_out_31
                                                       sync_counter_long<20>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.482   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi12
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X5Y20.D4       net (fanout=13)       1.222   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X5Y20.CLK      Tas                   0.373   sync_counter_long<4>
                                                       sync_counter_long_4_rstpot
                                                       sync_counter_long_4
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (2.383ns logic, 4.275ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_4 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.650ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.A1       net (fanout=23)       1.398   sync_counter_long_31_BRB3
    SLICE_X6Y24.A        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_20_rstpot
    SLICE_X4Y24.A3       net (fanout=12)       0.600   sync_counter_long<20>
    SLICE_X4Y24.COUT     Topcya                0.472   slow_delay_div_out_31
                                                       sync_counter_long<20>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.474   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lut<12>
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X5Y20.D4       net (fanout=13)       1.222   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X5Y20.CLK      Tas                   0.373   sync_counter_long<4>
                                                       sync_counter_long_4_rstpot
                                                       sync_counter_long_4
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (2.375ns logic, 4.275ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_counter_long_31_BRB3 (FF)
  Destination:          sync_counter_long_4 (FF)
  Requirement:          3.200ns
  Data Path Delay:      6.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.333 - 0.350)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sync_counter_long_31_BRB3 to sync_counter_long_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.DQ       Tcko                  0.525   sync_counter_long_31_BRB3
                                                       sync_counter_long_31_BRB3
    SLICE_X6Y24.B2       net (fanout=23)       1.445   sync_counter_long_31_BRB3
    SLICE_X6Y24.B        Tilo                  0.254   sync_counter_long_23_BRB4
                                                       sync_counter_long_21_rstpot
    SLICE_X4Y24.B4       net (fanout=12)       0.564   sync_counter_long<21>
    SLICE_X4Y24.COUT     Topcyb                0.448   slow_delay_div_out_31
                                                       sync_counter_long<21>_rt
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<23>
    SLICE_X4Y25.BMUX     Tcinb                 0.277   sync_counter_long_27_BRB2
                                                       Madd_sync_counter_long[31]_GND_1_o_add_89_OUT_cy<27>
    SLICE_X2Y23.A3       net (fanout=1)        1.052   sync_counter_long[31]_GND_1_o_add_89_OUT<25>
    SLICE_X2Y23.COUT     Topcya                0.482   sync_counter_long_31_BRB3
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_lutdi12
                                                       Mcompar_slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o_cy<15>
    SLICE_X5Y20.D4       net (fanout=13)       1.222   slow_pulsePeriod_div[31]_sync_counter_long[31]_LessThan_89_o
    SLICE_X5Y20.CLK      Tas                   0.373   sync_counter_long<4>
                                                       sync_counter_long_4_rstpot
                                                       sync_counter_long_4
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (2.359ns logic, 4.286ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point photons2_34 (SLICE_X16Y50.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons2_26 (FF)
  Destination:          photons2_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons2_26 to photons2_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.CQ      Tcko                  0.200   photons2<27>
                                                       photons2_26
    SLICE_X16Y50.C5      net (fanout=2)        0.069   photons2<26>
    SLICE_X16Y50.CLK     Tah         (-Th)    -0.121   photons2<27>
                                                       photons2<26>_rt
                                                       photons2_34
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.321ns logic, 0.069ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point photons2_50 (SLICE_X16Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photons2_42 (FF)
  Destination:          photons2_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: photons2_42 to photons2_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.CQ      Tcko                  0.200   photons2<43>
                                                       photons2_42
    SLICE_X16Y49.C5      net (fanout=2)        0.070   photons2<42>
    SLICE_X16Y49.CLK     Tah         (-Th)    -0.121   photons2<43>
                                                       photons2<42>_rt
                                                       photons2_50
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point nintcyc_counter_19 (SLICE_X22Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_sync_clock (FF)
  Destination:          nintcyc_counter_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.089 - 0.094)
  Source Clock:         clk2x rising at 3.200ns
  Destination Clock:    clk2x rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_sync_clock to nintcyc_counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.AQ      Tcko                  0.234   pmt_buf1_1_BRB1
                                                       int_sync_clock
    SLICE_X22Y50.CE      net (fanout=8)        0.265   int_sync_clock
    SLICE_X22Y50.CLK     Tckce       (-Th)     0.108   nintcyc_counter<19>
                                                       nintcyc_counter_19
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.126ns logic, 0.265ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk2x" PERIOD = 3.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<0>/CLK0
  Logical resource: slow_pulsed_sig_0/CK0
  Location pin: OLOGIC_X0Y20.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<1>/CLK0
  Logical resource: slow_pulsed_sig_1/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 0.951ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: slow_pulsed_sig<2>/CLK0
  Logical resource: slow_pulsed_sig_2/CK0
  Location pin: OLOGIC_X0Y16.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X23Y1.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y1.BQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X23Y1.CX       net (fanout=2)        0.932   okHI/rst3
    SLICE_X23Y1.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.544ns logic, 0.932ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y1.AQ       Tcko                  0.430   okHI/rst4
                                                       okHI/flop2
    SLICE_X23Y1.BX       net (fanout=2)        0.896   okHI/rst2
    SLICE_X23Y1.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.544ns logic, 0.896ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X23Y1.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.372ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.AQ       Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X23Y1.AX       net (fanout=1)        0.733   okHI/rst1
    SLICE_X23Y1.CLK      Tdick                 0.114   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.639ns logic, 0.733ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X23Y1.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.AQ       Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X23Y1.AX       net (fanout=1)        0.374   okHI/rst1
    SLICE_X23Y1.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.293ns logic, 0.374ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X23Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y1.AQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop2
    SLICE_X23Y1.BX       net (fanout=2)        0.441   okHI/rst2
    SLICE_X23Y1.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.257ns logic, 0.441ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X23Y1.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y1.BQ       Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X23Y1.CX       net (fanout=2)        0.454   okHI/rst3
    SLICE_X23Y1.CLK      Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.257ns logic, 0.454ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3705 paths analyzed, 1215 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.306ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[5].fdreout0 (OLOGIC_X14Y0.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.684ns (Levels of Logic = 3)
  Clock Path Skew:      0.513ns (0.828 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X20Y8.D2       net (fanout=14)       0.970   ok1<21>
    SLICE_X20Y8.D        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X20Y8.C6       net (fanout=1)        0.143   pipeOutaf/ok2<16>8
    SLICE_X20Y8.C        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X4Y4.D2        net (fanout=18)       2.061   ok2x<33>
    SLICE_X4Y4.DMUX      Tilo                  0.298   okHI/hi_dataout<3>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        2.134   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (2.376ns logic, 5.308ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.567ns (Levels of Logic = 3)
  Clock Path Skew:      0.513ns (0.828 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X20Y8.B1       net (fanout=14)       0.812   ok1<21>
    SLICE_X20Y8.B        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X20Y8.A3       net (fanout=1)        0.468   pipeOuta0/ok2<16>8
    SLICE_X20Y8.A        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X4Y4.D3        net (fanout=18)       1.777   ok2x<16>
    SLICE_X4Y4.DMUX      Tilo                  0.298   okHI/hi_dataout<3>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        2.134   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (2.376ns logic, 5.191ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.510ns (0.828 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y10.DQ      Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X20Y8.D4       net (fanout=16)       0.717   ok1<17>
    SLICE_X20Y8.D        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X20Y8.C6       net (fanout=1)        0.143   pipeOutaf/ok2<16>8
    SLICE_X20Y8.C        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X4Y4.D2        net (fanout=18)       2.061   ok2x<33>
    SLICE_X4Y4.DMUX      Tilo                  0.298   okHI/hi_dataout<3>
                                                       okHI/hicore/Mmux_hi_dataout111
    OLOGIC_X14Y0.D1      net (fanout=1)        2.134   okHI/hi_dataout<5>
    OLOGIC_X14Y0.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<5>
                                                       okHI/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (2.471ns logic, 5.055ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdreout0 (OLOGIC_X15Y3.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.531ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.830 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X20Y8.B1       net (fanout=14)       0.812   ok1<21>
    SLICE_X20Y8.B        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X20Y8.A3       net (fanout=1)        0.468   pipeOuta0/ok2<16>8
    SLICE_X20Y8.A        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y5.B2        net (fanout=18)       2.014   ok2x<16>
    SLICE_X5Y5.B         Tilo                  0.259   okHI/hi_dataout<10>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        1.900   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.531ns (2.337ns logic, 5.194ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y10.DQ      Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X20Y8.B5       net (fanout=16)       0.668   ok1<17>
    SLICE_X20Y8.B        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X20Y8.A3       net (fanout=1)        0.468   pipeOuta0/ok2<16>8
    SLICE_X20Y8.A        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y5.B2        net (fanout=18)       2.014   ok2x<16>
    SLICE_X5Y5.B         Tilo                  0.259   okHI/hi_dataout<10>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        1.900   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (2.432ns logic, 5.050ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_6 (FF)
  Destination:          okHI/delays[14].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.453ns (Levels of Logic = 3)
  Clock Path Skew:      0.517ns (0.830 - 0.313)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_6 to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y8.CQ       Tcko                  0.525   ok1<22>
                                                       okHI/hicore/ti_addr_6
    SLICE_X20Y8.B3       net (fanout=13)       0.639   ok1<22>
    SLICE_X20Y8.B        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X20Y8.A3       net (fanout=1)        0.468   pipeOuta0/ok2<16>8
    SLICE_X20Y8.A        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y5.B2        net (fanout=18)       2.014   ok2x<16>
    SLICE_X5Y5.B         Tilo                  0.259   okHI/hi_dataout<10>
                                                       okHI/hicore/Mmux_hi_dataout21
    OLOGIC_X15Y3.D1      net (fanout=1)        1.900   okHI/hi_dataout<14>
    OLOGIC_X15Y3.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (2.432ns logic, 5.021ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdreout0 (OLOGIC_X15Y2.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.414ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.830 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X20Y8.D2       net (fanout=14)       0.970   ok1<21>
    SLICE_X20Y8.D        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X20Y8.C6       net (fanout=1)        0.143   pipeOutaf/ok2<16>8
    SLICE_X20Y8.C        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y4.A2        net (fanout=18)       2.056   ok2x<33>
    SLICE_X5Y4.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        1.908   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (2.337ns logic, 5.077ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_1 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.256ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (0.830 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_1 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y10.DQ      Tcko                  0.525   ok1<17>
                                                       okHI/hicore/ti_addr_1
    SLICE_X20Y8.D4       net (fanout=16)       0.717   ok1<17>
    SLICE_X20Y8.D        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>81
    SLICE_X20Y8.C6       net (fanout=1)        0.143   pipeOutaf/ok2<16>8
    SLICE_X20Y8.C        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOutaf/ok2<16>83
    SLICE_X5Y4.A2        net (fanout=18)       2.056   ok2x<33>
    SLICE_X5Y4.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        1.908   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.256ns (2.432ns logic, 4.824ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/hicore/ti_addr_5 (FF)
  Destination:          okHI/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      7.183ns (Levels of Logic = 3)
  Clock Path Skew:      0.515ns (0.830 - 0.315)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/hicore/ti_addr_5 to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.DQ       Tcko                  0.430   ok1<21>
                                                       okHI/hicore/ti_addr_5
    SLICE_X20Y8.B1       net (fanout=14)       0.812   ok1<21>
    SLICE_X20Y8.B        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>81
    SLICE_X20Y8.A3       net (fanout=1)        0.468   pipeOuta0/ok2<16>8
    SLICE_X20Y8.A        Tilo                  0.235   pipeOutaf/ok2<16>8
                                                       pipeOuta0/ok2<16>83
    SLICE_X5Y4.A5        net (fanout=18)       1.658   ok2x<16>
    SLICE_X5Y4.A         Tilo                  0.259   pipeoutfifo2/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       okHI/hicore/Mmux_hi_dataout31
    OLOGIC_X15Y2.D1      net (fanout=1)        1.908   okHI/hi_dataout<13>
    OLOGIC_X15Y2.CLK0    Todck                 1.178   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (2.337ns logic, 4.846ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ep03/ep_dataout_6 (SLICE_X21Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep03/ep_datahold_6 (FF)
  Destination:          ep03/ep_dataout_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep03/ep_datahold_6 to ep03/ep_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.CQ      Tcko                  0.200   ep03/ep_datahold<7>
                                                       ep03/ep_datahold_6
    SLICE_X21Y22.CX      net (fanout=1)        0.144   ep03/ep_datahold<6>
    SLICE_X21Y22.CLK     Tckdi       (-Th)    -0.059   WireIn03<7>
                                                       ep03/ep_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point ep05/ep_dataout_14 (SLICE_X21Y23.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep05/ep_datahold_14 (FF)
  Destination:          ep05/ep_dataout_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep05/ep_datahold_14 to ep05/ep_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.CQ      Tcko                  0.200   ep05/ep_datahold<15>
                                                       ep05/ep_datahold_14
    SLICE_X21Y23.CX      net (fanout=1)        0.144   ep05/ep_datahold<14>
    SLICE_X21Y23.CLK     Tckdi       (-Th)    -0.059   WireIn05<15>
                                                       ep05/ep_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point ep05/ep_dataout_10 (SLICE_X21Y24.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep05/ep_datahold_10 (FF)
  Destination:          ep05/ep_dataout_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep05/ep_datahold_10 to ep05/ep_dataout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.CQ      Tcko                  0.200   ep05/ep_datahold<11>
                                                       ep05/ep_datahold_10
    SLICE_X21Y24.CX      net (fanout=1)        0.144   ep05/ep_datahold<10>
    SLICE_X21Y24.CLK     Tckdi       (-Th)    -0.059   WireIn05<11>
                                                       ep05/ep_dataout_10
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo1/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y2.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: pipeoutfifo2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y3.CLKBRDCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 18.164ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: okHI/clkout1_buf/I0
  Logical resource: okHI/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: okHI/dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.731ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.199ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.216ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=142)      1.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.216ns (-4.541ns logic, 6.757ns route)

  Maximum Data Path at Slow Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 1.080   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.438   okHI/hi_out_core<0>
    M11.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (M11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.117ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hicore/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X17Y2.CLK0    net (fanout=142)      0.613   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-1.141ns logic, 2.482ns route)

  Minimum Data Path at Fast Process Corner: okHI/hicore/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y2.OQ      Tockq                 0.336   okHI/hi_out_core<0>
                                                       okHI/hicore/hi_busy
    M11.O                net (fanout=1)        0.319   okHI/hi_out_core<0>
    M11.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.679ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X19Y7.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.651ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.631ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp87.IMUX.10
    SLICE_X25Y8.B2       net (fanout=13)       4.140   hi_in_7_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.C2       net (fanout=16)       1.283   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      8.631ns (2.448ns logic, 6.183ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X19Y7.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.660ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.622ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp87.IMUX.10
    SLICE_X25Y8.B2       net (fanout=13)       4.140   hi_in_7_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.B1       net (fanout=16)       1.274   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (2.448ns logic, 6.174ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X19Y7.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.849ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.433ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp87.IMUX.10
    SLICE_X25Y8.B2       net (fanout=13)       4.140   hi_in_7_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.A1       net (fanout=16)       1.085   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.433ns (2.448ns logic, 5.985ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X25Y7.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.133ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.845ns (Levels of Logic = 2)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp87.IMUX.10
    SLICE_X25Y7.D5       net (fanout=13)       1.927   hi_in_7_IBUF
    SLICE_X25Y7.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (0.918ns logic, 1.927ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y7.CLK      net (fanout=142)      0.599   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.675ns logic, 2.612ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd12 (SLICE_X25Y7.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.193ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.905ns (Levels of Logic = 2)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp87.IMUX.10
    SLICE_X25Y7.D5       net (fanout=13)       1.927   hi_in_7_IBUF
    SLICE_X25Y7.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd12_rstpot
                                                       okHI/hicore/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.905ns (0.978ns logic, 1.927ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y7.CLK      net (fanout=142)      0.599   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.675ns logic, 2.612ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X25Y6.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.233ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.947ns (Levels of Logic = 2)
  Clock Path Delay:     0.939ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp87.IMUX.10
    SLICE_X25Y6.B5       net (fanout=13)       1.969   hi_in_7_IBUF
    SLICE_X25Y6.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.978ns logic, 1.969ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y6.CLK      net (fanout=142)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (-1.675ns logic, 2.614ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.367ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X19Y7.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.963ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.319ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp87.IMUX.9
    SLICE_X25Y8.B4       net (fanout=13)       3.828   hi_in_6_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.C2       net (fanout=16)       1.283   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      8.319ns (2.448ns logic, 5.871ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X19Y7.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.972ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.310ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp87.IMUX.9
    SLICE_X25Y8.B4       net (fanout=13)       3.828   hi_in_6_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.B1       net (fanout=16)       1.274   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.310ns (2.448ns logic, 5.862ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_7 (SLICE_X19Y7.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.121ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp87.IMUX.9
    SLICE_X25Y8.B4       net (fanout=13)       3.828   hi_in_6_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.A1       net (fanout=16)       1.085   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<7>1
                                                       okHI/hicore/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.121ns (2.448ns logic, 5.673ns route)
                                                       (30.1% logic, 69.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X24Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.957ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.678ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp87.IMUX.9
    SLICE_X24Y3.A3       net (fanout=13)       1.725   hi_in_6_IBUF
    SLICE_X24Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.953ns logic, 1.725ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y3.CLK      net (fanout=142)      0.608   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.675ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd2 (SLICE_X25Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.984ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.698ns (Levels of Logic = 2)
  Clock Path Delay:     0.939ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp87.IMUX.9
    SLICE_X25Y6.B4       net (fanout=13)       1.720   hi_in_6_IBUF
    SLICE_X25Y6.CLK      Tah         (-Th)    -0.215   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/state_FSM_FFd2_rstpot
                                                       okHI/hicore/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.978ns logic, 1.720ns route)
                                                       (36.2% logic, 63.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y6.CLK      net (fanout=142)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (-1.675ns logic, 2.614ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd11 (SLICE_X25Y7.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.012ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.724ns (Levels of Logic = 2)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp87.IMUX.9
    SLICE_X25Y7.D3       net (fanout=13)       1.806   hi_in_6_IBUF
    SLICE_X25Y7.CLK      Tah         (-Th)    -0.155   okHI/hicore/state_FSM_FFd12
                                                       okHI/hicore/state_FSM_FFd11_rstpot
                                                       okHI/hicore/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.918ns logic, 1.806ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X25Y7.CLK      net (fanout=142)      0.599   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.675ns logic, 2.612ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.146ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_6 (SLICE_X34Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.184ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/block_count_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.157ns (Levels of Logic = 2)
  Clock Path Delay:     1.286ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp87.IMUX.8
    SLICE_X25Y8.D1       net (fanout=14)       4.178   hi_in_5_IBUF
    SLICE_X25Y8.DMUX     Tilo                  0.337   ok1<27>
                                                       okHI/hicore/reset<3>1
    SLICE_X34Y3.SR       net (fanout=8)        1.615   okHI/hicore/reset
    SLICE_X34Y3.CLK      Tsrck                 0.470   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_6
    -------------------------------------------------  ---------------------------
    Total                                      8.157ns (2.364ns logic, 5.793ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y3.CLK      net (fanout=142)      0.883   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (-3.906ns logic, 5.192ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_5 (SLICE_X34Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.193ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/block_count_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.148ns (Levels of Logic = 2)
  Clock Path Delay:     1.286ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/block_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp87.IMUX.8
    SLICE_X25Y8.D1       net (fanout=14)       4.178   hi_in_5_IBUF
    SLICE_X25Y8.DMUX     Tilo                  0.337   ok1<27>
                                                       okHI/hicore/reset<3>1
    SLICE_X34Y3.SR       net (fanout=8)        1.615   okHI/hicore/reset
    SLICE_X34Y3.CLK      Tsrck                 0.461   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_5
    -------------------------------------------------  ---------------------------
    Total                                      8.148ns (2.355ns logic, 5.793ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y3.CLK      net (fanout=142)      0.883   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (-3.906ns logic, 5.192ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_count_4 (SLICE_X34Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.204ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/block_count_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.137ns (Levels of Logic = 2)
  Clock Path Delay:     1.286ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/hicore/block_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp87.IMUX.8
    SLICE_X25Y8.D1       net (fanout=14)       4.178   hi_in_5_IBUF
    SLICE_X25Y8.DMUX     Tilo                  0.337   ok1<27>
                                                       okHI/hicore/reset<3>1
    SLICE_X34Y3.SR       net (fanout=8)        1.615   okHI/hicore/reset
    SLICE_X34Y3.CLK      Tsrck                 0.450   okHI/hicore/block_count<6>
                                                       okHI/hicore/block_count_4
    -------------------------------------------------  ---------------------------
    Total                                      8.137ns (2.344ns logic, 5.793ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/block_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X34Y3.CLK      net (fanout=142)      0.883   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (-3.906ns logic, 5.192ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X24Y3.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.744ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.465ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp87.IMUX.8
    SLICE_X24Y3.A6       net (fanout=14)       1.512   hi_in_5_IBUF
    SLICE_X24Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.953ns logic, 1.512ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y3.CLK      net (fanout=142)      0.608   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.675ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_wireupdate (SLICE_X22Y11.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.934ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Delay:     0.940ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp87.IMUX.8
    SLICE_X22Y11.B5      net (fanout=14)       1.755   hi_in_5_IBUF
    SLICE_X22Y11.CLK     Tah         (-Th)    -0.131   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[1]_MUX_50_o11
                                                       okHI/hicore/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.894ns logic, 1.755ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y11.CLK     net (fanout=142)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (-1.675ns logic, 2.615ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_reset (SLICE_X22Y11.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.117ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/hicore/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.832ns (Levels of Logic = 2)
  Clock Path Delay:     0.940ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp87.IMUX.8
    SLICE_X22Y11.A2      net (fanout=14)       1.938   hi_in_5_IBUF
    SLICE_X22Y11.CLK     Tah         (-Th)    -0.131   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/Mmux_GND_1_o_host_datain[0]_MUX_49_o11
                                                       okHI/hicore/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (0.894ns logic, 1.938ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X22Y11.CLK     net (fanout=142)      0.602   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (-1.675ns logic, 2.615ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 122 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.079ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_9 (SLICE_X19Y7.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.251ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.031ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp87.IMUX.7
    SLICE_X25Y8.B5       net (fanout=13)       3.540   hi_in_4_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.C2       net (fanout=16)       1.283   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<9>1
                                                       okHI/hicore/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                      8.031ns (2.448ns logic, 5.583ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_dataout_8 (SLICE_X19Y7.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.260ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      8.022ns (Levels of Logic = 4)
  Clock Path Delay:     1.227ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp87.IMUX.7
    SLICE_X25Y8.B5       net (fanout=13)       3.540   hi_in_4_IBUF
    SLICE_X25Y8.B        Tilo                  0.259   ok1<27>
                                                       okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o1
    SLICE_X23Y10.A4      net (fanout=18)       0.760   okHI/hicore/hi_addr[3]_hi_addr[3]_OR_57_o
    SLICE_X23Y10.A       Tilo                  0.259   ok1<2>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<0>12
    SLICE_X19Y7.B1       net (fanout=16)       1.274   okHI/hicore/N2
    SLICE_X19Y7.CLK      Tas                   0.373   ok1<10>
                                                       okHI/hicore/state[31]_ti_dataout[15]_select_91_OUT<8>1
                                                       okHI/hicore/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.022ns (2.448ns logic, 5.574ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y7.CLK      net (fanout=142)      0.824   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (-3.906ns logic, 5.133ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/ti_addr_4 (SLICE_X23Y9.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.439ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      7.855ns (Levels of Logic = 4)
  Clock Path Delay:     1.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp87.IMUX.7
    SLICE_X22Y11.A1      net (fanout=13)       4.029   hi_in_4_IBUF
    SLICE_X22Y11.A       Tilo                  0.254   okHI/hicore/hi_addr[3]_GND_1_o_equal_32_o_0
                                                       okHI/hicore/hi_addr[3]_GND_1_o_equal_28_o21
    SLICE_X22Y10.C4      net (fanout=1)        0.514   okHI/hicore/N10
    SLICE_X22Y10.C       Tilo                  0.255   ok1<17>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<0>11
    SLICE_X23Y9.C2       net (fanout=8)        0.873   okHI/hicore/N20
    SLICE_X23Y9.CLK      Tas                   0.373   ok1<21>
                                                       okHI/hicore/state[31]_ti_addr[7]_select_87_OUT<4>
                                                       okHI/hicore/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (2.439ns logic, 5.416ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X23Y9.CLK      net (fanout=142)      0.836   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (-3.906ns logic, 5.145ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd5 (SLICE_X24Y3.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.716ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.437ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp87.IMUX.7
    SLICE_X24Y3.A2       net (fanout=13)       1.484   hi_in_4_IBUF
    SLICE_X24Y3.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd5
                                                       okHI/hicore/state_FSM_FFd5_rstpot
                                                       okHI/hicore/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.953ns logic, 1.484ns route)
                                                       (39.1% logic, 60.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y3.CLK      net (fanout=142)      0.608   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.675ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_8 (SLICE_X19Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.787ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/block_size_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.493ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp87.IMUX.7
    SLICE_X23Y3.D6       net (fanout=13)       1.154   hi_in_4_IBUF
    SLICE_X23Y3.D        Tilo                  0.156   okHI/hicore/block_size<3>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X19Y3.CE       net (fanout=3)        0.239   okHI/hicore/_n0248_inv
    SLICE_X19Y3.CLK      Tckce       (-Th)    -0.181   okHI/hicore/block_size<10>
                                                       okHI/hicore/block_size_8
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (1.100ns logic, 1.393ns route)
                                                       (44.1% logic, 55.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y3.CLK      net (fanout=142)      0.593   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.675ns logic, 2.606ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/block_size_9 (SLICE_X19Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.793ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/hicore/block_size_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.499ns (Levels of Logic = 2)
  Clock Path Delay:     0.931ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/hicore/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp87.IMUX.7
    SLICE_X23Y3.D6       net (fanout=13)       1.154   hi_in_4_IBUF
    SLICE_X23Y3.D        Tilo                  0.156   okHI/hicore/block_size<3>
                                                       okHI/hicore/state__n0248_inv1
    SLICE_X19Y3.CE       net (fanout=3)        0.239   okHI/hicore/_n0248_inv
    SLICE_X19Y3.CLK      Tckce       (-Th)    -0.187   okHI/hicore/block_size<10>
                                                       okHI/hicore/block_size_9
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (1.106ns logic, 1.393ns route)
                                                       (44.3% logic, 55.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/block_size_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X19Y3.CLK      net (fanout=142)      0.593   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (-1.675ns logic, 2.606ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.870ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X27Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.260ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.843ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp87.IMUX.6
    SLICE_X25Y6.D3       net (fanout=1)        3.736   hi_in_3_IBUF
    SLICE_X25Y6.D        Tilo                  0.259   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X27Y8.SR       net (fanout=2)        0.823   okHI/hicore/hi_in<3>_0
    SLICE_X27Y8.CLK      Tsrck                 0.468   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (2.284ns logic, 4.559ns route)
                                                       (33.4% logic, 66.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=142)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X24Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.508ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.589ns (Levels of Logic = 2)
  Clock Path Delay:     1.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp87.IMUX.6
    SLICE_X25Y6.D3       net (fanout=1)        3.736   hi_in_3_IBUF
    SLICE_X25Y6.D        Tilo                  0.259   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X24Y8.SR       net (fanout=2)        0.619   okHI/hicore/hi_in<3>_0
    SLICE_X24Y8.CLK      Tsrck                 0.418   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.589ns (2.234ns logic, 4.355ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y8.CLK      net (fanout=142)      0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (-3.906ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X24Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.670ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.429ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp87.IMUX.6
    SLICE_X25Y6.D3       net (fanout=1)        3.736   hi_in_3_IBUF
    SLICE_X25Y6.DMUX     Tilo                  0.337   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X24Y6.SR       net (fanout=2)        0.381   okHI/hicore/hi_in<3>_2
    SLICE_X24Y6.CLK      Tsrck                 0.418   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (2.312ns logic, 4.117ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y6.CLK      net (fanout=142)      0.841   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-3.906ns logic, 5.150ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X26Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.008ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp87.IMUX.6
    SLICE_X25Y6.D3       net (fanout=1)        1.889   hi_in_3_IBUF
    SLICE_X25Y6.DMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X26Y6.SR       net (fanout=2)        0.135   okHI/hicore/hi_in<3>_2
    SLICE_X26Y6.CLK      Tcksr       (-Th)    -0.018   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.984ns logic, 2.024ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y6.CLK      net (fanout=142)      0.608   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.675ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X24Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.536ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Clock Path Delay:     0.939ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp87.IMUX.6
    SLICE_X25Y6.D3       net (fanout=1)        1.889   hi_in_3_IBUF
    SLICE_X25Y6.DMUX     Tilo                  0.203   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/hi_in<3>_21
    SLICE_X24Y6.SR       net (fanout=2)        0.170   okHI/hicore/hi_in<3>_2
    SLICE_X24Y6.CLK      Tcksr       (-Th)    -0.025   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.991ns logic, 2.059ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y6.CLK      net (fanout=142)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (-1.675ns logic, 2.614ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X27Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.574ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.092ns (Levels of Logic = 2)
  Clock Path Delay:     0.943ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp87.IMUX.6
    SLICE_X25Y6.D3       net (fanout=1)        1.889   hi_in_3_IBUF
    SLICE_X25Y6.D        Tilo                  0.156   okHI/hicore/state_FSM_FFd2
                                                       okHI/hicore/hi_in<3>_01
    SLICE_X27Y8.SR       net (fanout=2)        0.411   okHI/hicore/hi_in<3>_0
    SLICE_X27Y8.CLK      Tcksr       (-Th)     0.127   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.792ns logic, 2.300ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=142)      0.605   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (-1.675ns logic, 2.618ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.930ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X24Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.200ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp87.IMUX.5
    SLICE_X26Y6.A3       net (fanout=2)        4.026   hi_in_2_IBUF
    SLICE_X26Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X24Y6.AX       net (fanout=2)        0.876   okHI/hicore/state_N3
    SLICE_X24Y6.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (1.997ns logic, 4.902ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y6.CLK      net (fanout=142)      0.841   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-3.906ns logic, 5.150ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X24Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.324ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.773ns (Levels of Logic = 2)
  Clock Path Delay:     1.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp87.IMUX.5
    SLICE_X26Y6.A3       net (fanout=2)        4.026   hi_in_2_IBUF
    SLICE_X26Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X24Y8.AX       net (fanout=2)        0.750   okHI/hicore/state_N3
    SLICE_X24Y8.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.773ns (1.997ns logic, 4.776ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y8.CLK      net (fanout=142)      0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (-3.906ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X27Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.489ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.614ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp87.IMUX.5
    SLICE_X26Y6.A3       net (fanout=2)        4.026   hi_in_2_IBUF
    SLICE_X26Y6.A        Tilo                  0.254   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X27Y8.DX       net (fanout=1)        0.663   okHI/hicore/state_N4
    SLICE_X27Y8.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (1.925ns logic, 4.689ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=142)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X26Y6.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.453ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.974ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp87.IMUX.5
    SLICE_X26Y6.A3       net (fanout=2)        2.014   hi_in_2_IBUF
    SLICE_X26Y6.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.960ns logic, 2.014ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y6.CLK      net (fanout=142)      0.608   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.675ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X24Y7.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.706ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.218ns (Levels of Logic = 3)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp87.IMUX.5
    SLICE_X24Y7.C1       net (fanout=2)        2.044   hi_in_2_IBUF
    SLICE_X24Y7.C        Tilo                  0.142   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X24Y7.B6       net (fanout=1)        0.079   okHI/hicore/N49
    SLICE_X24Y7.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.095ns logic, 2.123ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y7.CLK      net (fanout=142)      0.599   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.675ns logic, 2.612ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X27Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.791ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.309ns (Levels of Logic = 2)
  Clock Path Delay:     0.943ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.I                 Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp87.IMUX.5
    SLICE_X26Y6.A3       net (fanout=2)        2.014   hi_in_2_IBUF
    SLICE_X26Y6.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X27Y8.DX       net (fanout=1)        0.317   okHI/hicore/state_N4
    SLICE_X27Y8.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.978ns logic, 2.331ns route)
                                                       (29.6% logic, 70.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=142)      0.605   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (-1.675ns logic, 2.618ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.435ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd6 (SLICE_X24Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.695ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.404ns (Levels of Logic = 2)
  Clock Path Delay:     1.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp87.IMUX.4
    SLICE_X26Y6.A2       net (fanout=2)        3.531   hi_in_1_IBUF
    SLICE_X26Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X24Y6.AX       net (fanout=2)        0.876   okHI/hicore/state_N3
    SLICE_X24Y6.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd6
                                                       okHI/hicore/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.997ns logic, 4.407ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y6.CLK      net (fanout=142)      0.841   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (-3.906ns logic, 5.150ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd14 (SLICE_X24Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.819ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.278ns (Levels of Logic = 2)
  Clock Path Delay:     1.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp87.IMUX.4
    SLICE_X26Y6.A2       net (fanout=2)        3.531   hi_in_1_IBUF
    SLICE_X26Y6.AMUX     Tilo                  0.326   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd14-In11
    SLICE_X24Y8.AX       net (fanout=2)        0.750   okHI/hicore/state_N3
    SLICE_X24Y8.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd14
                                                       okHI/hicore/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.278ns (1.997ns logic, 4.281ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y8.CLK      net (fanout=142)      0.839   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (-3.906ns logic, 5.148ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X27Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.984ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.119ns (Levels of Logic = 2)
  Clock Path Delay:     1.248ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp87.IMUX.4
    SLICE_X26Y6.A2       net (fanout=2)        3.531   hi_in_1_IBUF
    SLICE_X26Y6.A        Tilo                  0.254   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X27Y8.DX       net (fanout=1)        0.663   okHI/hicore/state_N4
    SLICE_X27Y8.CLK      Tdick                 0.114   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.925ns logic, 4.194ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=142)      0.845   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (-3.906ns logic, 5.154ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd9 (SLICE_X26Y6.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.185ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.706ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp87.IMUX.4
    SLICE_X26Y6.A2       net (fanout=2)        1.746   hi_in_1_IBUF
    SLICE_X26Y6.CLK      Tah         (-Th)    -0.197   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
                                                       okHI/hicore/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.706ns (0.960ns logic, 1.746ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X26Y6.CLK      net (fanout=142)      0.608   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.675ns logic, 2.621ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd17 (SLICE_X24Y7.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.473ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.985ns (Levels of Logic = 3)
  Clock Path Delay:     0.937ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp87.IMUX.4
    SLICE_X24Y7.C3       net (fanout=2)        1.811   hi_in_1_IBUF
    SLICE_X24Y7.C        Tilo                  0.142   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In_SW0
    SLICE_X24Y7.B6       net (fanout=1)        0.079   okHI/hicore/N49
    SLICE_X24Y7.CLK      Tah         (-Th)    -0.190   okHI/hicore/state_FSM_FFd17
                                                       okHI/hicore/state_FSM_FFd17-In
                                                       okHI/hicore/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (1.095ns logic, 1.890ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X24Y7.CLK      net (fanout=142)      0.599   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (-1.675ns logic, 2.612ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hicore/state_FSM_FFd16 (SLICE_X27Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.523ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/hicore/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.041ns (Levels of Logic = 2)
  Clock Path Delay:     0.943ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp87.IMUX.4
    SLICE_X26Y6.A2       net (fanout=2)        1.746   hi_in_1_IBUF
    SLICE_X26Y6.A        Tilo                  0.156   okHI/hicore/state_FSM_FFd9
                                                       okHI/hicore/state_FSM_FFd16-In11
    SLICE_X27Y8.DX       net (fanout=1)        0.317   okHI/hicore/state_N4
    SLICE_X27Y8.CLK      Tckdi       (-Th)    -0.059   okHI/hicore/state_FSM_FFd16
                                                       okHI/hicore/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.041ns (0.978ns logic, 2.063ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hicore/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=142)      0.605   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (-1.675ns logic, 2.618ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.842ns.
--------------------------------------------------------------------------------

Paths for end point okHI/delays[0].fdrein0 (ILOGIC_X8Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<0> (PAD)
  Destination:          okHI/delays[0].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.557   hi_inout<0>
                                                       hi_inout<0>
                                                       okHI/delays[0].iobf0/IBUF
                                                       ProtoComp85.IMUX
    IODELAY_X8Y0.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<0>
    IODELAY_X8Y0.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[0].iodelay_inst
                                                       okHI/delays[0].iodelay_inst
    ILOGIC_X8Y0.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<0>
    ILOGIC_X8Y0.CLK0     Tidockd               0.532   okHI/hi_datain<0>
                                                       ProtoComp88.D2OFFBYP_SRC
                                                       okHI/delays[0].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[0].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y0.CLK0     net (fanout=142)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.906ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[1].fdrein0 (ILOGIC_X8Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<1> (PAD)
  Destination:          okHI/delays[1].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.739ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<1> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.557   hi_inout<1>
                                                       hi_inout<1>
                                                       okHI/delays[1].iobf0/IBUF
                                                       ProtoComp85.IMUX.1
    IODELAY_X8Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<1>
    IODELAY_X8Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[1].iodelay_inst
                                                       okHI/delays[1].iodelay_inst
    ILOGIC_X8Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<1>
    ILOGIC_X8Y1.CLK0     Tidockd               0.532   okHI/hi_datain<1>
                                                       ProtoComp88.D2OFFBYP_SRC.1
                                                       okHI/delays[1].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[1].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X8Y1.CLK0     net (fanout=142)      1.336   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (-3.906ns logic, 5.645ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[8].fdrein0 (ILOGIC_X3Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.026ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Delay:     1.777ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<8> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R5.I                 Tiopi                 1.557   hi_inout<8>
                                                       hi_inout<8>
                                                       okHI/delays[8].iobf0/IBUF
                                                       ProtoComp85.IMUX.8
    IODELAY_X3Y1.IDATAIN net (fanout=1)        0.153   okHI/iobf0_hi_datain<8>
    IODELAY_X3Y1.DATAOUT Tioddo_IDATAIN        5.057   okHI/delays[8].iodelay_inst
                                                       okHI/delays[8].iodelay_inst
    ILOGIC_X3Y1.DDLY     net (fanout=1)        0.007   okHI/iodly0_datain<8>
    ILOGIC_X3Y1.CLK0     Tidockd               0.532   okHI/hi_datain<8>
                                                       ProtoComp88.D2OFFBYP_SRC.8
                                                       okHI/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (7.146ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.478   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.040   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -5.626   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X3Y1.CLK0     net (fanout=142)      1.374   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (-3.906ns logic, 5.683ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/delays[13].fdrein0 (ILOGIC_X15Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<13> (PAD)
  Destination:          okHI/delays[13].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<13> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.I                Tiopi                 0.763   hi_inout<13>
                                                       hi_inout<13>
                                                       okHI/delays[13].iobf0/IBUF
                                                       ProtoComp85.IMUX.13
    IODELAY_X15Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<13>
    IODELAY_X15Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[13].iodelay_inst
                                                       okHI/delays[13].iodelay_inst
    ILOGIC_X15Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<13>
    ILOGIC_X15Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<13>
                                                       ProtoComp88.D2OFFBYP_SRC.13
                                                       okHI/delays[13].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[13].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y2.CLK0    net (fanout=142)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.675ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[14].fdrein0 (ILOGIC_X15Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.014ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<14> (PAD)
  Destination:          okHI/delays[14].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 3)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<14> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 0.763   hi_inout<14>
                                                       hi_inout<14>
                                                       okHI/delays[14].iobf0/IBUF
                                                       ProtoComp85.IMUX.14
    IODELAY_X15Y3.IDATAINnet (fanout=1)        0.093   okHI/iobf0_hi_datain<14>
    IODELAY_X15Y3.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[14].iodelay_inst
                                                       okHI/delays[14].iodelay_inst
    ILOGIC_X15Y3.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<14>
    ILOGIC_X15Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<14>
                                                       ProtoComp88.D2OFFBYP_SRC.14
                                                       okHI/delays[14].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (2.354ns logic, 0.098ns route)
                                                       (96.0% logic, 4.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[14].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X15Y3.CLK0    net (fanout=142)      0.825   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.675ns logic, 2.838ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/delays[3].fdrein0 (ILOGIC_X14Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 3)
  Clock Path Delay:     1.160ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       okHI/delays[3].iobf0/IBUF
                                                       ProtoComp85.IMUX.3
    IODELAY_X14Y2.IDATAINnet (fanout=1)        0.091   okHI/iobf0_hi_datain<3>
    IODELAY_X14Y2.DATAOUTTioddo_IDATAIN        1.455   okHI/delays[3].iodelay_inst
                                                       okHI/delays[3].iodelay_inst
    ILOGIC_X14Y2.DDLY    net (fanout=1)        0.005   okHI/iodly0_datain<3>
    ILOGIC_X14Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp88.D2OFFBYP_SRC.3
                                                       okHI/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (2.354ns logic, 0.096ns route)
                                                       (96.1% logic, 3.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.326   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.391   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.755   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    ILOGIC_X14Y2.CLK0    net (fanout=142)      0.822   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (-1.675ns logic, 2.835ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.723ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<13> (P12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout0 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=142)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout0 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout0
    P12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<13>
    P12.PAD              Tioop                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.288ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[13].fdreout1 (FF)
  Destination:          hi_inout<13> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[13].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y2.CLK0    net (fanout=142)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[13].fdreout1 to hi_inout<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<13>
                                                       okHI/delays[13].fdreout1
    P12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<13>
    P12.PAD              Tiotp                 2.722   hi_inout<13>
                                                       okHI/delays[13].iobf0/OBUFT
                                                       hi_inout<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (N12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout0 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=142)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout0 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout0
    N12.O                net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<14>
    N12.PAD              Tioop                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.288ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[14].fdreout1 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[14].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X15Y3.CLK0    net (fanout=142)      1.696   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.541ns logic, 6.749ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[14].fdreout1 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y3.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<14>
                                                       okHI/delays[14].fdreout1
    N12.T                net (fanout=1)        0.438   okHI/fdreout1_hi_drive<14>
    N12.PAD              Tiotp                 2.722   hi_inout<14>
                                                       okHI/delays[14].iobf0/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (P9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.910ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.205ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=142)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (-4.541ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 1.080   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout0
    P9.O                 net (fanout=1)        0.438   okHI/fdreout0_hi_dataout<3>
    P9.PAD               Tioop                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.291ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.205ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        2.951   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        1.202   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -6.497   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X14Y2.CLK0    net (fanout=142)      1.693   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (-4.541ns logic, 6.746ns route)

  Maximum Data Path at Slow Process Corner: okHI/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.TQ      Tockq                 0.699   okHI/fdreout0_hi_dataout<3>
                                                       okHI/delays[3].fdreout1
    P9.T                 net (fanout=1)        0.438   okHI/fdreout1_hi_drive<3>
    P9.PAD               Tiotp                 2.722   hi_inout<3>
                                                       okHI/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (M7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.017ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=142)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout0
    M7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<0>
    M7.PAD               Tioop                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.909ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[0].fdreout1 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[0].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y0.CLK0     net (fanout=142)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[0].fdreout1 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y0.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<0>
                                                       okHI/delays[0].fdreout1
    M7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<0>
    M7.PAD               Tiotp                 1.396   hi_inout<0>
                                                       okHI/delays[0].iobf0/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (P7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.017ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout0 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=142)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout0 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout0
    P7.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<1>
    P7.PAD               Tioop                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.909ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[1].fdreout1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.292ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[1].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X8Y1.CLK0     net (fanout=142)      0.564   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (-1.141ns logic, 2.433ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[1].fdreout1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<1>
                                                       okHI/delays[1].fdreout1
    P7.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<1>
    P7.PAD               Tiotp                 1.396   hi_inout<1>
                                                       okHI/delays[1].iobf0/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (R5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.054ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=142)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.141ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.OQ       Tockq                 0.336   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout0
    R5.O                 net (fanout=1)        0.268   okHI/fdreout0_hi_dataout<8>
    R5.PAD               Tioop                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.329ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp87.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=3)        1.264   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.342   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y0.CLK0        Tdmcko_CLK           -2.085   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/clkout1_buf
                                                       okHI/clkout1_buf
    OLOGIC_X3Y1.CLK0     net (fanout=142)      0.601   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (-1.141ns logic, 2.470ns route)

  Minimum Data Path at Fast Process Corner: okHI/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X3Y1.TQ       Tockq                 0.228   okHI/fdreout0_hi_dataout<8>
                                                       okHI/delays[8].fdreout1
    R5.T                 net (fanout=1)        0.268   okHI/fdreout1_hi_drive<8>
    R5.PAD               Tiotp                 1.396   hi_inout<8>
                                                       okHI/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|      7.306ns|            0|            0|            3|         3705|
| TS_okHI_dcm_clk0              |     20.830ns|      7.306ns|          N/A|            0|            0|         3705|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    5.435(R)|      SLOW  |   -1.485(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.930(R)|      SLOW  |   -1.753(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.870(R)|      SLOW  |   -1.787(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    7.079(R)|      SLOW  |   -1.216(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    7.146(R)|      SLOW  |   -1.244(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    7.367(R)|      SLOW  |   -1.457(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    7.679(R)|      SLOW  |   -1.633(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.741(R)|      SLOW  |   -1.012(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.793(R)|      SLOW  |   -1.064(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.631(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.631(R)|      SLOW  |         2.909(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.680(R)|      SLOW  |         2.958(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.720(R)|      SLOW  |         2.998(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.720(R)|      SLOW  |         2.998(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.670(R)|      SLOW  |         2.948(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.677(R)|      SLOW  |         2.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.668(R)|      SLOW  |         2.946(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.676(R)|      SLOW  |         2.954(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.719(R)|      SLOW  |         2.997(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.723(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.723(R)|      SLOW  |         3.001(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.679(R)|      SLOW  |         2.957(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.731(R)|      SLOW  |         3.117(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.874|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |    7.306|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.046; Ideal Clock Offset To Actual Clock 1.741; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    7.679(R)|      SLOW  |   -1.633(R)|      FAST  |    5.651|    9.133|       -1.741|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.679|         -  |      -1.633|         -  |    5.651|    9.133|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.910; Ideal Clock Offset To Actual Clock 1.497; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    7.367(R)|      SLOW  |   -1.457(R)|      FAST  |    5.963|    8.957|       -1.497|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.367|         -  |      -1.457|         -  |    5.963|    8.957|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.902; Ideal Clock Offset To Actual Clock 1.280; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    7.146(R)|      SLOW  |   -1.244(R)|      FAST  |    6.184|    8.744|       -1.280|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.146|         -  |      -1.244|         -  |    6.184|    8.744|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.863; Ideal Clock Offset To Actual Clock 1.232; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    7.079(R)|      SLOW  |   -1.216(R)|      FAST  |    6.251|    8.716|       -1.232|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.079|         -  |      -1.216|         -  |    6.251|    8.716|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.083; Ideal Clock Offset To Actual Clock 0.114; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.870(R)|      SLOW  |   -1.787(R)|      FAST  |    8.260|    8.487|       -0.114|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.870|         -  |      -1.787|         -  |    8.260|    8.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.177; Ideal Clock Offset To Actual Clock 0.127; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.930(R)|      SLOW  |   -1.753(R)|      FAST  |    8.200|    8.453|       -0.127|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.930|         -  |      -1.753|         -  |    8.200|    8.453|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.950; Ideal Clock Offset To Actual Clock -0.255; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    5.435(R)|      SLOW  |   -1.485(R)|      FAST  |    8.695|    8.185|        0.255|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.435|         -  |      -1.485|         -  |    8.695|    8.185|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 4.830; Ideal Clock Offset To Actual Clock -1.488; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<1>       |    5.842(R)|      SLOW  |   -1.113(R)|      FAST  |    3.988|    1.113|        1.438|
hi_inout<2>       |    5.786(R)|      SLOW  |   -1.057(R)|      FAST  |    4.044|    1.057|        1.493|
hi_inout<3>       |    5.744(R)|      SLOW  |   -1.015(R)|      FAST  |    4.086|    1.015|        1.536|
hi_inout<4>       |    5.746(R)|      SLOW  |   -1.017(R)|      FAST  |    4.084|    1.017|        1.533|
hi_inout<5>       |    5.803(R)|      SLOW  |   -1.074(R)|      FAST  |    4.027|    1.074|        1.477|
hi_inout<6>       |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
hi_inout<7>       |    5.795(R)|      SLOW  |   -1.066(R)|      FAST  |    4.035|    1.066|        1.485|
hi_inout<8>       |    5.804(R)|      SLOW  |   -1.075(R)|      FAST  |    4.026|    1.075|        1.475|
hi_inout<9>       |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<10>      |    5.797(R)|      SLOW  |   -1.068(R)|      FAST  |    4.033|    1.068|        1.483|
hi_inout<11>      |    5.745(R)|      SLOW  |   -1.016(R)|      FAST  |    4.085|    1.016|        1.535|
hi_inout<12>      |    5.747(R)|      SLOW  |   -1.018(R)|      FAST  |    4.083|    1.018|        1.533|
hi_inout<13>      |    5.741(R)|      SLOW  |   -1.012(R)|      FAST  |    4.089|    1.012|        1.539|
hi_inout<14>      |    5.743(R)|      SLOW  |   -1.014(R)|      FAST  |    4.087|    1.014|        1.536|
hi_inout<15>      |    5.793(R)|      SLOW  |   -1.064(R)|      FAST  |    4.037|    1.064|        1.487|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.842|         -  |      -1.012|         -  |    3.988|    1.012|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.731|      SLOW  |        3.117|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.092 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.631|      SLOW  |        2.909|      FAST  |         0.000|
hi_inout<1>                                    |        6.631|      SLOW  |        2.909|      FAST  |         0.000|
hi_inout<2>                                    |        6.680|      SLOW  |        2.958|      FAST  |         0.049|
hi_inout<3>                                    |        6.720|      SLOW  |        2.998|      FAST  |         0.089|
hi_inout<4>                                    |        6.720|      SLOW  |        2.998|      FAST  |         0.089|
hi_inout<5>                                    |        6.670|      SLOW  |        2.948|      FAST  |         0.039|
hi_inout<6>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.046|
hi_inout<7>                                    |        6.677|      SLOW  |        2.955|      FAST  |         0.046|
hi_inout<8>                                    |        6.668|      SLOW  |        2.946|      FAST  |         0.037|
hi_inout<9>                                    |        6.676|      SLOW  |        2.954|      FAST  |         0.045|
hi_inout<10>                                   |        6.676|      SLOW  |        2.954|      FAST  |         0.045|
hi_inout<11>                                   |        6.719|      SLOW  |        2.997|      FAST  |         0.088|
hi_inout<12>                                   |        6.719|      SLOW  |        2.997|      FAST  |         0.088|
hi_inout<13>                                   |        6.723|      SLOW  |        3.001|      FAST  |         0.092|
hi_inout<14>                                   |        6.723|      SLOW  |        3.001|      FAST  |         0.092|
hi_inout<15>                                   |        6.679|      SLOW  |        2.957|      FAST  |         0.048|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 803  Score: 656586  (Setup/Max: 656586, Hold: 0)

Constraints cover 87262 paths, 0 nets, and 7391 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   7.679ns
   Minimum output required time after clock:   6.731ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 11 15:21:13 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



