Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Thu Jan 26 23:51:48 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.40
  Critical Path Slack:          -0.53
  Critical Path Clk Period:      1.00
  Total Negative Slack:         -8.77
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.61
  Critical Path Slack:          -0.61
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -6.03
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          1.22
  Critical Path Slack:           0.65
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.19
  Critical Path Slack:           0.67
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -1.57
  No. of Hold Violations:       64.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                332
  Buf/Inv Cell Count:              53
  Buf Cell Count:                   0
  Inv Cell Count:                  53
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       228
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180501.426118
  Noncombinational Area:
                        120834.608914
  Buf/Inv Area:             99.370303
  Total Buffer Area:             0.00
  Total Inverter Area:          99.37
  Macro/Black Box Area:  69436.171875
  Net Area:                981.394834
  -----------------------------------
  Cell Area:            370772.206908
  Design Area:          371753.601742


  Design Rules
  -----------------------------------
  Total Number of Nets:           448
  Nets With Violations:            10
  Max Trans Violations:            10
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  0.54
  Mapping Optimization:                8.50
  -----------------------------------------
  Overall Compile Time:               16.46
  Overall Compile Wall Clock Time:    17.27

  --------------------------------------------------------------------

  Design  WNS: 0.61  TNS: 14.80  Number of Violating Paths: 42


  Design (Hold)  WNS: 0.02  TNS: 1.57  Number of Violating Paths: 64

  --------------------------------------------------------------------


1
