{"vcs1":{"timestamp_begin":1731508482.025632879, "rt":1.44, "ut":0.22, "st":0.20}}
{"vcselab":{"timestamp_begin":1731508483.536445330, "rt":1.35, "ut":0.24, "st":0.13}}
{"link":{"timestamp_begin":1731508484.955318567, "rt":0.40, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731508481.501468431}
{"VCS_COMP_START_TIME": 1731508481.501468431}
{"VCS_COMP_END_TIME": 1731508486.727743435}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333036}}
{"stitch_vcselab": {"peak_mem": 231564}}
