Execute     source -notrace -encoding utf-8 B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.157 sec.
INFO-FLOW: Workspace D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls opened at Mon Jun 09 16:12:35 -0300 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.176 sec.
Execute   apply_ini D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.c' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.c' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(8)
Execute     add_files D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.c 
INFO: [HLS 200-10] Adding design file 'D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.h' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.h' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(9)
Execute     add_files D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.h 
INFO: [HLS 200-10] Adding design file 'D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_top.c' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_top.c' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(10)
Execute     add_files D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_top.c 
INFO: [HLS 200-10] Adding design file 'D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_top.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_test.c' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_test.c' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(11)
Execute     add_files -tb D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_test.c 
INFO: [HLS 200-10] Adding test bench file 'D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/src/sha256_test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=sha256_top' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=sha256_top' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(7)
Execute     set_top sha256_top 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: B:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: B:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.522 sec.
Execute       source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.612 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.646 sec.
Execute   apply_ini D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.944 seconds; current allocated memory: 265.789 MB.
Execute       set_directive_top sha256_top -name=sha256_top 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../src/sha256_top.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/sha256_top.c as C
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang ../src/sha256_top.c -foptimization-record-file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot B:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c {-hls-platform-db-name=B:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.c.clang.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c {-hls-platform-db-name=B:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/clang.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c std=gnu99 -target fpga  -directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/.systemc_flag -fix-errors D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.158 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c std=gnu99 -target fpga  -directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/all.directive.json -fix-errors D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.113 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.clang-tidy.loop-label.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.clang-tidy.loop-label.err.log
Execute         source B:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.169 sec.
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.bc {-hls-platform-db-name=B:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.clang.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../src/sha256.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/sha256.c as C
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang ../src/sha256.c -foptimization-record-file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot B:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c {-hls-platform-db-name=B:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.c.clang.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c {-hls-platform-db-name=B:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/clang.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c std=gnu99 -target fpga  -directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/.systemc_flag -fix-errors D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c std=gnu99 -target fpga  -directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/all.directive.json -fix-errors D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.clang-tidy.loop-label.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.135 sec.
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot -I B:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.bc {-hls-platform-db-name=B:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.clang.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.786 seconds; current allocated memory: 268.738 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.g.bc" "D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.g.bc"  
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.g.bc D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256.g.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.149 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed B:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc B:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed B:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc B:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.633 sec.
Execute       run_link_or_opt -opt -out D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha256_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha256_top -reflow-float-conversion -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.893 sec.
Execute       run_link_or_opt -out D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed B:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed B:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha256_top 
INFO-FLOW: run_clang exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: B:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sha256_top -mllvm -hls-db-dir -mllvm D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=B:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,308 Compile/Link D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,308 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,451 Unroll/Inline (step 1) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,451 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,840 Unroll/Inline (step 2) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,840 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,797 Unroll/Inline (step 3) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,797 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,792 Unroll/Inline (step 4) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,792 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,095 Array/Struct (step 1) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,095 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,025 Array/Struct (step 2) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,025 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,025 Array/Struct (step 3) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,025 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,025 Array/Struct (step 4) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,025 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,855 Array/Struct (step 5) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,855 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,650 Performance (step 1) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,650 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,995 Performance (step 2) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,995 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,993 Performance (step 3) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,993 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,983 Performance (step 4) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,983 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,892 HW Transforms (step 1) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,892 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,969 HW Transforms (step 2) D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,969 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'sha256_init' into 'sha256_top' (../src/sha256_top.c:48:3)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (../src/sha256_top.c:64:20) in function 'sha256_top' completely with a factor of 8 (../src/sha256_top.c:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_1' (../src/sha256_top.c:29:20) in function 'sha256_top' completely with a factor of 20 (../src/sha256_top.c:8:0)
INFO: [HLS 214-186] Unrolling loop 'sha256_final_final_loop' (../src/sha256.c:127:3) in function 'sha256_final' completely with a factor of 4 (../src/sha256.c:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../src/sha256.c:14:19) in function 'sha256_transform' completely with a factor of 16 (../src/sha256.c:9:0)
INFO: [HLS 214-178] Inlining function 'sha256_update' into 'sha256_top' (../src/sha256_top.c:8:0)
INFO: [HLS 214-248] Applying array_partition to 'm': Complete partitioning on dimension 1. (../src/sha256.c:10:50)
INFO: [HLS 214-248] Applying array_partition to 'hash1': Complete partitioning on dimension 1. (../src/sha256_top.c:15:16)
INFO: [HLS 214-248] Applying array_partition to 'hash2': Complete partitioning on dimension 1. (../src/sha256_top.c:16:17)
INFO: [HLS 214-248] Applying array_partition to 'header_bytes': Complete partitioning on dimension 1. (../src/sha256_top.c:17:17)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (../src/sha256_top.c:41:17)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_106_2> at ../src/sha256.c:106:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_111_3> at ../src/sha256.c:111:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_103_1> at ../src/sha256.c:103:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_2> at ../src/sha256_top.c:38:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at ../src/sha256_top.c:39:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_52_4> at ../src/sha256_top.c:52:20 
INFO: [HLS 214-421] Automatically partitioning small array 'bitlen' completely based on array size. (../src/sha256_top.c:43:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bitlen' due to pipeline pragma (../src/sha256_top.c:43:12)
INFO: [HLS 214-248] Applying array_partition to 'bitlen': Complete partitioning on dimension 1. (../src/sha256_top.c:43:12)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.313 seconds; current allocated memory: 270.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 270.809 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha256_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.0.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 282.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.1.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.323 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.2.prechk.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 286.840 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.g.1.bc to D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.1.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.961 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.1.tmp.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/sha256_top.c:38:29) to (../src/sha256_top.c:38:20) in function 'sha256_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/sha256_top.c:39:29) to (../src/sha256_top.c:39:20) in function 'sha256_top'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'sha256_top'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (../src/sha256.c:10:20)...10 expression(s) balanced.
Command         transform done; 0.351 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 315.059 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.2.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'header'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hash_result'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'header'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hash_result'.
Execute           auto_get_db
Command         transform done; 0.821 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.3.bc -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.265 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 409.992 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.116 sec.
Command     elaborate done; 14.23 sec.
Execute     ap_eval exec zip -j D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha256_top' ...
Execute       ap_set_top_model sha256_top 
Execute       get_model_list sha256_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sha256_top 
Execute       preproc_iomode -model sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       preproc_iomode -model sha256_final 
Execute       preproc_iomode -model sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       preproc_iomode -model sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       preproc_iomode -model sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       preproc_iomode -model sha256_transform 
Execute       preproc_iomode -model sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       preproc_iomode -model sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       preproc_iomode -model sha256_top_Pipeline_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list sha256_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: sha256_top_Pipeline_1 sha256_transform_Pipeline_VITIS_LOOP_19_2 sha256_transform_Pipeline_VITIS_LOOP_33_3 sha256_transform sha256_final_Pipeline_VITIS_LOOP_106_2 sha256_final_Pipeline_VITIS_LOOP_111_3 sha256_final_Pipeline_VITIS_LOOP_103_1 sha256_final sha256_top_Pipeline_VITIS_LOOP_52_4 sha256_top
INFO-FLOW: Configuring Module : sha256_top_Pipeline_1 ...
Execute       set_default_model sha256_top_Pipeline_1 
Execute       apply_spec_resource_limit sha256_top_Pipeline_1 
INFO-FLOW: Configuring Module : sha256_transform_Pipeline_VITIS_LOOP_19_2 ...
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit sha256_transform_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : sha256_transform_Pipeline_VITIS_LOOP_33_3 ...
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       apply_spec_resource_limit sha256_transform_Pipeline_VITIS_LOOP_33_3 
INFO-FLOW: Configuring Module : sha256_transform ...
Execute       set_default_model sha256_transform 
Execute       apply_spec_resource_limit sha256_transform 
INFO-FLOW: Configuring Module : sha256_final_Pipeline_VITIS_LOOP_106_2 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       apply_spec_resource_limit sha256_final_Pipeline_VITIS_LOOP_106_2 
INFO-FLOW: Configuring Module : sha256_final_Pipeline_VITIS_LOOP_111_3 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       apply_spec_resource_limit sha256_final_Pipeline_VITIS_LOOP_111_3 
INFO-FLOW: Configuring Module : sha256_final_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       apply_spec_resource_limit sha256_final_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Configuring Module : sha256_final ...
Execute       set_default_model sha256_final 
Execute       apply_spec_resource_limit sha256_final 
INFO-FLOW: Configuring Module : sha256_top_Pipeline_VITIS_LOOP_52_4 ...
Execute       set_default_model sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       apply_spec_resource_limit sha256_top_Pipeline_VITIS_LOOP_52_4 
INFO-FLOW: Configuring Module : sha256_top ...
Execute       set_default_model sha256_top 
Execute       apply_spec_resource_limit sha256_top 
INFO-FLOW: Model list for preprocess: sha256_top_Pipeline_1 sha256_transform_Pipeline_VITIS_LOOP_19_2 sha256_transform_Pipeline_VITIS_LOOP_33_3 sha256_transform sha256_final_Pipeline_VITIS_LOOP_106_2 sha256_final_Pipeline_VITIS_LOOP_111_3 sha256_final_Pipeline_VITIS_LOOP_103_1 sha256_final sha256_top_Pipeline_VITIS_LOOP_52_4 sha256_top
INFO-FLOW: Preprocessing Module: sha256_top_Pipeline_1 ...
Execute       set_default_model sha256_top_Pipeline_1 
Execute       cdfg_preprocess -model sha256_top_Pipeline_1 
Execute       rtl_gen_preprocess sha256_top_Pipeline_1 
INFO-FLOW: Preprocessing Module: sha256_transform_Pipeline_VITIS_LOOP_19_2 ...
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess sha256_transform_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: sha256_transform_Pipeline_VITIS_LOOP_33_3 ...
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       cdfg_preprocess -model sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       rtl_gen_preprocess sha256_transform_Pipeline_VITIS_LOOP_33_3 
INFO-FLOW: Preprocessing Module: sha256_transform ...
Execute       set_default_model sha256_transform 
Execute       cdfg_preprocess -model sha256_transform 
Execute       rtl_gen_preprocess sha256_transform 
INFO-FLOW: Preprocessing Module: sha256_final_Pipeline_VITIS_LOOP_106_2 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       cdfg_preprocess -model sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_106_2 
INFO-FLOW: Preprocessing Module: sha256_final_Pipeline_VITIS_LOOP_111_3 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       cdfg_preprocess -model sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_111_3 
INFO-FLOW: Preprocessing Module: sha256_final_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       cdfg_preprocess -model sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Preprocessing Module: sha256_final ...
Execute       set_default_model sha256_final 
Execute       cdfg_preprocess -model sha256_final 
Command       cdfg_preprocess done; 0.149 sec.
Execute       rtl_gen_preprocess sha256_final 
INFO-FLOW: Preprocessing Module: sha256_top_Pipeline_VITIS_LOOP_52_4 ...
Execute       set_default_model sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       cdfg_preprocess -model sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       rtl_gen_preprocess sha256_top_Pipeline_VITIS_LOOP_52_4 
INFO-FLOW: Preprocessing Module: sha256_top ...
Execute       set_default_model sha256_top 
Execute       cdfg_preprocess -model sha256_top 
Command       cdfg_preprocess done; 0.157 sec.
Execute       rtl_gen_preprocess sha256_top 
INFO-FLOW: Model list for synthesis: sha256_top_Pipeline_1 sha256_transform_Pipeline_VITIS_LOOP_19_2 sha256_transform_Pipeline_VITIS_LOOP_33_3 sha256_transform sha256_final_Pipeline_VITIS_LOOP_106_2 sha256_final_Pipeline_VITIS_LOOP_111_3 sha256_final_Pipeline_VITIS_LOOP_103_1 sha256_final sha256_top_Pipeline_VITIS_LOOP_52_4 sha256_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_top_Pipeline_1 
Execute       schedule -model sha256_top_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 414.820 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_top_Pipeline_1.
Execute       set_default_model sha256_top_Pipeline_1 
Execute       bind -model sha256_top_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 415.949 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding sha256_top_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       schedule -model sha256_transform_Pipeline_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 419.504 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_transform_Pipeline_VITIS_LOOP_19_2.
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       bind -model sha256_transform_Pipeline_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 419.539 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding sha256_transform_Pipeline_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform_Pipeline_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       schedule -model sha256_transform_Pipeline_VITIS_LOOP_33_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_3'
WARNING: [HLS 200-871] Estimated clock period (15.694 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'sha256_transform_Pipeline_VITIS_LOOP_33_3' consists of the following:
	'load' operation 32 bit ('g', ../src/sha256.c:35) on local variable 'h', ../src/sha256.c:10 [175]  (0.000 ns)
	'and' operation 32 bit ('and_ln35_1', ../src/sha256.c:35) [205]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln35_1', ../src/sha256.c:35) [207]  (0.993 ns)
	'add' operation 32 bit ('add_ln35_1', ../src/sha256.c:35) [211]  (0.000 ns)
	'add' operation 32 bit ('add_ln35_2', ../src/sha256.c:35) [212]  (4.371 ns)
	'add' operation 32 bit ('t1', ../src/sha256.c:35) [213]  (4.371 ns)
	'add' operation 32 bit ('add_ln44', ../src/sha256.c:44) [230]  (0.000 ns)
	'add' operation 32 bit ('a', ../src/sha256.c:44) [231]  (4.371 ns)
	'store' operation 0 bit ('b_1_write_ln10', ../src/sha256.c:10) of variable 'a', ../src/sha256.c:44 on local variable 'b', ../src/sha256.c:10 [232]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 420.066 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_transform_Pipeline_VITIS_LOOP_33_3.
Execute       set_default_model sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       bind -model sha256_transform_Pipeline_VITIS_LOOP_33_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 420.395 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.bind.adb -f 
INFO-FLOW: Finish binding sha256_transform_Pipeline_VITIS_LOOP_33_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_transform 
Execute       schedule -model sha256_transform 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 421.074 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_transform.
Execute       set_default_model sha256_transform 
Execute       bind -model sha256_transform 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 421.492 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.bind.adb -f 
INFO-FLOW: Finish binding sha256_transform.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       schedule -model sha256_final_Pipeline_VITIS_LOOP_106_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_106_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.566 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.614 seconds; current allocated memory: 421.945 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final_Pipeline_VITIS_LOOP_106_2.
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       bind -model sha256_final_Pipeline_VITIS_LOOP_106_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 421.953 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.bind.adb -f 
INFO-FLOW: Finish binding sha256_final_Pipeline_VITIS_LOOP_106_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_111_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       schedule -model sha256_final_Pipeline_VITIS_LOOP_111_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 423.414 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final_Pipeline_VITIS_LOOP_111_3.
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       bind -model sha256_final_Pipeline_VITIS_LOOP_111_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 423.652 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.bind.adb -f 
INFO-FLOW: Finish binding sha256_final_Pipeline_VITIS_LOOP_111_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       schedule -model sha256_final_Pipeline_VITIS_LOOP_103_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 424.852 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final_Pipeline_VITIS_LOOP_103_1.
Execute       set_default_model sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       bind -model sha256_final_Pipeline_VITIS_LOOP_103_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 425.504 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.bind.adb -f 
INFO-FLOW: Finish binding sha256_final_Pipeline_VITIS_LOOP_103_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_final 
Execute       schedule -model sha256_final 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 429.043 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_final.
Execute       set_default_model sha256_final 
Execute       bind -model sha256_final 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 429.059 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.bind.adb -f 
INFO-FLOW: Finish binding sha256_final.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       schedule -model sha256_top_Pipeline_VITIS_LOOP_52_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 430.090 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.sched.adb -f 
INFO-FLOW: Finish scheduling sha256_top_Pipeline_VITIS_LOOP_52_4.
Execute       set_default_model sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       bind -model sha256_top_Pipeline_VITIS_LOOP_52_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 430.871 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.bind.adb -f 
INFO-FLOW: Finish binding sha256_top_Pipeline_VITIS_LOOP_52_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha256_top 
Execute       schedule -model sha256_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.387 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 446.770 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.sched.adb -f 
Command       db_write done; 0.149 sec.
INFO-FLOW: Finish scheduling sha256_top.
Execute       set_default_model sha256_top 
Execute       bind -model sha256_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 462.844 MB.
Execute       syn_report -verbosereport -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.bind.adb -f 
Command       db_write done; 0.199 sec.
INFO-FLOW: Finish binding sha256_top.
Execute       get_model_list sha256_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sha256_top_Pipeline_1 
Execute       rtl_gen_preprocess sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       rtl_gen_preprocess sha256_transform 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       rtl_gen_preprocess sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       rtl_gen_preprocess sha256_final 
Execute       rtl_gen_preprocess sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       rtl_gen_preprocess sha256_top 
INFO-FLOW: Model list for RTL generation: sha256_top_Pipeline_1 sha256_transform_Pipeline_VITIS_LOOP_19_2 sha256_transform_Pipeline_VITIS_LOOP_33_3 sha256_transform sha256_final_Pipeline_VITIS_LOOP_106_2 sha256_final_Pipeline_VITIS_LOOP_111_3 sha256_final_Pipeline_VITIS_LOOP_103_1 sha256_final sha256_top_Pipeline_VITIS_LOOP_52_4 sha256_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_top_Pipeline_1 -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 462.844 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_top_Pipeline_1 -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_top_Pipeline_1 
Execute       gen_rtl sha256_top_Pipeline_1 -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_top_Pipeline_1 
Execute       syn_report -csynth -model sha256_top_Pipeline_1 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_top_Pipeline_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_top_Pipeline_1 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_top_Pipeline_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_top_Pipeline_1 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_top_Pipeline_1 -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.adb 
Execute       db_write -model sha256_top_Pipeline_1 -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_top_Pipeline_1 -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_transform_Pipeline_VITIS_LOOP_19_2 -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_transform_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_97_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform_Pipeline_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 462.844 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_transform_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       gen_rtl sha256_transform_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model sha256_transform_Pipeline_VITIS_LOOP_19_2 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_transform_Pipeline_VITIS_LOOP_19_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_transform_Pipeline_VITIS_LOOP_19_2 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_transform_Pipeline_VITIS_LOOP_19_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_transform_Pipeline_VITIS_LOOP_19_2 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_transform_Pipeline_VITIS_LOOP_19_2 -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.adb 
Execute       db_write -model sha256_transform_Pipeline_VITIS_LOOP_19_2 -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_transform_Pipeline_VITIS_LOOP_19_2 -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform_Pipeline_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_transform_Pipeline_VITIS_LOOP_33_3 -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_transform_Pipeline_VITIS_LOOP_33_3' pipeline 'VITIS_LOOP_33_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform_Pipeline_VITIS_LOOP_33_3'.
INFO: [RTMG 210-279] Implementing memory 'sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 462.844 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_transform_Pipeline_VITIS_LOOP_33_3 -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       gen_rtl sha256_transform_Pipeline_VITIS_LOOP_33_3 -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3 
Execute       syn_report -csynth -model sha256_transform_Pipeline_VITIS_LOOP_33_3 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_transform_Pipeline_VITIS_LOOP_33_3_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_transform_Pipeline_VITIS_LOOP_33_3 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_transform_Pipeline_VITIS_LOOP_33_3_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_transform_Pipeline_VITIS_LOOP_33_3 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_transform_Pipeline_VITIS_LOOP_33_3 -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.adb 
Execute       db_write -model sha256_transform_Pipeline_VITIS_LOOP_33_3 -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_transform_Pipeline_VITIS_LOOP_33_3 -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_transform -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 466.801 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_transform -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_transform 
Execute       gen_rtl sha256_transform -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_transform 
Execute       syn_report -csynth -model sha256_transform -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_transform_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_transform -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_transform_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_transform -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_transform -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.adb 
Execute       db_write -model sha256_transform -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_transform -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_final_Pipeline_VITIS_LOOP_106_2 -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_106_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.191 seconds; current allocated memory: 470.227 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_106_2 -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_106_2 -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_106_2 
Execute       syn_report -csynth -model sha256_final_Pipeline_VITIS_LOOP_106_2 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_Pipeline_VITIS_LOOP_106_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_final_Pipeline_VITIS_LOOP_106_2 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_Pipeline_VITIS_LOOP_106_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_final_Pipeline_VITIS_LOOP_106_2 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_106_2 -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.adb 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_106_2 -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final_Pipeline_VITIS_LOOP_106_2 -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_111_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_final_Pipeline_VITIS_LOOP_111_3 -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_111_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 470.754 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_111_3 -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_111_3 -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_111_3 
Execute       syn_report -csynth -model sha256_final_Pipeline_VITIS_LOOP_111_3 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_Pipeline_VITIS_LOOP_111_3_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_final_Pipeline_VITIS_LOOP_111_3 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_Pipeline_VITIS_LOOP_111_3_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_final_Pipeline_VITIS_LOOP_111_3 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_111_3 -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.adb 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_111_3 -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final_Pipeline_VITIS_LOOP_111_3 -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_final_Pipeline_VITIS_LOOP_103_1 -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 474.148 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       gen_rtl sha256_final_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_final_Pipeline_VITIS_LOOP_103_1 
Execute       syn_report -csynth -model sha256_final_Pipeline_VITIS_LOOP_103_1 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_Pipeline_VITIS_LOOP_103_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_final_Pipeline_VITIS_LOOP_103_1 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_Pipeline_VITIS_LOOP_103_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_final_Pipeline_VITIS_LOOP_103_1 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_103_1 -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.adb 
Execute       db_write -model sha256_final_Pipeline_VITIS_LOOP_103_1 -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final_Pipeline_VITIS_LOOP_103_1 -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_final -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 483.645 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_final -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_final 
Execute       gen_rtl sha256_final -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_final 
Execute       syn_report -csynth -model sha256_final -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_final -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_final_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_final -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_final -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.adb 
Execute       db_write -model sha256_final -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_final -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_top_Pipeline_VITIS_LOOP_52_4 -top_prefix sha256_top_ -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top_Pipeline_VITIS_LOOP_52_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 492.555 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_top_Pipeline_VITIS_LOOP_52_4 -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       gen_rtl sha256_top_Pipeline_VITIS_LOOP_52_4 -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top_sha256_top_Pipeline_VITIS_LOOP_52_4 
Execute       syn_report -csynth -model sha256_top_Pipeline_VITIS_LOOP_52_4 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_top_Pipeline_VITIS_LOOP_52_4_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_top_Pipeline_VITIS_LOOP_52_4 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_top_Pipeline_VITIS_LOOP_52_4_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_top_Pipeline_VITIS_LOOP_52_4 -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_top_Pipeline_VITIS_LOOP_52_4 -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.adb 
Execute       db_write -model sha256_top_Pipeline_VITIS_LOOP_52_4 -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_top_Pipeline_VITIS_LOOP_52_4 -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha256_top -top_prefix  -sub_prefix sha256_top_ -mg_file D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256_top/header' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256_top/hash_result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256_top/ap_busy_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ap_busy_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'header', 'hash_result' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_161_7_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_top'.
INFO: [RTMG 210-278] Implementing memory 'sha256_top_state_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 506.164 MB.
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha256_top -istop -style xilinx -f -lang vhdl -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/vhdl/sha256_top 
Execute       gen_rtl sha256_top -istop -style xilinx -f -lang vlog -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/verilog/sha256_top 
Execute       syn_report -csynth -model sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_top_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/sha256_top_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model sha256_top -f -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.adb 
Command       db_write done; 0.222 sec.
Execute       db_write -model sha256_top -bindview -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha256_top -p D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top 
Execute       export_constraint_db -f -tool general -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.constraint.tcl 
Execute       syn_report -designview -model sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.design.xml 
Execute       syn_report -csynthDesign -model sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth.rpt -MHOut D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sha256_top -o D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.protoinst 
Execute       sc_get_clocks sha256_top 
Execute       sc_get_portdomain sha256_top 
INFO-FLOW: Model list for RTL component generation: sha256_top_Pipeline_1 sha256_transform_Pipeline_VITIS_LOOP_19_2 sha256_transform_Pipeline_VITIS_LOOP_33_3 sha256_transform sha256_final_Pipeline_VITIS_LOOP_106_2 sha256_final_Pipeline_VITIS_LOOP_111_3 sha256_final_Pipeline_VITIS_LOOP_103_1 sha256_final sha256_top_Pipeline_VITIS_LOOP_52_4 sha256_top
INFO-FLOW: Handling components in module [sha256_top_Pipeline_1] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component sha256_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_transform_Pipeline_VITIS_LOOP_19_2] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component sha256_top_sparsemux_97_6_32_1_1.
INFO-FLOW: Append model sha256_top_sparsemux_97_6_32_1_1
INFO-FLOW: Found component sha256_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_transform_Pipeline_VITIS_LOOP_33_3] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.compgen.tcl 
INFO-FLOW: Found component sha256_top_sparsemux_129_6_32_1_1.
INFO-FLOW: Append model sha256_top_sparsemux_129_6_32_1_1
INFO-FLOW: Found component sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R.
INFO-FLOW: Append model sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R
INFO-FLOW: Found component sha256_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_transform] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.compgen.tcl 
INFO-FLOW: Handling components in module [sha256_final_Pipeline_VITIS_LOOP_106_2] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.compgen.tcl 
INFO-FLOW: Found component sha256_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final_Pipeline_VITIS_LOOP_111_3] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.compgen.tcl 
INFO-FLOW: Found component sha256_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final_Pipeline_VITIS_LOOP_103_1] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO-FLOW: Found component sha256_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_final] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.compgen.tcl 
INFO-FLOW: Handling components in module [sha256_top_Pipeline_VITIS_LOOP_52_4] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.compgen.tcl 
INFO-FLOW: Found component sha256_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha256_top] ... 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.compgen.tcl 
INFO-FLOW: Found component sha256_top_sparsemux_161_7_8_1_1.
INFO-FLOW: Append model sha256_top_sparsemux_161_7_8_1_1
INFO-FLOW: Found component sha256_top_sparsemux_65_5_8_1_1.
INFO-FLOW: Append model sha256_top_sparsemux_65_5_8_1_1
INFO-FLOW: Found component sha256_top_state_RAM_AUTO_1R1W.
INFO-FLOW: Append model sha256_top_state_RAM_AUTO_1R1W
INFO-FLOW: Found component sha256_top_control_s_axi.
INFO-FLOW: Append model sha256_top_control_s_axi
INFO-FLOW: Append model sha256_top_Pipeline_1
INFO-FLOW: Append model sha256_transform_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: Append model sha256_transform_Pipeline_VITIS_LOOP_33_3
INFO-FLOW: Append model sha256_transform
INFO-FLOW: Append model sha256_final_Pipeline_VITIS_LOOP_106_2
INFO-FLOW: Append model sha256_final_Pipeline_VITIS_LOOP_111_3
INFO-FLOW: Append model sha256_final_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: Append model sha256_final
INFO-FLOW: Append model sha256_top_Pipeline_VITIS_LOOP_52_4
INFO-FLOW: Append model sha256_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sha256_top_flow_control_loop_pipe_sequential_init sha256_top_sparsemux_97_6_32_1_1 sha256_top_flow_control_loop_pipe_sequential_init sha256_top_sparsemux_129_6_32_1_1 sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R sha256_top_flow_control_loop_pipe_sequential_init sha256_top_flow_control_loop_pipe_sequential_init sha256_top_flow_control_loop_pipe_sequential_init sha256_top_flow_control_loop_pipe_sequential_init sha256_top_flow_control_loop_pipe_sequential_init sha256_top_sparsemux_161_7_8_1_1 sha256_top_sparsemux_65_5_8_1_1 sha256_top_state_RAM_AUTO_1R1W sha256_top_control_s_axi sha256_top_Pipeline_1 sha256_transform_Pipeline_VITIS_LOOP_19_2 sha256_transform_Pipeline_VITIS_LOOP_33_3 sha256_transform sha256_final_Pipeline_VITIS_LOOP_106_2 sha256_final_Pipeline_VITIS_LOOP_111_3 sha256_final_Pipeline_VITIS_LOOP_103_1 sha256_final sha256_top_Pipeline_VITIS_LOOP_52_4 sha256_top
INFO-FLOW: Generating D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_top_sparsemux_97_6_32_1_1
INFO-FLOW: To file: write model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_top_sparsemux_129_6_32_1_1
INFO-FLOW: To file: write model sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R
INFO-FLOW: To file: write model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha256_top_sparsemux_161_7_8_1_1
INFO-FLOW: To file: write model sha256_top_sparsemux_65_5_8_1_1
INFO-FLOW: To file: write model sha256_top_state_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sha256_top_control_s_axi
INFO-FLOW: To file: write model sha256_top_Pipeline_1
INFO-FLOW: To file: write model sha256_transform_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: To file: write model sha256_transform_Pipeline_VITIS_LOOP_33_3
INFO-FLOW: To file: write model sha256_transform
INFO-FLOW: To file: write model sha256_final_Pipeline_VITIS_LOOP_106_2
INFO-FLOW: To file: write model sha256_final_Pipeline_VITIS_LOOP_111_3
INFO-FLOW: To file: write model sha256_final_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: To file: write model sha256_final
INFO-FLOW: To file: write model sha256_top_Pipeline_VITIS_LOOP_52_4
INFO-FLOW: To file: write model sha256_top
INFO-FLOW: Generating D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl
Execute       source B:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source B:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source B:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source B:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
Execute       source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source B:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/vhdl' dstVlogDir='D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/vlog' tclDir='D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db' modelList='sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_sparsemux_97_6_32_1_1
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_sparsemux_129_6_32_1_1
sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_sparsemux_161_7_8_1_1
sha256_top_sparsemux_65_5_8_1_1
sha256_top_state_RAM_AUTO_1R1W
sha256_top_control_s_axi
sha256_top_Pipeline_1
sha256_transform_Pipeline_VITIS_LOOP_19_2
sha256_transform_Pipeline_VITIS_LOOP_33_3
sha256_transform
sha256_final_Pipeline_VITIS_LOOP_106_2
sha256_final_Pipeline_VITIS_LOOP_111_3
sha256_final_Pipeline_VITIS_LOOP_103_1
sha256_final
sha256_top_Pipeline_VITIS_LOOP_52_4
sha256_top
' expOnly='0'
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.compgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.457 seconds; current allocated memory: 532.680 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sha256_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_sparsemux_97_6_32_1_1
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_sparsemux_129_6_32_1_1
sha256_top_sha256_transform_Pipeline_VITIS_LOOP_33_3_k_ROM_AUTO_1R
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_flow_control_loop_pipe_sequential_init
sha256_top_sparsemux_161_7_8_1_1
sha256_top_sparsemux_65_5_8_1_1
sha256_top_state_RAM_AUTO_1R1W
sha256_top_control_s_axi
sha256_top_Pipeline_1
sha256_transform_Pipeline_VITIS_LOOP_19_2
sha256_transform_Pipeline_VITIS_LOOP_33_3
sha256_transform
sha256_final_Pipeline_VITIS_LOOP_106_2
sha256_final_Pipeline_VITIS_LOOP_111_3
sha256_final_Pipeline_VITIS_LOOP_103_1
sha256_final
sha256_top_Pipeline_VITIS_LOOP_52_4
sha256_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.compgen.dataonly.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.compgen.dataonly.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.rtl_wrap.cfg.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.compgen.dataonly.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_1.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform_Pipeline_VITIS_LOOP_33_3.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_transform.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_106_2.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_111_3.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final_Pipeline_VITIS_LOOP_103_1.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_final.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top_Pipeline_VITIS_LOOP_52_4.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.tbgen.tcl 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/sha256_top.constraint.tcl 
Execute       sc_get_clocks sha256_top 
Execute       source D:/Clouds/Dropbox/Vivado_Project/Final/Zedboard/Vitis_HLS/hls_component/sha256_top/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST sha256_top MODULE2INSTS {sha256_top sha256_top sha256_top_Pipeline_1 grp_sha256_top_Pipeline_1_fu_1673 sha256_transform {grp_sha256_transform_fu_1679 grp_sha256_transform_fu_1693} sha256_transform_Pipeline_VITIS_LOOP_19_2 {grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845 grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845} sha256_transform_Pipeline_VITIS_LOOP_33_3 {grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913 grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913} sha256_final grp_sha256_final_fu_1750 sha256_final_Pipeline_VITIS_LOOP_103_1 grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443 sha256_final_Pipeline_VITIS_LOOP_106_2 grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558 sha256_final_Pipeline_VITIS_LOOP_111_3 grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577 sha256_top_Pipeline_VITIS_LOOP_52_4 grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824} INST2MODULE {sha256_top sha256_top grp_sha256_top_Pipeline_1_fu_1673 sha256_top_Pipeline_1 grp_sha256_transform_fu_1679 sha256_transform grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845 sha256_transform_Pipeline_VITIS_LOOP_19_2 grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913 sha256_transform_Pipeline_VITIS_LOOP_33_3 grp_sha256_final_fu_1750 sha256_final grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443 sha256_final_Pipeline_VITIS_LOOP_103_1 grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558 sha256_final_Pipeline_VITIS_LOOP_106_2 grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577 sha256_final_Pipeline_VITIS_LOOP_111_3 grp_sha256_transform_fu_1693 sha256_transform grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824 sha256_top_Pipeline_VITIS_LOOP_52_4} INSTDATA {sha256_top {DEPTH 1 CHILDREN {grp_sha256_top_Pipeline_1_fu_1673 grp_sha256_transform_fu_1679 grp_sha256_final_fu_1750 grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824}} grp_sha256_top_Pipeline_1_fu_1673 {DEPTH 2 CHILDREN {}} grp_sha256_transform_fu_1679 {DEPTH 2 CHILDREN {grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845 grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913}} grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845 {DEPTH 4 CHILDREN {}} grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913 {DEPTH 4 CHILDREN {}} grp_sha256_final_fu_1750 {DEPTH 2 CHILDREN {grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443 grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558 grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577 grp_sha256_transform_fu_1693}} grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443 {DEPTH 3 CHILDREN {}} grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558 {DEPTH 3 CHILDREN {}} grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577 {DEPTH 3 CHILDREN {}} grp_sha256_transform_fu_1693 {DEPTH 3 CHILDREN {grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845 grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913}} grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824 {DEPTH 2 CHILDREN {}}} MODULEDATA {sha256_top_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond3174_fu_50_p2 SOURCE {} VARIABLE exitcond3174 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_19_fu_56_p2 SOURCE {} VARIABLE empty_19 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_transform_Pipeline_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_926_p2 SOURCE ../src/sha256.c:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_97_6_32_1_1_U2 SOURCE ../src/sha256.c:21 VARIABLE tmp LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_97_6_32_1_1_U3 SOURCE ../src/sha256.c:21 VARIABLE tmp_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_97_6_32_1_1_U4 SOURCE ../src/sha256.c:21 VARIABLE tmp_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_97_6_32_1_1_U5 SOURCE ../src/sha256.c:21 VARIABLE tmp_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln21_fu_2008_p2 SOURCE ../src/sha256.c:21 VARIABLE xor_ln21 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln21_1_fu_2014_p2 SOURCE ../src/sha256.c:21 VARIABLE xor_ln21_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln21_2_fu_1932_p2 SOURCE ../src/sha256.c:21 VARIABLE xor_ln21_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln21_3_fu_1938_p2 SOURCE ../src/sha256.c:21 VARIABLE xor_ln21_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_2020_p2 SOURCE ../src/sha256.c:21 VARIABLE add_ln21 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_1944_p2 SOURCE ../src/sha256.c:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_transform_Pipeline_VITIS_LOOP_33_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln33_fu_947_p2 SOURCE ../src/sha256.c:33 VARIABLE icmp_ln33 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_953_p2 SOURCE ../src/sha256.c:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_32_1_1_U71 SOURCE ../src/sha256.c:35 VARIABLE tmp_4 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_fu_1309_p2 SOURCE ../src/sha256.c:35 VARIABLE xor_ln35 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln35_fu_1331_p2 SOURCE ../src/sha256.c:35 VARIABLE and_ln35 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln35_1_fu_1337_p2 SOURCE ../src/sha256.c:35 VARIABLE and_ln35_1 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_1_fu_1351_p2 SOURCE ../src/sha256.c:35 VARIABLE xor_ln35_1 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_2_fu_1357_p2 SOURCE ../src/sha256.c:35 VARIABLE xor_ln35_2 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln35_3_fu_1363_p2 SOURCE ../src/sha256.c:35 VARIABLE xor_ln35_3 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME e_2_fu_1434_p2 SOURCE ../src/sha256.c:40 VARIABLE e_2 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln44_fu_1440_p2 SOURCE ../src/sha256.c:44 VARIABLE xor_ln44 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln44_fu_1446_p2 SOURCE ../src/sha256.c:44 VARIABLE and_ln44 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln44_1_fu_1452_p2 SOURCE ../src/sha256.c:44 VARIABLE and_ln44_1 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln44_1_fu_1474_p2 SOURCE ../src/sha256.c:44 VARIABLE xor_ln44_1 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln44_2_fu_1488_p2 SOURCE ../src/sha256.c:44 VARIABLE xor_ln44_2 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln44_3_fu_1494_p2 SOURCE ../src/sha256.c:44 VARIABLE xor_ln44_3 LOOP VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME k_U SOURCE {} VARIABLE k LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} sha256_transform {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_1407_p2 SOURCE ../src/sha256.c:47 VARIABLE add_ln47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1413_p2 SOURCE ../src/sha256.c:48 VARIABLE add_ln48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_1425_p2 SOURCE ../src/sha256.c:49 VARIABLE add_ln49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_1431_p2 SOURCE ../src/sha256.c:50 VARIABLE add_ln50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_1443_p2 SOURCE ../src/sha256.c:51 VARIABLE add_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1449_p2 SOURCE ../src/sha256.c:52 VARIABLE add_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_1461_p2 SOURCE ../src/sha256.c:53 VARIABLE add_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_1467_p2 SOURCE ../src/sha256.c:54 VARIABLE add_ln54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} sha256_final_Pipeline_VITIS_LOOP_106_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_134_p2 SOURCE ../src/sha256.c:98 VARIABLE i LOOP VITIS_LOOP_106_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_fu_140_p2 SOURCE ../src/sha256.c:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_106_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final_Pipeline_VITIS_LOOP_111_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln111_fu_706_p2 SOURCE ../src/sha256.c:111 VARIABLE icmp_ln111 LOOP VITIS_LOOP_111_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_712_p2 SOURCE ../src/sha256.c:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final_Pipeline_VITIS_LOOP_103_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_718_p2 SOURCE ../src/sha256.c:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_724_p2 SOURCE ../src/sha256.c:103 VARIABLE i LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_final {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln101_fu_2173_p2 SOURCE ../src/sha256.c:101 VARIABLE icmp_ln101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 1 URAM 0}} sha256_top_Pipeline_VITIS_LOOP_52_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_1190_p2 SOURCE ../src/sha256_top.c:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1196_p2 SOURCE ../src/sha256_top.c:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} sha256_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_U SOURCE ../src/sha256_top.c:44 VARIABLE state LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_3187_p2 SOURCE ../src/sha256.c:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_3193_p2 SOURCE ../src/sha256.c:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_161_7_8_1_1_U535 SOURCE ../src/sha256.c:79 VARIABLE tmp LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_3451_p2 SOURCE ../src/sha256.c:80 VARIABLE add_ln80 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_3461_p2 SOURCE ../src/sha256.c:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln83_fu_4501_p2 SOURCE ../src/sha256.c:83 VARIABLE icmp_ln83 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2247_p2 SOURCE ../src/sha256.c:83 VARIABLE add_ln83 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln83_fu_4507_p3 SOURCE ../src/sha256.c:83 VARIABLE select_ln83 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_4515_p2 SOURCE ../src/sha256.c:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_fu_4446_p2 SOURCE ../src/sha256.c:87 VARIABLE xor_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln87_fu_4456_p2 SOURCE ../src/sha256.c:87 VARIABLE icmp_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2247_p2 SOURCE ../src/sha256.c:87 VARIABLE add_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bitlen_fu_4462_p3 SOURCE ../src/sha256.c:87 VARIABLE bitlen LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bitlen_1_fu_4470_p2 SOURCE ../src/sha256.c:87 VARIABLE bitlen_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_1_fu_4804_p2 SOURCE ../src/sha256.c:77 VARIABLE icmp_ln77_1 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_4810_p2 SOURCE ../src/sha256.c:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_8_1_1_U536 SOURCE ../src/sha256.c:79 VARIABLE tmp_5 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_4956_p2 SOURCE ../src/sha256.c:80 VARIABLE add_ln80_1 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_1_fu_4966_p2 SOURCE ../src/sha256.c:81 VARIABLE icmp_ln81_1 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln83_1_fu_5993_p2 SOURCE ../src/sha256.c:83 VARIABLE icmp_ln83_1 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_2_fu_5999_p2 SOURCE ../src/sha256.c:83 VARIABLE add_ln83_2 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln83_1_fu_6005_p3 SOURCE ../src/sha256.c:83 VARIABLE select_ln83_1 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln83_2_fu_6013_p3 SOURCE ../src/sha256.c:83 VARIABLE select_ln83_2 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_3_fu_6021_p2 SOURCE ../src/sha256.c:83 VARIABLE add_ln83_3 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_1_fu_5954_p2 SOURCE ../src/sha256.c:87 VARIABLE xor_ln87_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln87_1_fu_5964_p2 SOURCE ../src/sha256.c:87 VARIABLE icmp_ln87_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_2_fu_5970_p2 SOURCE ../src/sha256.c:87 VARIABLE add_ln87_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bitlen_2_fu_5976_p3 SOURCE ../src/sha256.c:87 VARIABLE bitlen_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bitlen_3_fu_5984_p2 SOURCE ../src/sha256.c:87 VARIABLE bitlen_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 537.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256_top.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256_top.
Execute       syn_report -model sha256_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 63.72 MHz
Command     autosyn done; 12.265 sec.
Command   csynth_design done; 26.65 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
