
Final_Project_ver3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098e4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d00  08009ae8  08009ae8  00019ae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7e8  0800b7e8  00020110  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7e8  0800b7e8  0001b7e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7f0  0800b7f0  00020110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7f0  0800b7f0  0001b7f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7f4  0800b7f4  0001b7f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  0800b7f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005204  20000110  0800b908  00020110  2**3
                  ALLOC
 10 ._user_heap_stack 00000404  20005314  0800b908  00025314  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002013e  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035bf6  00000000  00000000  00020181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a4d  00000000  00000000  00055d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00018a97  00000000  00000000  0005b7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002140  00000000  00000000  00074260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001a5d  00000000  00000000  000763a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00033b2c  00000000  00000000  00077dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00037dce  00000000  00000000  000ab929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0013934a  00000000  00000000  000e36f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006c70  00000000  00000000  0021ca44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  002236b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000110 	.word	0x20000110
 800021c:	00000000 	.word	0x00000000
 8000220:	08009acc 	.word	0x08009acc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000114 	.word	0x20000114
 800023c:	08009acc 	.word	0x08009acc

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b970 	b.w	80005d8 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	460f      	mov	r7, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4694      	mov	ip, r2
 8000324:	d965      	bls.n	80003f2 <__udivmoddi4+0xe2>
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	b143      	cbz	r3, 800033e <__udivmoddi4+0x2e>
 800032c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000330:	f1c3 0220 	rsb	r2, r3, #32
 8000334:	409f      	lsls	r7, r3
 8000336:	fa20 f202 	lsr.w	r2, r0, r2
 800033a:	4317      	orrs	r7, r2
 800033c:	409c      	lsls	r4, r3
 800033e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000342:	fa1f f58c 	uxth.w	r5, ip
 8000346:	fbb7 f1fe 	udiv	r1, r7, lr
 800034a:	0c22      	lsrs	r2, r4, #16
 800034c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000350:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000354:	fb01 f005 	mul.w	r0, r1, r5
 8000358:	4290      	cmp	r0, r2
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x62>
 800035c:	eb1c 0202 	adds.w	r2, ip, r2
 8000360:	f101 37ff 	add.w	r7, r1, #4294967295
 8000364:	f080 811c 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000368:	4290      	cmp	r0, r2
 800036a:	f240 8119 	bls.w	80005a0 <__udivmoddi4+0x290>
 800036e:	3902      	subs	r1, #2
 8000370:	4462      	add	r2, ip
 8000372:	1a12      	subs	r2, r2, r0
 8000374:	b2a4      	uxth	r4, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000382:	fb00 f505 	mul.w	r5, r0, r5
 8000386:	42a5      	cmp	r5, r4
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x90>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000392:	f080 8107 	bcs.w	80005a4 <__udivmoddi4+0x294>
 8000396:	42a5      	cmp	r5, r4
 8000398:	f240 8104 	bls.w	80005a4 <__udivmoddi4+0x294>
 800039c:	4464      	add	r4, ip
 800039e:	3802      	subs	r0, #2
 80003a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a4:	1b64      	subs	r4, r4, r5
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11e      	cbz	r6, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40dc      	lsrs	r4, r3
 80003ac:	2300      	movs	r3, #0
 80003ae:	e9c6 4300 	strd	r4, r3, [r6]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0xbc>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80ed 	beq.w	800059a <__udivmoddi4+0x28a>
 80003c0:	2100      	movs	r1, #0
 80003c2:	e9c6 0500 	strd	r0, r5, [r6]
 80003c6:	4608      	mov	r0, r1
 80003c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003cc:	fab3 f183 	clz	r1, r3
 80003d0:	2900      	cmp	r1, #0
 80003d2:	d149      	bne.n	8000468 <__udivmoddi4+0x158>
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	d302      	bcc.n	80003de <__udivmoddi4+0xce>
 80003d8:	4282      	cmp	r2, r0
 80003da:	f200 80f8 	bhi.w	80005ce <__udivmoddi4+0x2be>
 80003de:	1a84      	subs	r4, r0, r2
 80003e0:	eb65 0203 	sbc.w	r2, r5, r3
 80003e4:	2001      	movs	r0, #1
 80003e6:	4617      	mov	r7, r2
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d0e2      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	e9c6 4700 	strd	r4, r7, [r6]
 80003f0:	e7df      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003f2:	b902      	cbnz	r2, 80003f6 <__udivmoddi4+0xe6>
 80003f4:	deff      	udf	#255	; 0xff
 80003f6:	fab2 f382 	clz	r3, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x210>
 8000400:	1a8a      	subs	r2, r1, r2
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2101      	movs	r1, #1
 800040c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000410:	fb07 2015 	mls	r0, r7, r5, r2
 8000414:	0c22      	lsrs	r2, r4, #16
 8000416:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800041a:	fb0e f005 	mul.w	r0, lr, r5
 800041e:	4290      	cmp	r0, r2
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x124>
 8000422:	eb1c 0202 	adds.w	r2, ip, r2
 8000426:	f105 38ff 	add.w	r8, r5, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4290      	cmp	r0, r2
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2b8>
 8000432:	4645      	mov	r5, r8
 8000434:	1a12      	subs	r2, r2, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb2 f0f7 	udiv	r0, r2, r7
 800043c:	fb07 2210 	mls	r2, r7, r0, r2
 8000440:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x14e>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 32ff 	add.w	r2, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x14c>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2c2>
 800045c:	4610      	mov	r0, r2
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000466:	e79f      	b.n	80003a8 <__udivmoddi4+0x98>
 8000468:	f1c1 0720 	rsb	r7, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa05 f401 	lsl.w	r4, r5, r1
 800047a:	fa20 f307 	lsr.w	r3, r0, r7
 800047e:	40fd      	lsrs	r5, r7
 8000480:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fbb5 f8f9 	udiv	r8, r5, r9
 800048a:	fa1f fe8c 	uxth.w	lr, ip
 800048e:	fb09 5518 	mls	r5, r9, r8, r5
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000498:	fb08 f50e 	mul.w	r5, r8, lr
 800049c:	42a5      	cmp	r5, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	fa00 f001 	lsl.w	r0, r0, r1
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2b4>
 80004b4:	42a5      	cmp	r5, r4
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2b4>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4464      	add	r4, ip
 80004c0:	1b64      	subs	r4, r4, r5
 80004c2:	b29d      	uxth	r5, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004d4:	45a6      	cmp	lr, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2ac>
 80004e2:	45a6      	cmp	lr, r4
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2ac>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	4464      	add	r4, ip
 80004ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ee:	fba3 9502 	umull	r9, r5, r3, r2
 80004f2:	eba4 040e 	sub.w	r4, r4, lr
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46ae      	mov	lr, r5
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x29c>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x298>
 8000500:	b156      	cbz	r6, 8000518 <__udivmoddi4+0x208>
 8000502:	ebb0 0208 	subs.w	r2, r0, r8
 8000506:	eb64 040e 	sbc.w	r4, r4, lr
 800050a:	fa04 f707 	lsl.w	r7, r4, r7
 800050e:	40ca      	lsrs	r2, r1
 8000510:	40cc      	lsrs	r4, r1
 8000512:	4317      	orrs	r7, r2
 8000514:	e9c6 7400 	strd	r7, r4, [r6]
 8000518:	4618      	mov	r0, r3
 800051a:	2100      	movs	r1, #0
 800051c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000520:	f1c3 0120 	rsb	r1, r3, #32
 8000524:	fa02 fc03 	lsl.w	ip, r2, r3
 8000528:	fa20 f201 	lsr.w	r2, r0, r1
 800052c:	fa25 f101 	lsr.w	r1, r5, r1
 8000530:	409d      	lsls	r5, r3
 8000532:	432a      	orrs	r2, r5
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000540:	fb07 1510 	mls	r5, r7, r0, r1
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800054a:	fb00 f50e 	mul.w	r5, r0, lr
 800054e:	428d      	cmp	r5, r1
 8000550:	fa04 f403 	lsl.w	r4, r4, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x258>
 8000556:	eb1c 0101 	adds.w	r1, ip, r1
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000560:	428d      	cmp	r5, r1
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000564:	3802      	subs	r0, #2
 8000566:	4461      	add	r1, ip
 8000568:	1b49      	subs	r1, r1, r5
 800056a:	b292      	uxth	r2, r2
 800056c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000570:	fb07 1115 	mls	r1, r7, r5, r1
 8000574:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000578:	fb05 f10e 	mul.w	r1, r5, lr
 800057c:	4291      	cmp	r1, r2
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x282>
 8000580:	eb1c 0202 	adds.w	r2, ip, r2
 8000584:	f105 38ff 	add.w	r8, r5, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 800058a:	4291      	cmp	r1, r2
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800058e:	3d02      	subs	r5, #2
 8000590:	4462      	add	r2, ip
 8000592:	1a52      	subs	r2, r2, r1
 8000594:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0xfc>
 800059a:	4631      	mov	r1, r6
 800059c:	4630      	mov	r0, r6
 800059e:	e708      	b.n	80003b2 <__udivmoddi4+0xa2>
 80005a0:	4639      	mov	r1, r7
 80005a2:	e6e6      	b.n	8000372 <__udivmoddi4+0x62>
 80005a4:	4610      	mov	r0, r2
 80005a6:	e6fb      	b.n	80003a0 <__udivmoddi4+0x90>
 80005a8:	4548      	cmp	r0, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005b4:	3b01      	subs	r3, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b8:	4645      	mov	r5, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x282>
 80005bc:	462b      	mov	r3, r5
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1da>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x258>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c8:	3d02      	subs	r5, #2
 80005ca:	4462      	add	r2, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x124>
 80005ce:	4608      	mov	r0, r1
 80005d0:	e70a      	b.n	80003e8 <__udivmoddi4+0xd8>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x14e>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <NT35510_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t NT35510_Init(uint32_t ColorCoding, uint32_t orientation)
{
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	b0b1      	sub	sp, #196	; 0xc4
 80005e0:	4604      	mov	r4, r0
 80005e2:	460d      	mov	r5, r1
  NT35510_IO_Delay(120);
 80005e4:	2078      	movs	r0, #120	; 0x78
 80005e6:	f000 f971 	bl	80008cc <NT35510_IO_Delay>

/* ************************************************************************** */
/* Proprietary Initialization                                                 */
/* ************************************************************************** */
  const uint8_t nt35510_reg[]   = {0x55, 0xAA, 0x52, 0x08, 0x01, 0xF0};
 80005ea:	4ba9      	ldr	r3, [pc, #676]	; (8000890 <NT35510_Init+0x2b4>)
 80005ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005f0:	902e      	str	r0, [sp, #184]	; 0xb8
 80005f2:	f8ad 10bc 	strh.w	r1, [sp, #188]	; 0xbc
  const uint8_t nt35510_reg1[]  = {0x03, 0x03, 0x03, 0xB0};
 80005f6:	4ba7      	ldr	r3, [pc, #668]	; (8000894 <NT35510_Init+0x2b8>)
 80005f8:	932d      	str	r3, [sp, #180]	; 0xb4
  const uint8_t nt35510_reg2[]  = {0x46, 0x46, 0x46, 0xB6};
 80005fa:	4ba7      	ldr	r3, [pc, #668]	; (8000898 <NT35510_Init+0x2bc>)
 80005fc:	932c      	str	r3, [sp, #176]	; 0xb0
  const uint8_t nt35510_reg3[]  = {0x03, 0x03, 0x03, 0xB1};
 80005fe:	4ba7      	ldr	r3, [pc, #668]	; (800089c <NT35510_Init+0x2c0>)
 8000600:	932b      	str	r3, [sp, #172]	; 0xac
  const uint8_t nt35510_reg4[]  = {0x36, 0x36, 0x36, 0xB7};
 8000602:	4ba7      	ldr	r3, [pc, #668]	; (80008a0 <NT35510_Init+0x2c4>)
 8000604:	932a      	str	r3, [sp, #168]	; 0xa8
  const uint8_t nt35510_reg5[]  = {0x00, 0x00, 0x02, 0xB2};
 8000606:	4ba7      	ldr	r3, [pc, #668]	; (80008a4 <NT35510_Init+0x2c8>)
 8000608:	9329      	str	r3, [sp, #164]	; 0xa4
  const uint8_t nt35510_reg6[]  = {0x26, 0x26, 0x26, 0xB8};
 800060a:	4ba7      	ldr	r3, [pc, #668]	; (80008a8 <NT35510_Init+0x2cc>)
 800060c:	9328      	str	r3, [sp, #160]	; 0xa0
  const uint8_t nt35510_reg7[]  = {0xBF, 0x01};
 800060e:	f240 13bf 	movw	r3, #447	; 0x1bf
 8000612:	f8ad 309c 	strh.w	r3, [sp, #156]	; 0x9c
  const uint8_t nt35510_reg8[]  = {0x09, 0x09, 0x09, 0xB3};
 8000616:	4ba5      	ldr	r3, [pc, #660]	; (80008ac <NT35510_Init+0x2d0>)
 8000618:	9326      	str	r3, [sp, #152]	; 0x98
  const uint8_t nt35510_reg9[]  = {0x36, 0x36, 0x36, 0xB9};
 800061a:	4ba5      	ldr	r3, [pc, #660]	; (80008b0 <NT35510_Init+0x2d4>)
 800061c:	9325      	str	r3, [sp, #148]	; 0x94
  const uint8_t nt35510_reg10[] = {0x08, 0x08, 0x08, 0xB5};
 800061e:	4ba5      	ldr	r3, [pc, #660]	; (80008b4 <NT35510_Init+0x2d8>)
 8000620:	9324      	str	r3, [sp, #144]	; 0x90
  const uint8_t nt35510_reg12[] = {0x26, 0x26, 0x26, 0xBA};
 8000622:	4ba5      	ldr	r3, [pc, #660]	; (80008b8 <NT35510_Init+0x2dc>)
 8000624:	9323      	str	r3, [sp, #140]	; 0x8c
  const uint8_t nt35510_reg13[] = {0x00, 0x80, 0x00, 0xBC};
 8000626:	4ba5      	ldr	r3, [pc, #660]	; (80008bc <NT35510_Init+0x2e0>)
 8000628:	9322      	str	r3, [sp, #136]	; 0x88
  const uint8_t nt35510_reg14[] = {0x00, 0x80, 0x00, 0xBD};
 800062a:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 800062e:	9321      	str	r3, [sp, #132]	; 0x84
  const uint8_t nt35510_reg15[] = {0x00, 0x50, 0xBE};
 8000630:	4ba3      	ldr	r3, [pc, #652]	; (80008c0 <NT35510_Init+0x2e4>)
 8000632:	461a      	mov	r2, r3
 8000634:	f852 1b04 	ldr.w	r1, [r2], #4
 8000638:	f8ad 1080 	strh.w	r1, [sp, #128]	; 0x80
 800063c:	0c09      	lsrs	r1, r1, #16
 800063e:	f88d 1082 	strb.w	r1, [sp, #130]	; 0x82
  const uint8_t nt35510_reg16[] = {0x55, 0xAA, 0x52, 0x08, 0x00, 0xF0};
 8000642:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000646:	901e      	str	r0, [sp, #120]	; 0x78
 8000648:	f8ad 107c 	strh.w	r1, [sp, #124]	; 0x7c
  const uint8_t nt35510_reg17[] = {0xFC, 0x00, 0xB1};
 800064c:	68da      	ldr	r2, [r3, #12]
 800064e:	f8ad 2074 	strh.w	r2, [sp, #116]	; 0x74
 8000652:	0c12      	lsrs	r2, r2, #16
 8000654:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
  const uint8_t nt35510_reg18[] = {0xB6, 0x03};
 8000658:	f240 32b6 	movw	r2, #950	; 0x3b6
 800065c:	f8ad 2070 	strh.w	r2, [sp, #112]	; 0x70
  const uint8_t nt35510_reg19[] = {0xB5, 0x51};
 8000660:	f245 12b5 	movw	r2, #20917	; 0x51b5
 8000664:	f8ad 206c 	strh.w	r2, [sp, #108]	; 0x6c
  const uint8_t nt35510_reg20[] = {0x00, 0x00, 0xB7};
 8000668:	691a      	ldr	r2, [r3, #16]
 800066a:	f8ad 2068 	strh.w	r2, [sp, #104]	; 0x68
 800066e:	0c12      	lsrs	r2, r2, #16
 8000670:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
  const uint8_t nt35510_reg21[] = {0x01, 0x02, 0x02, 0x02, 0xB8};
 8000674:	4a93      	ldr	r2, [pc, #588]	; (80008c4 <NT35510_Init+0x2e8>)
 8000676:	e892 0003 	ldmia.w	r2, {r0, r1}
 800067a:	9018      	str	r0, [sp, #96]	; 0x60
 800067c:	f88d 1064 	strb.w	r1, [sp, #100]	; 0x64
  const uint8_t nt35510_reg22[] = {0x00, 0x00, 0x00, 0xBC};
 8000680:	f04f 423c 	mov.w	r2, #3154116608	; 0xbc000000
 8000684:	9217      	str	r2, [sp, #92]	; 0x5c
  const uint8_t nt35510_reg23[] = {0x03, 0x00, 0x00, 0xCC};
 8000686:	4a90      	ldr	r2, [pc, #576]	; (80008c8 <NT35510_Init+0x2ec>)
 8000688:	9216      	str	r2, [sp, #88]	; 0x58
  const uint8_t nt35510_reg24[] = {0xBA, 0x01};
 800068a:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
 800068e:	f8ad 2054 	strh.w	r2, [sp, #84]	; 0x54
  const uint8_t nt35510_madctl_portrait[] = {NT35510_CMD_MADCTL ,0x00};
 8000692:	2236      	movs	r2, #54	; 0x36
 8000694:	f8ad 2050 	strh.w	r2, [sp, #80]	; 0x50
  const uint8_t nt35510_caset_portrait[] = {0x00, 0x00, 0x01, 0xDF ,NT35510_CMD_CASET};
 8000698:	f103 0214 	add.w	r2, r3, #20
 800069c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006a0:	9012      	str	r0, [sp, #72]	; 0x48
 80006a2:	f88d 104c 	strb.w	r1, [sp, #76]	; 0x4c
  const uint8_t nt35510_raset_portrait[] = {0x00, 0x00, 0x03, 0x1F ,NT35510_CMD_RASET};
 80006a6:	f103 021c 	add.w	r2, r3, #28
 80006aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006ae:	9010      	str	r0, [sp, #64]	; 0x40
 80006b0:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
  const uint8_t nt35510_madctl_landscape[] = {NT35510_CMD_MADCTL, 0x60};
 80006b4:	f246 0236 	movw	r2, #24630	; 0x6036
 80006b8:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
  const uint8_t nt35510_caset_landscape[] = {0x00, 0x00, 0x03, 0x1F ,NT35510_CMD_CASET};
 80006bc:	f103 0224 	add.w	r2, r3, #36	; 0x24
 80006c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006c4:	900d      	str	r0, [sp, #52]	; 0x34
 80006c6:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  const uint8_t nt35510_raset_landscape[] = {0x00, 0x00, 0x01, 0xDF ,NT35510_CMD_RASET};
 80006ca:	332c      	adds	r3, #44	; 0x2c
 80006cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006d0:	900b      	str	r0, [sp, #44]	; 0x2c
 80006d2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  const uint8_t nt35510_reg26[] = {NT35510_CMD_TEEON, 0x00};  /* Tear on */
 80006d6:	2335      	movs	r3, #53	; 0x35
 80006d8:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  const uint8_t nt35510_reg27[] = {NT35510_CMD_SLPOUT, 0x00}; /* Sleep out */
 80006dc:	2311      	movs	r3, #17
 80006de:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  const uint8_t nt35510_reg30[] = {NT35510_CMD_DISPON, 0x00};
 80006e2:	2329      	movs	r3, #41	; 0x29
 80006e4:	f8ad 3020 	strh.w	r3, [sp, #32]

  const uint8_t nt35510_reg31[] = {NT35510_CMD_WRDISBV, 0x7F};
 80006e8:	f647 7351 	movw	r3, #32593	; 0x7f51
 80006ec:	f8ad 301c 	strh.w	r3, [sp, #28]
  const uint8_t nt35510_reg32[] = {NT35510_CMD_WRCTRLD, 0x2C};
 80006f0:	f642 4353 	movw	r3, #11347	; 0x2c53
 80006f4:	f8ad 3018 	strh.w	r3, [sp, #24]
  const uint8_t nt35510_reg33[] = {NT35510_CMD_WRCABC, 0x02};
 80006f8:	f240 2355 	movw	r3, #597	; 0x255
 80006fc:	f8ad 3014 	strh.w	r3, [sp, #20]
  const uint8_t nt35510_reg34[] = {NT35510_CMD_WRCABCMB, 0xFF};
 8000700:	f64f 735e 	movw	r3, #65374	; 0xff5e
 8000704:	f8ad 3010 	strh.w	r3, [sp, #16]
  const uint8_t nt35510_reg35[] = {NT35510_CMD_RAMWR, 0x00};
 8000708:	232c      	movs	r3, #44	; 0x2c
 800070a:	f8ad 300c 	strh.w	r3, [sp, #12]
  const uint8_t nt35510_reg36[] = {NT35510_CMD_COLMOD, NT35510_COLMOD_RGB565};
 800070e:	f245 533a 	movw	r3, #21818	; 0x553a
 8000712:	f8ad 3008 	strh.w	r3, [sp, #8]
  const uint8_t nt35510_reg37[] = {NT35510_CMD_COLMOD, NT35510_COLMOD_RGB888};
 8000716:	f247 733a 	movw	r3, #30522	; 0x773a
 800071a:	f8ad 3004 	strh.w	r3, [sp, #4]

  DSI_IO_WriteCmd(5, (uint8_t *)nt35510_reg); /* LV2:  Page 1 enable */
 800071e:	a92e      	add	r1, sp, #184	; 0xb8
 8000720:	2005      	movs	r0, #5
 8000722:	f000 f9db 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg1);/* AVDD: 5.2V */
 8000726:	a92d      	add	r1, sp, #180	; 0xb4
 8000728:	2003      	movs	r0, #3
 800072a:	f000 f9d7 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg2);/* AVDD: Ratio */
 800072e:	a92c      	add	r1, sp, #176	; 0xb0
 8000730:	2003      	movs	r0, #3
 8000732:	f000 f9d3 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg3);/* AVEE: -5.2V */
 8000736:	a92b      	add	r1, sp, #172	; 0xac
 8000738:	2003      	movs	r0, #3
 800073a:	f000 f9cf 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg4);/* AVEE: Ratio */
 800073e:	a92a      	add	r1, sp, #168	; 0xa8
 8000740:	2003      	movs	r0, #3
 8000742:	f000 f9cb 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg5);/* VCL: -2.5V */
 8000746:	a929      	add	r1, sp, #164	; 0xa4
 8000748:	2003      	movs	r0, #3
 800074a:	f000 f9c7 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg6);/* VCL: Ratio */
 800074e:	a928      	add	r1, sp, #160	; 0xa0
 8000750:	2003      	movs	r0, #3
 8000752:	f000 f9c3 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg7);/* VGH: 15V (Free Pump) */
 8000756:	a927      	add	r1, sp, #156	; 0x9c
 8000758:	2001      	movs	r0, #1
 800075a:	f000 f9bf 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg8);
 800075e:	a926      	add	r1, sp, #152	; 0x98
 8000760:	2003      	movs	r0, #3
 8000762:	f000 f9bb 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg9);/* VGH: Ratio */
 8000766:	a925      	add	r1, sp, #148	; 0x94
 8000768:	2003      	movs	r0, #3
 800076a:	f000 f9b7 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg10);/* VGL_REG: -10V */
 800076e:	a924      	add	r1, sp, #144	; 0x90
 8000770:	2003      	movs	r0, #3
 8000772:	f000 f9b3 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg12);/* VGLX: Ratio */
 8000776:	a923      	add	r1, sp, #140	; 0x8c
 8000778:	2003      	movs	r0, #3
 800077a:	f000 f9af 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg13);/* VGMP/VGSP: 4.5V/0V */
 800077e:	a922      	add	r1, sp, #136	; 0x88
 8000780:	2003      	movs	r0, #3
 8000782:	f000 f9ab 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg14);/* VGMN/VGSN:-4.5V/0V */
 8000786:	a921      	add	r1, sp, #132	; 0x84
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f9a7 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg15);/* VCOM: -1.325V */
 800078e:	a920      	add	r1, sp, #128	; 0x80
 8000790:	2002      	movs	r0, #2
 8000792:	f000 f9a3 	bl	8000adc <DSI_IO_WriteCmd>

/* ************************************************************************** */
/* Proprietary DCS Initialization                                             */
/* ************************************************************************** */
  DSI_IO_WriteCmd(5, (uint8_t *)nt35510_reg16);/* LV2: Page 0 enable */
 8000796:	a91e      	add	r1, sp, #120	; 0x78
 8000798:	2005      	movs	r0, #5
 800079a:	f000 f99f 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg17);/* Display control */
 800079e:	a91d      	add	r1, sp, #116	; 0x74
 80007a0:	2002      	movs	r0, #2
 80007a2:	f000 f99b 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg18);/* Src hold time */
 80007a6:	a91c      	add	r1, sp, #112	; 0x70
 80007a8:	2001      	movs	r0, #1
 80007aa:	f000 f997 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg19);
 80007ae:	a91b      	add	r1, sp, #108	; 0x6c
 80007b0:	2001      	movs	r0, #1
 80007b2:	f000 f993 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(2, (uint8_t *)nt35510_reg20);/* Gate EQ control */
 80007b6:	a91a      	add	r1, sp, #104	; 0x68
 80007b8:	2002      	movs	r0, #2
 80007ba:	f000 f98f 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(4, (uint8_t *)nt35510_reg21);/* Src EQ control(Mode2) */
 80007be:	a918      	add	r1, sp, #96	; 0x60
 80007c0:	2004      	movs	r0, #4
 80007c2:	f000 f98b 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg22);/* Inv. mode(2-dot) */
 80007c6:	a917      	add	r1, sp, #92	; 0x5c
 80007c8:	2003      	movs	r0, #3
 80007ca:	f000 f987 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(3, (uint8_t *)nt35510_reg23);
 80007ce:	a916      	add	r1, sp, #88	; 0x58
 80007d0:	2003      	movs	r0, #3
 80007d2:	f000 f983 	bl	8000adc <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg24);
 80007d6:	a915      	add	r1, sp, #84	; 0x54
 80007d8:	2001      	movs	r0, #1
 80007da:	f000 f97f 	bl	8000adc <DSI_IO_WriteCmd>
  /* Tear on */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg26);
 80007de:	a90a      	add	r1, sp, #40	; 0x28
 80007e0:	2000      	movs	r0, #0
 80007e2:	f000 f97b 	bl	8000adc <DSI_IO_WriteCmd>
  /* Set Pixel color format to RGB888 */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg37);
 80007e6:	a901      	add	r1, sp, #4
 80007e8:	2000      	movs	r0, #0
 80007ea:	f000 f977 	bl	8000adc <DSI_IO_WriteCmd>
/* ************************************************************************** */
/* Standard DCS Initialization                                                */
/* ************************************************************************** */

  /* Add a delay, otherwise MADCTL not taken */
  NT35510_IO_Delay(200);
 80007ee:	20c8      	movs	r0, #200	; 0xc8
 80007f0:	f000 f86c 	bl	80008cc <NT35510_IO_Delay>

  /* Configure orientation */
  if(orientation == NT35510_ORIENTATION_PORTRAIT)
 80007f4:	2d00      	cmp	r5, #0
 80007f6:	d134      	bne.n	8000862 <NT35510_Init+0x286>
  {
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_portrait);
 80007f8:	a914      	add	r1, sp, #80	; 0x50
 80007fa:	2001      	movs	r0, #1
 80007fc:	f000 f96e 	bl	8000adc <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_portrait);
 8000800:	a912      	add	r1, sp, #72	; 0x48
 8000802:	2004      	movs	r0, #4
 8000804:	f000 f96a 	bl	8000adc <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_portrait);
 8000808:	a910      	add	r1, sp, #64	; 0x40
 800080a:	2004      	movs	r0, #4
 800080c:	f000 f966 	bl	8000adc <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_landscape);
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_landscape);
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_landscape);
  }

  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg27);
 8000810:	a909      	add	r1, sp, #36	; 0x24
 8000812:	2000      	movs	r0, #0
 8000814:	f000 f962 	bl	8000adc <DSI_IO_WriteCmd>
  /* Wait for sleep out exit */
  NT35510_IO_Delay(120);
 8000818:	2078      	movs	r0, #120	; 0x78
 800081a:	f000 f857 	bl	80008cc <NT35510_IO_Delay>

  switch(ColorCoding)
 800081e:	b36c      	cbz	r4, 800087c <NT35510_Init+0x2a0>
 8000820:	2c02      	cmp	r4, #2
 8000822:	d130      	bne.n	8000886 <NT35510_Init+0x2aa>
  {
    case NT35510_FORMAT_RBG565 :
      /* Set Pixel color format to RGB565 */
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg36);
 8000824:	a902      	add	r1, sp, #8
 8000826:	2001      	movs	r0, #1
 8000828:	f000 f958 	bl	8000adc <DSI_IO_WriteCmd>
      break;
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg31);
 800082c:	a907      	add	r1, sp, #28
 800082e:	2001      	movs	r0, #1
 8000830:	f000 f954 	bl	8000adc <DSI_IO_WriteCmd>
  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg32);
 8000834:	a906      	add	r1, sp, #24
 8000836:	2001      	movs	r0, #1
 8000838:	f000 f950 	bl	8000adc <DSI_IO_WriteCmd>
  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg33);
 800083c:	a905      	add	r1, sp, #20
 800083e:	2001      	movs	r0, #1
 8000840:	f000 f94c 	bl	8000adc <DSI_IO_WriteCmd>
  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg34);
 8000844:	a904      	add	r1, sp, #16
 8000846:	2001      	movs	r0, #1
 8000848:	f000 f948 	bl	8000adc <DSI_IO_WriteCmd>
  /** CABC : Content Adaptive Backlight Control section end << */

  /* Display on */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg30);
 800084c:	a908      	add	r1, sp, #32
 800084e:	2000      	movs	r0, #0
 8000850:	f000 f944 	bl	8000adc <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)nt35510_reg35);
 8000854:	a903      	add	r1, sp, #12
 8000856:	2000      	movs	r0, #0
 8000858:	f000 f940 	bl	8000adc <DSI_IO_WriteCmd>

  return 0;
}
 800085c:	2000      	movs	r0, #0
 800085e:	b031      	add	sp, #196	; 0xc4
 8000860:	bd30      	pop	{r4, r5, pc}
    DSI_IO_WriteCmd(1, (uint8_t *)nt35510_madctl_landscape);
 8000862:	a90f      	add	r1, sp, #60	; 0x3c
 8000864:	2001      	movs	r0, #1
 8000866:	f000 f939 	bl	8000adc <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_caset_landscape);
 800086a:	a90d      	add	r1, sp, #52	; 0x34
 800086c:	2004      	movs	r0, #4
 800086e:	f000 f935 	bl	8000adc <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd(4, (uint8_t *)nt35510_raset_landscape);
 8000872:	a90b      	add	r1, sp, #44	; 0x2c
 8000874:	2004      	movs	r0, #4
 8000876:	f000 f931 	bl	8000adc <DSI_IO_WriteCmd>
 800087a:	e7c9      	b.n	8000810 <NT35510_Init+0x234>
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg37);
 800087c:	a901      	add	r1, sp, #4
 800087e:	2001      	movs	r0, #1
 8000880:	f000 f92c 	bl	8000adc <DSI_IO_WriteCmd>
      break;
 8000884:	e7d2      	b.n	800082c <NT35510_Init+0x250>
      DSI_IO_WriteCmd(1, (uint8_t *)nt35510_reg37);
 8000886:	a901      	add	r1, sp, #4
 8000888:	2001      	movs	r0, #1
 800088a:	f000 f927 	bl	8000adc <DSI_IO_WriteCmd>
      break;
 800088e:	e7cd      	b.n	800082c <NT35510_Init+0x250>
 8000890:	0800b678 	.word	0x0800b678
 8000894:	b0030303 	.word	0xb0030303
 8000898:	b6464646 	.word	0xb6464646
 800089c:	b1030303 	.word	0xb1030303
 80008a0:	b7363636 	.word	0xb7363636
 80008a4:	b2020000 	.word	0xb2020000
 80008a8:	b8262626 	.word	0xb8262626
 80008ac:	b3090909 	.word	0xb3090909
 80008b0:	b9363636 	.word	0xb9363636
 80008b4:	b5080808 	.word	0xb5080808
 80008b8:	ba262626 	.word	0xba262626
 80008bc:	bc008000 	.word	0xbc008000
 80008c0:	08009ae8 	.word	0x08009ae8
 80008c4:	0800b680 	.word	0x0800b680
 80008c8:	cc000003 	.word	0xcc000003

080008cc <NT35510_IO_Delay>:
/**
  * @brief  NT35510 delay
  * @param  Delay: Delay in ms
  */
void NT35510_IO_Delay(uint32_t Delay)
{
 80008cc:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 80008ce:	f003 f86b 	bl	80039a8 <HAL_Delay>
}
 80008d2:	bd08      	pop	{r3, pc}

080008d4 <LCD_IO_GetID>:
    return 0;
  }
#else 
  return LCD_DSI_ID; 
#endif /* USE_LCD_HDMI */
}
 80008d4:	2011      	movs	r0, #17
 80008d6:	4770      	bx	lr

080008d8 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 80008d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008da:	b083      	sub	sp, #12
 80008dc:	4604      	mov	r4, r0
 80008de:	460d      	mov	r5, r1
 80008e0:	4616      	mov	r6, r2
 80008e2:	461f      	mov	r7, r3
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 80008e4:	4811      	ldr	r0, [pc, #68]	; (800092c <LL_FillBuffer+0x54>)
 80008e6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80008ea:	6043      	str	r3, [r0, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80008ec:	2300      	movs	r3, #0
 80008ee:	6083      	str	r3, [r0, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 80008f0:	9b08      	ldr	r3, [sp, #32]
 80008f2:	60c3      	str	r3, [r0, #12]

  hdma2d_discovery.Instance = DMA2D;
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <LL_FillBuffer+0x58>)
 80008f6:	6003      	str	r3, [r0, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80008f8:	f004 f896 	bl	8004a28 <HAL_DMA2D_Init>
 80008fc:	b108      	cbz	r0, 8000902 <LL_FillBuffer+0x2a>
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
      }
    }
  }
}
 80008fe:	b003      	add	sp, #12
 8000900:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8000902:	4621      	mov	r1, r4
 8000904:	4809      	ldr	r0, [pc, #36]	; (800092c <LL_FillBuffer+0x54>)
 8000906:	f004 f985 	bl	8004c14 <HAL_DMA2D_ConfigLayer>
 800090a:	2800      	cmp	r0, #0
 800090c:	d1f7      	bne.n	80008fe <LL_FillBuffer+0x26>
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800090e:	9700      	str	r7, [sp, #0]
 8000910:	4633      	mov	r3, r6
 8000912:	462a      	mov	r2, r5
 8000914:	9909      	ldr	r1, [sp, #36]	; 0x24
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <LL_FillBuffer+0x54>)
 8000918:	f004 f8c0 	bl	8004a9c <HAL_DMA2D_Start>
 800091c:	2800      	cmp	r0, #0
 800091e:	d1ee      	bne.n	80008fe <LL_FillBuffer+0x26>
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 8000920:	210a      	movs	r1, #10
 8000922:	4802      	ldr	r0, [pc, #8]	; (800092c <LL_FillBuffer+0x54>)
 8000924:	f004 f8d6 	bl	8004ad4 <HAL_DMA2D_PollForTransfer>
}
 8000928:	e7e9      	b.n	80008fe <LL_FillBuffer+0x26>
 800092a:	bf00      	nop
 800092c:	2000012c 	.word	0x2000012c
 8000930:	4002b000 	.word	0x4002b000

08000934 <BSP_LCD_Reset>:
{
 8000934:	b570      	push	{r4, r5, r6, lr}
 8000936:	b086      	sub	sp, #24
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <BSP_LCD_Reset+0x58>)
 800093a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800093c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000940:	631a      	str	r2, [r3, #48]	; 0x30
 8000942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000944:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000948:	9300      	str	r3, [sp, #0]
 800094a:	9b00      	ldr	r3, [sp, #0]
    gpio_init_structure.Pin   = GPIO_PIN_15;
 800094c:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 8000950:	9501      	str	r5, [sp, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000952:	2601      	movs	r6, #1
 8000954:	9602      	str	r6, [sp, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8000956:	9603      	str	r6, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8000958:	2303      	movs	r3, #3
 800095a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 800095c:	4c0c      	ldr	r4, [pc, #48]	; (8000990 <BSP_LCD_Reset+0x5c>)
 800095e:	a901      	add	r1, sp, #4
 8000960:	4620      	mov	r0, r4
 8000962:	f004 fcd7 	bl	8005314 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	4629      	mov	r1, r5
 800096a:	4620      	mov	r0, r4
 800096c:	f004 fdd4 	bl	8005518 <HAL_GPIO_WritePin>
    HAL_Delay(20); /* wait 20 ms */
 8000970:	2014      	movs	r0, #20
 8000972:	f003 f819 	bl	80039a8 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8000976:	4632      	mov	r2, r6
 8000978:	4629      	mov	r1, r5
 800097a:	4620      	mov	r0, r4
 800097c:	f004 fdcc 	bl	8005518 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000980:	200a      	movs	r0, #10
 8000982:	f003 f811 	bl	80039a8 <HAL_Delay>
}
 8000986:	b006      	add	sp, #24
 8000988:	bd70      	pop	{r4, r5, r6, pc}
 800098a:	bf00      	nop
 800098c:	40023800 	.word	0x40023800
 8000990:	40022400 	.word	0x40022400

08000994 <BSP_LCD_GetXSize>:
}
 8000994:	4b01      	ldr	r3, [pc, #4]	; (800099c <BSP_LCD_GetXSize+0x8>)
 8000996:	6818      	ldr	r0, [r3, #0]
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	20000000 	.word	0x20000000

080009a0 <BSP_LCD_GetYSize>:
}
 80009a0:	4b01      	ldr	r3, [pc, #4]	; (80009a8 <BSP_LCD_GetYSize+0x8>)
 80009a2:	6858      	ldr	r0, [r3, #4]
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000000 	.word	0x20000000

080009ac <BSP_LCD_LayerDefaultInit>:
{
 80009ac:	b570      	push	{r4, r5, r6, lr}
 80009ae:	b08e      	sub	sp, #56	; 0x38
 80009b0:	4604      	mov	r4, r0
 80009b2:	460e      	mov	r6, r1
  Layercfg.WindowX0 = 0;
 80009b4:	2500      	movs	r5, #0
 80009b6:	9501      	str	r5, [sp, #4]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80009b8:	f7ff ffec 	bl	8000994 <BSP_LCD_GetXSize>
 80009bc:	9002      	str	r0, [sp, #8]
  Layercfg.WindowY0 = 0;
 80009be:	9503      	str	r5, [sp, #12]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 80009c0:	f7ff ffee 	bl	80009a0 <BSP_LCD_GetYSize>
 80009c4:	9004      	str	r0, [sp, #16]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80009c6:	9505      	str	r5, [sp, #20]
  Layercfg.FBStartAdress = FB_Address;
 80009c8:	960a      	str	r6, [sp, #40]	; 0x28
  Layercfg.Alpha = 255;
 80009ca:	23ff      	movs	r3, #255	; 0xff
 80009cc:	9306      	str	r3, [sp, #24]
  Layercfg.Alpha0 = 0;
 80009ce:	9507      	str	r5, [sp, #28]
  Layercfg.Backcolor.Blue = 0;
 80009d0:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
  Layercfg.Backcolor.Green = 0;
 80009d4:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  Layercfg.Backcolor.Red = 0;
 80009d8:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80009dc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80009e0:	9308      	str	r3, [sp, #32]
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80009e2:	2307      	movs	r3, #7
 80009e4:	9309      	str	r3, [sp, #36]	; 0x24
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80009e6:	f7ff ffd5 	bl	8000994 <BSP_LCD_GetXSize>
 80009ea:	900b      	str	r0, [sp, #44]	; 0x2c
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80009ec:	f7ff ffd8 	bl	80009a0 <BSP_LCD_GetYSize>
 80009f0:	900c      	str	r0, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 80009f2:	4d0c      	ldr	r5, [pc, #48]	; (8000a24 <BSP_LCD_LayerDefaultInit+0x78>)
 80009f4:	4622      	mov	r2, r4
 80009f6:	a901      	add	r1, sp, #4
 80009f8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80009fc:	f005 fb02 	bl	8006004 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8000a00:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8000a04:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8000a08:	f04f 32ff 	mov.w	r2, #4294967295
 8000a0c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  DrawProp[LayerIndex].pFont     = &Font24;
 8000a10:	4a05      	ldr	r2, [pc, #20]	; (8000a28 <BSP_LCD_LayerDefaultInit+0x7c>)
 8000a12:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8000a16:	461d      	mov	r5, r3
 8000a18:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000a1c:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
}
 8000a20:	b00e      	add	sp, #56	; 0x38
 8000a22:	bd70      	pop	{r4, r5, r6, pc}
 8000a24:	2000012c 	.word	0x2000012c
 8000a28:	2000000c 	.word	0x2000000c

08000a2c <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
 8000a2c:	4b01      	ldr	r3, [pc, #4]	; (8000a34 <BSP_LCD_SelectLayer+0x8>)
 8000a2e:	6598      	str	r0, [r3, #88]	; 0x58
}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	2000012c 	.word	0x2000012c

08000a38 <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
 8000a38:	4b04      	ldr	r3, [pc, #16]	; (8000a4c <BSP_LCD_SetTextColor+0x14>)
 8000a3a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a3c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a40:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000a44:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
}
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	2000012c 	.word	0x2000012c

08000a50 <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = fonts;
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <BSP_LCD_SetFont+0x14>)
 8000a52:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a54:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a58:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000a5c:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
}
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	2000012c 	.word	0x2000012c

08000a68 <BSP_LCD_GetFont>:
  return DrawProp[ActiveLayer].pFont;
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <BSP_LCD_GetFont+0x14>)
 8000a6a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8000a6c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000a70:	0099      	lsls	r1, r3, #2
 8000a72:	440a      	add	r2, r1
}
 8000a74:	f8d2 010c 	ldr.w	r0, [r2, #268]	; 0x10c
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	2000012c 	.word	0x2000012c

08000a80 <BSP_LCD_Clear>:
{
 8000a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a82:	b083      	sub	sp, #12
 8000a84:	4605      	mov	r5, r0
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8000a86:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <BSP_LCD_Clear+0x34>)
 8000a88:	6d9e      	ldr	r6, [r3, #88]	; 0x58
 8000a8a:	2234      	movs	r2, #52	; 0x34
 8000a8c:	fb02 3306 	mla	r3, r2, r6, r3
 8000a90:	f8d3 70b8 	ldr.w	r7, [r3, #184]	; 0xb8
 8000a94:	f7ff ff7e 	bl	8000994 <BSP_LCD_GetXSize>
 8000a98:	4604      	mov	r4, r0
 8000a9a:	f7ff ff81 	bl	80009a0 <BSP_LCD_GetYSize>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	9501      	str	r5, [sp, #4]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	9200      	str	r2, [sp, #0]
 8000aa6:	4622      	mov	r2, r4
 8000aa8:	4639      	mov	r1, r7
 8000aaa:	4630      	mov	r0, r6
 8000aac:	f7ff ff14 	bl	80008d8 <LL_FillBuffer>
}
 8000ab0:	b003      	add	sp, #12
 8000ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ab4:	2000012c 	.word	0x2000012c

08000ab8 <BSP_LCD_DisplayOn>:
{
 8000ab8:	b500      	push	{lr}
 8000aba:	b083      	sub	sp, #12
    HAL_DSI_ShortWrite(&(hdsi_discovery),
 8000abc:	4806      	ldr	r0, [pc, #24]	; (8000ad8 <BSP_LCD_DisplayOn+0x20>)
 8000abe:	2300      	movs	r3, #0
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	2329      	movs	r3, #41	; 0x29
 8000ac4:	2215      	movs	r2, #21
 8000ac6:	f8d0 111c 	ldr.w	r1, [r0, #284]	; 0x11c
 8000aca:	f500 70c4 	add.w	r0, r0, #392	; 0x188
 8000ace:	f004 fbae 	bl	800522e <HAL_DSI_ShortWrite>
}
 8000ad2:	b003      	add	sp, #12
 8000ad4:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ad8:	2000012c 	.word	0x2000012c

08000adc <DSI_IO_WriteCmd>:
{
 8000adc:	b500      	push	{lr}
 8000ade:	b083      	sub	sp, #12
  if(NbrParams <= 1)
 8000ae0:	2801      	cmp	r0, #1
 8000ae2:	d90b      	bls.n	8000afc <DSI_IO_WriteCmd+0x20>
 8000ae4:	4603      	mov	r3, r0
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8000ae6:	5c0a      	ldrb	r2, [r1, r0]
 8000ae8:	9101      	str	r1, [sp, #4]
 8000aea:	9200      	str	r2, [sp, #0]
 8000aec:	2239      	movs	r2, #57	; 0x39
 8000aee:	2100      	movs	r1, #0
 8000af0:	4807      	ldr	r0, [pc, #28]	; (8000b10 <DSI_IO_WriteCmd+0x34>)
 8000af2:	f004 fbaf 	bl	8005254 <HAL_DSI_LongWrite>
}
 8000af6:	b003      	add	sp, #12
 8000af8:	f85d fb04 	ldr.w	pc, [sp], #4
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8000afc:	784b      	ldrb	r3, [r1, #1]
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	780b      	ldrb	r3, [r1, #0]
 8000b02:	2215      	movs	r2, #21
 8000b04:	2100      	movs	r1, #0
 8000b06:	4802      	ldr	r0, [pc, #8]	; (8000b10 <DSI_IO_WriteCmd+0x34>)
 8000b08:	f004 fb91 	bl	800522e <HAL_DSI_ShortWrite>
 8000b0c:	e7f3      	b.n	8000af6 <DSI_IO_WriteCmd+0x1a>
 8000b0e:	bf00      	nop
 8000b10:	200002b4 	.word	0x200002b4

08000b14 <BSP_LCD_MspInit>:
{
 8000b14:	b500      	push	{lr}
 8000b16:	b085      	sub	sp, #20
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000b18:	4b27      	ldr	r3, [pc, #156]	; (8000bb8 <BSP_LCD_MspInit+0xa4>)
 8000b1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b1c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000b20:	645a      	str	r2, [r3, #68]	; 0x44
 8000b22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b24:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8000b28:	9201      	str	r2, [sp, #4]
 8000b2a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_LTDC_FORCE_RESET();
 8000b2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b2e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8000b34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b36:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8000b3a:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8000b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b3e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000b42:	631a      	str	r2, [r3, #48]	; 0x30
 8000b44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b46:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
 8000b4a:	9202      	str	r2, [sp, #8]
 8000b4c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA2D_FORCE_RESET();
 8000b4e:	691a      	ldr	r2, [r3, #16]
 8000b50:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000b54:	611a      	str	r2, [r3, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8000b56:	691a      	ldr	r2, [r3, #16]
 8000b58:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8000b5c:	611a      	str	r2, [r3, #16]
  __HAL_RCC_DSI_CLK_ENABLE();
 8000b5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b60:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000b64:	645a      	str	r2, [r3, #68]	; 0x44
 8000b66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b68:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8000b6c:	9203      	str	r2, [sp, #12]
 8000b6e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_DSI_FORCE_RESET();
 8000b70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b72:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8000b76:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8000b78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b7a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8000b7e:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2103      	movs	r1, #3
 8000b84:	2058      	movs	r0, #88	; 0x58
 8000b86:	f003 fc23 	bl	80043d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8000b8a:	2058      	movs	r0, #88	; 0x58
 8000b8c:	f003 fc56 	bl	800443c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2103      	movs	r1, #3
 8000b94:	205a      	movs	r0, #90	; 0x5a
 8000b96:	f003 fc1b 	bl	80043d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000b9a:	205a      	movs	r0, #90	; 0x5a
 8000b9c:	f003 fc4e 	bl	800443c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2103      	movs	r1, #3
 8000ba4:	2062      	movs	r0, #98	; 0x62
 8000ba6:	f003 fc13 	bl	80043d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8000baa:	2062      	movs	r0, #98	; 0x62
 8000bac:	f003 fc46 	bl	800443c <HAL_NVIC_EnableIRQ>
}
 8000bb0:	b005      	add	sp, #20
 8000bb2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000bb6:	bf00      	nop
 8000bb8:	40023800 	.word	0x40023800

08000bbc <BSP_LCD_InitEx>:
{
 8000bbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bc0:	b085      	sub	sp, #20
 8000bc2:	4606      	mov	r6, r0
  BSP_LCD_Reset();
 8000bc4:	f7ff feb6 	bl	8000934 <BSP_LCD_Reset>
  read_id = LCD_IO_GetID();
 8000bc8:	f7ff fe84 	bl	80008d4 <LCD_IO_GetID>
  if(read_id != LCD_DSI_ID)
 8000bcc:	2811      	cmp	r0, #17
 8000bce:	d003      	beq.n	8000bd8 <BSP_LCD_InitEx+0x1c>
    return LCD_ERROR;  
 8000bd0:	2001      	movs	r0, #1
}
 8000bd2:	b005      	add	sp, #20
 8000bd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BSP_LCD_MspInit();
 8000bd8:	f7ff ff9c 	bl	8000b14 <BSP_LCD_MspInit>
  hdsi_discovery.Instance = DSI;
 8000bdc:	4c65      	ldr	r4, [pc, #404]	; (8000d74 <BSP_LCD_InitEx+0x1b8>)
 8000bde:	4b66      	ldr	r3, [pc, #408]	; (8000d78 <BSP_LCD_InitEx+0x1bc>)
 8000be0:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  HAL_DSI_DeInit(&(hdsi_discovery));
 8000be4:	f504 75c4 	add.w	r5, r4, #392	; 0x188
 8000be8:	4628      	mov	r0, r5
 8000bea:	f004 f976 	bl	8004eda <HAL_DSI_DeInit>
  dsiPllInit.PLLNDIV  = 100;
 8000bee:	2364      	movs	r3, #100	; 0x64
 8000bf0:	9301      	str	r3, [sp, #4]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8000bf2:	2305      	movs	r3, #5
 8000bf4:	9302      	str	r3, [sp, #8]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	9303      	str	r3, [sp, #12]
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	f8c4 3194 	str.w	r3, [r4, #404]	; 0x194
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8000c00:	2304      	movs	r3, #4
 8000c02:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8000c06:	eb0d 0103 	add.w	r1, sp, r3
 8000c0a:	4628      	mov	r0, r5
 8000c0c:	f004 f89e 	bl	8004d4c <HAL_DSI_Init>
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8000c10:	2e00      	cmp	r6, #0
 8000c12:	f040 80a7 	bne.w	8000d64 <BSP_LCD_InitEx+0x1a8>
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8000c16:	4b59      	ldr	r3, [pc, #356]	; (8000d7c <BSP_LCD_InitEx+0x1c0>)
 8000c18:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000c1c:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8000c1e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000c22:	605a      	str	r2, [r3, #4]
  HACT = lcd_x_size;
 8000c24:	4f55      	ldr	r7, [pc, #340]	; (8000d7c <BSP_LCD_InitEx+0x1c0>)
 8000c26:	683b      	ldr	r3, [r7, #0]
  VACT = lcd_y_size;
 8000c28:	687a      	ldr	r2, [r7, #4]
  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8000c2a:	4c52      	ldr	r4, [pc, #328]	; (8000d74 <BSP_LCD_InitEx+0x1b8>)
 8000c2c:	2500      	movs	r5, #0
 8000c2e:	f8c4 511c 	str.w	r5, [r4, #284]	; 0x11c
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8000c32:	2105      	movs	r1, #5
 8000c34:	f8c4 1120 	str.w	r1, [r4, #288]	; 0x120
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8000c38:	f8c4 513c 	str.w	r5, [r4, #316]	; 0x13c
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8000c3c:	f8c4 5138 	str.w	r5, [r4, #312]	; 0x138
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8000c40:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8000c44:	2102      	movs	r1, #2
 8000c46:	f8c4 1128 	str.w	r1, [r4, #296]	; 0x128
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8000c4a:	f640 71ff 	movw	r1, #4095	; 0xfff
 8000c4e:	f8c4 1134 	str.w	r1, [r4, #308]	; 0x134
  hdsivideo_handle.NumberOfChunks = 0;
 8000c52:	f8c4 5130 	str.w	r5, [r4, #304]	; 0x130
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8000c56:	f8c4 312c 	str.w	r3, [r4, #300]	; 0x12c
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8000c5a:	2104      	movs	r1, #4
 8000c5c:	f8c4 1144 	str.w	r1, [r4, #324]	; 0x144
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8000c60:	214d      	movs	r1, #77	; 0x4d
 8000c62:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8000c66:	3346      	adds	r3, #70	; 0x46
 8000c68:	f24f 4124 	movw	r1, #62500	; 0xf424
 8000c6c:	fb01 f303 	mul.w	r3, r1, r3
 8000c70:	4943      	ldr	r1, [pc, #268]	; (8000d80 <BSP_LCD_InitEx+0x1c4>)
 8000c72:	fba1 1303 	umull	r1, r3, r1, r3
 8000c76:	0b5b      	lsrs	r3, r3, #13
 8000c78:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8000c7c:	2378      	movs	r3, #120	; 0x78
 8000c7e:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8000c82:	2396      	movs	r3, #150	; 0x96
 8000c84:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8000c88:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8000c8c:	f8c4 215c 	str.w	r2, [r4, #348]	; 0x15c
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8000c90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c94:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
  hdsivideo_handle.LPLargestPacketSize = 16;
 8000c98:	2310      	movs	r3, #16
 8000c9a:	f8c4 3164 	str.w	r3, [r4, #356]	; 0x164
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8000c9e:	f8c4 5168 	str.w	r5, [r4, #360]	; 0x168
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8000ca2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ca6:	f8c4 316c 	str.w	r3, [r4, #364]	; 0x16c
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8000caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cae:	f8c4 3170 	str.w	r3, [r4, #368]	; 0x170
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8000cb2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cb6:	f8c4 3174 	str.w	r3, [r4, #372]	; 0x174
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8000cba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cbe:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8000cc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cc6:	f8c4 317c 	str.w	r3, [r4, #380]	; 0x17c
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8000cca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cce:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8000cd2:	f504 798e 	add.w	r9, r4, #284	; 0x11c
 8000cd6:	f504 78c4 	add.w	r8, r4, #392	; 0x188
 8000cda:	4649      	mov	r1, r9
 8000cdc:	4640      	mov	r0, r8
 8000cde:	f004 f94b 	bl	8004f78 <HAL_DSI_ConfigVideoMode>
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	6723      	str	r3, [r4, #112]	; 0x70
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8000ce6:	2323      	movs	r3, #35	; 0x23
 8000ce8:	67a3      	str	r3, [r4, #120]	; 0x78
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	f103 0223 	add.w	r2, r3, #35	; 0x23
 8000cf0:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8000cf4:	f103 0245 	add.w	r2, r3, #69	; 0x45
 8000cf8:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8000cfc:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000d06:	2308      	movs	r3, #8
 8000d08:	f8c4 31a4 	str.w	r3, [r4, #420]	; 0x1a4
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000d0c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d10:	f8c4 31b8 	str.w	r3, [r4, #440]	; 0x1b8
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8000d14:	2307      	movs	r3, #7
 8000d16:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000d1a:	f8c4 51d0 	str.w	r5, [r4, #464]	; 0x1d0
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000d1e:	f504 70d2 	add.w	r0, r4, #420	; 0x1a4
 8000d22:	f005 fd7f 	bl	8006824 <HAL_RCCEx_PeriphCLKConfig>
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8000d26:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
  hltdc_discovery.Init.Backcolor.Green = 0;
 8000d2a:	f884 5091 	strb.w	r5, [r4, #145]	; 0x91
  hltdc_discovery.Init.Backcolor.Red = 0;
 8000d2e:	f884 5092 	strb.w	r5, [r4, #146]	; 0x92
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000d32:	66e5      	str	r5, [r4, #108]	; 0x6c
  hltdc_discovery.Instance = LTDC;
 8000d34:	4b13      	ldr	r3, [pc, #76]	; (8000d84 <BSP_LCD_InitEx+0x1c8>)
 8000d36:	f844 3f5c 	str.w	r3, [r4, #92]!
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8000d3a:	4649      	mov	r1, r9
 8000d3c:	4620      	mov	r0, r4
 8000d3e:	f005 f995 	bl	800606c <HAL_LTDCEx_StructInitFromVideoConfig>
  HAL_LTDC_Init(&hltdc_discovery);
 8000d42:	4620      	mov	r0, r4
 8000d44:	f005 f8e4 	bl	8005f10 <HAL_LTDC_Init>
  HAL_DSI_Start(&hdsi_discovery);
 8000d48:	4640      	mov	r0, r8
 8000d4a:	f004 fa49 	bl	80051e0 <HAL_DSI_Start>
  BSP_SDRAM_Init();
 8000d4e:	f000 fa47 	bl	80011e0 <BSP_SDRAM_Init>
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8000d52:	480d      	ldr	r0, [pc, #52]	; (8000d88 <BSP_LCD_InitEx+0x1cc>)
 8000d54:	f7ff fe7c 	bl	8000a50 <BSP_LCD_SetFont>
  NT35510_Init(NT35510_FORMAT_RGB888, orientation);
 8000d58:	4631      	mov	r1, r6
 8000d5a:	4628      	mov	r0, r5
 8000d5c:	f7ff fc3e 	bl	80005dc <NT35510_Init>
  return LCD_OK; 
 8000d60:	4628      	mov	r0, r5
 8000d62:	e736      	b.n	8000bd2 <BSP_LCD_InitEx+0x16>
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8000d64:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <BSP_LCD_InitEx+0x1c0>)
 8000d66:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000d6a:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 8000d6c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	e757      	b.n	8000c24 <BSP_LCD_InitEx+0x68>
 8000d74:	2000012c 	.word	0x2000012c
 8000d78:	40016c00 	.word	0x40016c00
 8000d7c:	20000000 	.word	0x20000000
 8000d80:	4c751ce3 	.word	0x4c751ce3
 8000d84:	40016800 	.word	0x40016800
 8000d88:	2000000c 	.word	0x2000000c

08000d8c <BSP_LCD_Init>:
{
 8000d8c:	b508      	push	{r3, lr}
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8000d8e:	2001      	movs	r0, #1
 8000d90:	f7ff ff14 	bl	8000bbc <BSP_LCD_InitEx>
}
 8000d94:	bd08      	pop	{r3, pc}
	...

08000d98 <BSP_LCD_DrawPixel>:
{
 8000d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	460e      	mov	r6, r1
 8000d9e:	4615      	mov	r5, r2
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <BSP_LCD_DrawPixel+0x24>)
 8000da2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000da4:	2134      	movs	r1, #52	; 0x34
 8000da6:	fb01 3302 	mla	r3, r1, r2, r3
 8000daa:	f8d3 70b8 	ldr.w	r7, [r3, #184]	; 0xb8
 8000dae:	f7ff fdf1 	bl	8000994 <BSP_LCD_GetXSize>
 8000db2:	fb00 4406 	mla	r4, r0, r6, r4
 8000db6:	f847 5024 	str.w	r5, [r7, r4, lsl #2]
}
 8000dba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000dbc:	2000012c 	.word	0x2000012c

08000dc0 <DrawChar>:
{
 8000dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000dc4:	b083      	sub	sp, #12
 8000dc6:	4681      	mov	r9, r0
 8000dc8:	460e      	mov	r6, r1
 8000dca:	9200      	str	r2, [sp, #0]
  height = DrawProp[ActiveLayer].pFont->Height;
 8000dcc:	4b34      	ldr	r3, [pc, #208]	; (8000ea0 <DrawChar+0xe0>)
 8000dce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000dd0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000dd4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000dd8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000ddc:	88da      	ldrh	r2, [r3, #6]
 8000dde:	9201      	str	r2, [sp, #4]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8000de0:	889d      	ldrh	r5, [r3, #4]
  offset =  8 *((width + 7)/8) -  width ;
 8000de2:	f105 0b07 	add.w	fp, r5, #7
 8000de6:	ea4f 0beb 	mov.w	fp, fp, asr #3
 8000dea:	ea4f 08cb 	mov.w	r8, fp, lsl #3
 8000dee:	fa5f f888 	uxtb.w	r8, r8
 8000df2:	b2eb      	uxtb	r3, r5
 8000df4:	eba8 0803 	sub.w	r8, r8, r3
 8000df8:	fa5f f888 	uxtb.w	r8, r8
  for(i = 0; i < height; i++)
 8000dfc:	f04f 0a00 	mov.w	sl, #0
 8000e00:	e035      	b.n	8000e6e <DrawChar+0xae>
      line =  pchar[0];
 8000e02:	9a00      	ldr	r2, [sp, #0]
 8000e04:	5cd7      	ldrb	r7, [r2, r3]
    for (j = 0; j < width; j++)
 8000e06:	2400      	movs	r4, #0
 8000e08:	e014      	b.n	8000e34 <DrawChar+0x74>
      line =  (pchar[0]<< 8) | pchar[1];
 8000e0a:	9900      	ldr	r1, [sp, #0]
 8000e0c:	5ccb      	ldrb	r3, [r1, r3]
 8000e0e:	7857      	ldrb	r7, [r2, #1]
 8000e10:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
      break;
 8000e14:	e7f7      	b.n	8000e06 <DrawChar+0x46>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8000e16:	4b22      	ldr	r3, [pc, #136]	; (8000ea0 <DrawChar+0xe0>)
 8000e18:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e1a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000e1e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000e22:	eb09 0004 	add.w	r0, r9, r4
 8000e26:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8000e2a:	4631      	mov	r1, r6
 8000e2c:	b280      	uxth	r0, r0
 8000e2e:	f7ff ffb3 	bl	8000d98 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8000e32:	3401      	adds	r4, #1
 8000e34:	42a5      	cmp	r5, r4
 8000e36:	d916      	bls.n	8000e66 <DrawChar+0xa6>
      if(line & (1 << (width- j + offset- 1)))
 8000e38:	1b2b      	subs	r3, r5, r4
 8000e3a:	4443      	add	r3, r8
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	2201      	movs	r2, #1
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	423b      	tst	r3, r7
 8000e46:	d0e6      	beq.n	8000e16 <DrawChar+0x56>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8000e48:	4b15      	ldr	r3, [pc, #84]	; (8000ea0 <DrawChar+0xe0>)
 8000e4a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e4c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000e50:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000e54:	eb09 0004 	add.w	r0, r9, r4
 8000e58:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	f7ff ff9a 	bl	8000d98 <BSP_LCD_DrawPixel>
 8000e64:	e7e5      	b.n	8000e32 <DrawChar+0x72>
    Ypos++;
 8000e66:	3601      	adds	r6, #1
 8000e68:	b2b6      	uxth	r6, r6
  for(i = 0; i < height; i++)
 8000e6a:	f10a 0a01 	add.w	sl, sl, #1
 8000e6e:	9b01      	ldr	r3, [sp, #4]
 8000e70:	4553      	cmp	r3, sl
 8000e72:	d912      	bls.n	8000e9a <DrawChar+0xda>
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8000e74:	fb0a f30b 	mul.w	r3, sl, fp
 8000e78:	9a00      	ldr	r2, [sp, #0]
 8000e7a:	441a      	add	r2, r3
    switch(((width + 7)/8))
 8000e7c:	f1bb 0f01 	cmp.w	fp, #1
 8000e80:	d0bf      	beq.n	8000e02 <DrawChar+0x42>
 8000e82:	f1bb 0f02 	cmp.w	fp, #2
 8000e86:	d0c0      	beq.n	8000e0a <DrawChar+0x4a>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8000e88:	9900      	ldr	r1, [sp, #0]
 8000e8a:	5ccb      	ldrb	r3, [r1, r3]
 8000e8c:	7857      	ldrb	r7, [r2, #1]
 8000e8e:	023f      	lsls	r7, r7, #8
 8000e90:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
 8000e94:	7893      	ldrb	r3, [r2, #2]
 8000e96:	431f      	orrs	r7, r3
      break;
 8000e98:	e7b5      	b.n	8000e06 <DrawChar+0x46>
}
 8000e9a:	b003      	add	sp, #12
 8000e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ea0:	2000012c 	.word	0x2000012c

08000ea4 <BSP_LCD_DisplayChar>:
{
 8000ea4:	b538      	push	{r3, r4, r5, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000ea6:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <BSP_LCD_DisplayChar+0x30>)
 8000ea8:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 8000eaa:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000eae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8000eb2:	f8d3 410c 	ldr.w	r4, [r3, #268]	; 0x10c
 8000eb6:	6825      	ldr	r5, [r4, #0]
 8000eb8:	f1a2 0320 	sub.w	r3, r2, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8000ebc:	88e2      	ldrh	r2, [r4, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000ebe:	fb02 f303 	mul.w	r3, r2, r3
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8000ec2:	88a2      	ldrh	r2, [r4, #4]
 8000ec4:	3207      	adds	r2, #7
 8000ec6:	10d2      	asrs	r2, r2, #3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000ec8:	fb02 5203 	mla	r2, r2, r3, r5
 8000ecc:	f7ff ff78 	bl	8000dc0 <DrawChar>
}
 8000ed0:	bd38      	pop	{r3, r4, r5, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000012c 	.word	0x2000012c

08000ed8 <BSP_LCD_DisplayStringAt>:
{
 8000ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000edc:	4604      	mov	r4, r0
 8000ede:	460e      	mov	r6, r1
 8000ee0:	4615      	mov	r5, r2
 8000ee2:	4698      	mov	r8, r3
  uint8_t  *ptr = Text;
 8000ee4:	4694      	mov	ip, r2
  uint32_t size = 0, xsize = 0;
 8000ee6:	2700      	movs	r7, #0
  while (*ptr++) size ++ ;
 8000ee8:	e000      	b.n	8000eec <BSP_LCD_DisplayStringAt+0x14>
 8000eea:	3701      	adds	r7, #1
 8000eec:	f81c 2b01 	ldrb.w	r2, [ip], #1
 8000ef0:	2a00      	cmp	r2, #0
 8000ef2:	d1fa      	bne.n	8000eea <BSP_LCD_DisplayStringAt+0x12>
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8000ef4:	f7ff fd4e 	bl	8000994 <BSP_LCD_GetXSize>
 8000ef8:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <BSP_LCD_DisplayStringAt+0xcc>)
 8000efa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000efc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000f00:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000f04:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000f08:	889a      	ldrh	r2, [r3, #4]
 8000f0a:	fbb0 f0f2 	udiv	r0, r0, r2
  switch (Mode)
 8000f0e:	f1b8 0f01 	cmp.w	r8, #1
 8000f12:	d007      	beq.n	8000f24 <BSP_LCD_DisplayStringAt+0x4c>
 8000f14:	f1b8 0f02 	cmp.w	r8, #2
 8000f18:	d00c      	beq.n	8000f34 <BSP_LCD_DisplayStringAt+0x5c>
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8000f1a:	b223      	sxth	r3, r4
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	dd3e      	ble.n	8000f9e <BSP_LCD_DisplayStringAt+0xc6>
    refcolumn = 1;
 8000f20:	2700      	movs	r7, #0
 8000f22:	e021      	b.n	8000f68 <BSP_LCD_DisplayStringAt+0x90>
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8000f24:	1bc0      	subs	r0, r0, r7
 8000f26:	fb00 f302 	mul.w	r3, r0, r2
 8000f2a:	f3c3 034f 	ubfx	r3, r3, #1, #16
 8000f2e:	4423      	add	r3, r4
 8000f30:	b29c      	uxth	r4, r3
      break;
 8000f32:	e7f2      	b.n	8000f1a <BSP_LCD_DisplayStringAt+0x42>
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8000f34:	1bc3      	subs	r3, r0, r7
 8000f36:	fb13 f302 	smulbb	r3, r3, r2
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	1b1b      	subs	r3, r3, r4
 8000f3e:	b29c      	uxth	r4, r3
      break;
 8000f40:	e7eb      	b.n	8000f1a <BSP_LCD_DisplayStringAt+0x42>
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8000f42:	4642      	mov	r2, r8
 8000f44:	4631      	mov	r1, r6
 8000f46:	4620      	mov	r0, r4
 8000f48:	f7ff ffac 	bl	8000ea4 <BSP_LCD_DisplayChar>
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8000f4c:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <BSP_LCD_DisplayStringAt+0xcc>)
 8000f4e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000f50:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000f54:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000f58:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000f5c:	889b      	ldrh	r3, [r3, #4]
 8000f5e:	4423      	add	r3, r4
 8000f60:	b29c      	uxth	r4, r3
    Text++;
 8000f62:	3501      	adds	r5, #1
    i++;
 8000f64:	3701      	adds	r7, #1
 8000f66:	b2bf      	uxth	r7, r7
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8000f68:	f895 8000 	ldrb.w	r8, [r5]
 8000f6c:	f7ff fd12 	bl	8000994 <BSP_LCD_GetXSize>
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <BSP_LCD_DisplayStringAt+0xcc>)
 8000f72:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000f74:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000f78:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000f7c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000f80:	889a      	ldrh	r2, [r3, #4]
 8000f82:	fb02 0317 	mls	r3, r2, r7, r0
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	f1b8 0100 	subs.w	r1, r8, #0
 8000f8c:	bf18      	it	ne
 8000f8e:	2101      	movne	r1, #1
 8000f90:	4293      	cmp	r3, r2
 8000f92:	bf38      	it	cc
 8000f94:	2100      	movcc	r1, #0
 8000f96:	2900      	cmp	r1, #0
 8000f98:	d1d3      	bne.n	8000f42 <BSP_LCD_DisplayStringAt+0x6a>
}
 8000f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    refcolumn = 1;
 8000f9e:	2401      	movs	r4, #1
 8000fa0:	e7be      	b.n	8000f20 <BSP_LCD_DisplayStringAt+0x48>
 8000fa2:	bf00      	nop
 8000fa4:	2000012c 	.word	0x2000012c

08000fa8 <BSP_LCD_DisplayStringAtLine>:
{
 8000fa8:	b538      	push	{r3, r4, r5, lr}
 8000faa:	4605      	mov	r5, r0
 8000fac:	460c      	mov	r4, r1
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8000fae:	f7ff fd5b 	bl	8000a68 <BSP_LCD_GetFont>
 8000fb2:	88c3      	ldrh	r3, [r0, #6]
 8000fb4:	fb13 f105 	smulbb	r1, r3, r5
 8000fb8:	2303      	movs	r3, #3
 8000fba:	4622      	mov	r2, r4
 8000fbc:	b289      	uxth	r1, r1
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f7ff ff8a 	bl	8000ed8 <BSP_LCD_DisplayStringAt>
}
 8000fc4:	bd38      	pop	{r3, r4, r5, pc}
	...

08000fc8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8000fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fcc:	b083      	sub	sp, #12
 8000fce:	4681      	mov	r9, r0
  __IO uint32_t tmpmrd = 0;
 8000fd0:	f04f 0800 	mov.w	r8, #0
 8000fd4:	f8cd 8004 	str.w	r8, [sp, #4]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8000fd8:	4c20      	ldr	r4, [pc, #128]	; (800105c <BSP_SDRAM_Initialization_sequence+0x94>)
 8000fda:	2601      	movs	r6, #1
 8000fdc:	6026      	str	r6, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000fde:	2710      	movs	r7, #16
 8000fe0:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8000fe2:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8000fe4:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8000fe8:	19e5      	adds	r5, r4, r7
 8000fea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fee:	4621      	mov	r1, r4
 8000ff0:	4628      	mov	r0, r5
 8000ff2:	f005 ff38 	bl	8006e66 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8000ff6:	4630      	mov	r0, r6
 8000ff8:	f002 fcd6 	bl	80039a8 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001000:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 8001002:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 8001004:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8001008:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800100c:	4621      	mov	r1, r4
 800100e:	4628      	mov	r0, r5
 8001010:	f005 ff29 	bl	8006e66 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001014:	2303      	movs	r3, #3
 8001016:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001018:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 8;
 800101a:	2308      	movs	r3, #8
 800101c:	60a3      	str	r3, [r4, #8]
  Command.ModeRegisterDefinition = 0;
 800101e:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001022:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001026:	4621      	mov	r1, r4
 8001028:	4628      	mov	r0, r5
 800102a:	f005 ff1c 	bl	8006e66 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800102e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8001032:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8001034:	2304      	movs	r3, #4
 8001036:	6023      	str	r3, [r4, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001038:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber      = 1;
 800103a:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800103c:	9b01      	ldr	r3, [sp, #4]
 800103e:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001040:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001044:	4621      	mov	r1, r4
 8001046:	4628      	mov	r0, r5
 8001048:	f005 ff0d 	bl	8006e66 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800104c:	4649      	mov	r1, r9
 800104e:	4628      	mov	r0, r5
 8001050:	f005 ff2a 	bl	8006ea8 <HAL_SDRAM_ProgramRefreshRate>
}
 8001054:	b003      	add	sp, #12
 8001056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800105a:	bf00      	nop
 800105c:	20000360 	.word	0x20000360

08001060 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8001060:	b570      	push	{r4, r5, r6, lr}
 8001062:	b08e      	sub	sp, #56	; 0x38
 8001064:	4606      	mov	r6, r0
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001066:	4b55      	ldr	r3, [pc, #340]	; (80011bc <BSP_SDRAM_MspInit+0x15c>)
 8001068:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800106a:	f042 0201 	orr.w	r2, r2, #1
 800106e:	639a      	str	r2, [r3, #56]	; 0x38
 8001070:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001072:	f002 0201 	and.w	r2, r2, #1
 8001076:	9201      	str	r2, [sp, #4]
 8001078:	9a01      	ldr	r2, [sp, #4]
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800107a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800107c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001080:	631a      	str	r2, [r3, #48]	; 0x30
 8001082:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001084:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001088:	9202      	str	r2, [sp, #8]
 800108a:	9a02      	ldr	r2, [sp, #8]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800108c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800108e:	f042 0208 	orr.w	r2, r2, #8
 8001092:	631a      	str	r2, [r3, #48]	; 0x30
 8001094:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001096:	f002 0208 	and.w	r2, r2, #8
 800109a:	9203      	str	r2, [sp, #12]
 800109c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800109e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010a0:	f042 0210 	orr.w	r2, r2, #16
 80010a4:	631a      	str	r2, [r3, #48]	; 0x30
 80010a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010a8:	f002 0210 	and.w	r2, r2, #16
 80010ac:	9204      	str	r2, [sp, #16]
 80010ae:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010b2:	f042 0220 	orr.w	r2, r2, #32
 80010b6:	631a      	str	r2, [r3, #48]	; 0x30
 80010b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010ba:	f002 0220 	and.w	r2, r2, #32
 80010be:	9205      	str	r2, [sp, #20]
 80010c0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010c8:	631a      	str	r2, [r3, #48]	; 0x30
 80010ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010cc:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80010d0:	9206      	str	r2, [sp, #24]
 80010d2:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010da:	631a      	str	r2, [r3, #48]	; 0x30
 80010dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010de:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80010e2:	9207      	str	r2, [sp, #28]
 80010e4:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80010e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010ec:	631a      	str	r2, [r3, #48]	; 0x30
 80010ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f4:	9308      	str	r3, [sp, #32]
 80010f6:	9b08      	ldr	r3, [sp, #32]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80010f8:	2302      	movs	r3, #2
 80010fa:	930a      	str	r3, [sp, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	930b      	str	r3, [sp, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8001100:	2503      	movs	r5, #3
 8001102:	950c      	str	r5, [sp, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8001104:	230c      	movs	r3, #12
 8001106:	930d      	str	r3, [sp, #52]	; 0x34
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8001108:	f24c 7303 	movw	r3, #50947	; 0xc703
 800110c:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800110e:	a909      	add	r1, sp, #36	; 0x24
 8001110:	482b      	ldr	r0, [pc, #172]	; (80011c0 <BSP_SDRAM_MspInit+0x160>)
 8001112:	f004 f8ff 	bl	8005314 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8001116:	f64f 7383 	movw	r3, #65411	; 0xff83
 800111a:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800111c:	a909      	add	r1, sp, #36	; 0x24
 800111e:	4829      	ldr	r0, [pc, #164]	; (80011c4 <BSP_SDRAM_MspInit+0x164>)
 8001120:	f004 f8f8 	bl	8005314 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8001124:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001128:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800112a:	a909      	add	r1, sp, #36	; 0x24
 800112c:	4826      	ldr	r0, [pc, #152]	; (80011c8 <BSP_SDRAM_MspInit+0x168>)
 800112e:	f004 f8f1 	bl	8005314 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8001132:	f248 1337 	movw	r3, #33079	; 0x8137
 8001136:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8001138:	a909      	add	r1, sp, #36	; 0x24
 800113a:	4824      	ldr	r0, [pc, #144]	; (80011cc <BSP_SDRAM_MspInit+0x16c>)
 800113c:	f004 f8ea 	bl	8005314 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8001140:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8001144:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8001146:	a909      	add	r1, sp, #36	; 0x24
 8001148:	4821      	ldr	r0, [pc, #132]	; (80011d0 <BSP_SDRAM_MspInit+0x170>)
 800114a:	f004 f8e3 	bl	8005314 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 800114e:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8001152:	9309      	str	r3, [sp, #36]	; 0x24
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 8001154:	a909      	add	r1, sp, #36	; 0x24
 8001156:	481f      	ldr	r0, [pc, #124]	; (80011d4 <BSP_SDRAM_MspInit+0x174>)
 8001158:	f004 f8dc 	bl	8005314 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800115c:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <BSP_SDRAM_MspInit+0x178>)
 800115e:	2400      	movs	r4, #0
 8001160:	649c      	str	r4, [r3, #72]	; 0x48
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8001162:	2280      	movs	r2, #128	; 0x80
 8001164:	64da      	str	r2, [r3, #76]	; 0x4c
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8001166:	f44f 7200 	mov.w	r2, #512	; 0x200
 800116a:	651a      	str	r2, [r3, #80]	; 0x50
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800116c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001170:	655a      	str	r2, [r3, #84]	; 0x54
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001172:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001176:	659a      	str	r2, [r3, #88]	; 0x58
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8001178:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800117c:	65da      	str	r2, [r3, #92]	; 0x5c
  dma_handle.Init.Mode                = DMA_NORMAL;
 800117e:	661c      	str	r4, [r3, #96]	; 0x60
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8001180:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001184:	665a      	str	r2, [r3, #100]	; 0x64
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8001186:	669c      	str	r4, [r3, #104]	; 0x68
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001188:	66dd      	str	r5, [r3, #108]	; 0x6c
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800118a:	671c      	str	r4, [r3, #112]	; 0x70
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800118c:	675c      	str	r4, [r3, #116]	; 0x74
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 800118e:	461d      	mov	r5, r3
 8001190:	4a12      	ldr	r2, [pc, #72]	; (80011dc <BSP_SDRAM_MspInit+0x17c>)
 8001192:	f845 2f44 	str.w	r2, [r5, #68]!
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8001196:	6335      	str	r5, [r6, #48]	; 0x30
 8001198:	67de      	str	r6, [r3, #124]	; 0x7c
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 800119a:	4628      	mov	r0, r5
 800119c:	f003 fa40 	bl	8004620 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80011a0:	4628      	mov	r0, r5
 80011a2:	f003 f9d7 	bl	8004554 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80011a6:	4622      	mov	r2, r4
 80011a8:	210f      	movs	r1, #15
 80011aa:	2038      	movs	r0, #56	; 0x38
 80011ac:	f003 f910 	bl	80043d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80011b0:	2038      	movs	r0, #56	; 0x38
 80011b2:	f003 f943 	bl	800443c <HAL_NVIC_EnableIRQ>
}
 80011b6:	b00e      	add	sp, #56	; 0x38
 80011b8:	bd70      	pop	{r4, r5, r6, pc}
 80011ba:	bf00      	nop
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40020c00 	.word	0x40020c00
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40021400 	.word	0x40021400
 80011cc:	40021800 	.word	0x40021800
 80011d0:	40021c00 	.word	0x40021c00
 80011d4:	40022000 	.word	0x40022000
 80011d8:	20000360 	.word	0x20000360
 80011dc:	40026410 	.word	0x40026410

080011e0 <BSP_SDRAM_Init>:
{ 
 80011e0:	b538      	push	{r3, r4, r5, lr}
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80011e2:	4c20      	ldr	r4, [pc, #128]	; (8001264 <BSP_SDRAM_Init+0x84>)
 80011e4:	4b20      	ldr	r3, [pc, #128]	; (8001268 <BSP_SDRAM_Init+0x88>)
 80011e6:	6123      	str	r3, [r4, #16]
  Timing.LoadToActiveDelay    = 2;
 80011e8:	2302      	movs	r3, #2
 80011ea:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
  Timing.ExitSelfRefreshDelay = 7;
 80011ee:	2107      	movs	r1, #7
 80011f0:	f8c4 10a8 	str.w	r1, [r4, #168]	; 0xa8
  Timing.SelfRefreshTime      = 4;
 80011f4:	2204      	movs	r2, #4
 80011f6:	f8c4 20ac 	str.w	r2, [r4, #172]	; 0xac
  Timing.RowCycleDelay        = 7;
 80011fa:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
  Timing.WriteRecoveryTime    = 2;
 80011fe:	f8c4 30b4 	str.w	r3, [r4, #180]	; 0xb4
  Timing.RPDelay              = 2;
 8001202:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
  Timing.RCDDelay             = 2;
 8001206:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 800120a:	2100      	movs	r1, #0
 800120c:	6161      	str	r1, [r4, #20]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800120e:	61a1      	str	r1, [r4, #24]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8001210:	61e2      	str	r2, [r4, #28]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8001212:	2320      	movs	r3, #32
 8001214:	6223      	str	r3, [r4, #32]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001216:	2340      	movs	r3, #64	; 0x40
 8001218:	6263      	str	r3, [r4, #36]	; 0x24
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 800121a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800121e:	62a3      	str	r3, [r4, #40]	; 0x28
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001220:	62e1      	str	r1, [r4, #44]	; 0x2c
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8001222:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001226:	6323      	str	r3, [r4, #48]	; 0x30
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8001228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800122c:	6363      	str	r3, [r4, #52]	; 0x34
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800122e:	63a1      	str	r1, [r4, #56]	; 0x38
  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8001230:	f104 0510 	add.w	r5, r4, #16
 8001234:	4628      	mov	r0, r5
 8001236:	f7ff ff13 	bl	8001060 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800123a:	f104 01a4 	add.w	r1, r4, #164	; 0xa4
 800123e:	4628      	mov	r0, r5
 8001240:	f005 fdf1 	bl	8006e26 <HAL_SDRAM_Init>
 8001244:	b148      	cbz	r0, 800125a <BSP_SDRAM_Init+0x7a>
    sdramstatus = SDRAM_ERROR;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <BSP_SDRAM_Init+0x8c>)
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800124c:	f240 6003 	movw	r0, #1539	; 0x603
 8001250:	f7ff feba 	bl	8000fc8 <BSP_SDRAM_Initialization_sequence>
}
 8001254:	4b05      	ldr	r3, [pc, #20]	; (800126c <BSP_SDRAM_Init+0x8c>)
 8001256:	7818      	ldrb	r0, [r3, #0]
 8001258:	bd38      	pop	{r3, r4, r5, pc}
    sdramstatus = SDRAM_OK;
 800125a:	4b04      	ldr	r3, [pc, #16]	; (800126c <BSP_SDRAM_Init+0x8c>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
 8001260:	e7f4      	b.n	800124c <BSP_SDRAM_Init+0x6c>
 8001262:	bf00      	nop
 8001264:	20000360 	.word	0x20000360
 8001268:	a0000140 	.word	0xa0000140
 800126c:	20000008 	.word	0x20000008

08001270 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001270:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8001274:	b97b      	cbnz	r3, 8001296 <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001276:	f3ef 8310 	mrs	r3, PRIMASK
 800127a:	b913      	cbnz	r3, 8001282 <osKernelInitialize+0x12>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800127c:	f3ef 8311 	mrs	r3, BASEPRI
 8001280:	b11b      	cbz	r3, 800128a <osKernelInitialize+0x1a>
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <osKernelInitialize+0x38>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b02      	cmp	r3, #2
 8001288:	d008      	beq.n	800129c <osKernelInitialize+0x2c>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800128a:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <osKernelInitialize+0x38>)
 800128c:	6818      	ldr	r0, [r3, #0]
 800128e:	b940      	cbnz	r0, 80012a2 <osKernelInitialize+0x32>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001290:	2201      	movs	r2, #1
 8001292:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001294:	4770      	bx	lr
    stat = osErrorISR;
 8001296:	f06f 0005 	mvn.w	r0, #5
 800129a:	4770      	bx	lr
 800129c:	f06f 0005 	mvn.w	r0, #5
 80012a0:	4770      	bx	lr
    } else {
      stat = osError;
 80012a2:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80012a6:	4770      	bx	lr
 80012a8:	20000480 	.word	0x20000480

080012ac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80012ac:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80012ae:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80012b2:	b9a3      	cbnz	r3, 80012de <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012b4:	f3ef 8310 	mrs	r3, PRIMASK
 80012b8:	b913      	cbnz	r3, 80012c0 <osKernelStart+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80012ba:	f3ef 8311 	mrs	r3, BASEPRI
 80012be:	b11b      	cbz	r3, 80012c8 <osKernelStart+0x1c>
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <osKernelStart+0x44>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d00d      	beq.n	80012e4 <osKernelStart+0x38>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <osKernelStart+0x44>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d10c      	bne.n	80012ea <osKernelStart+0x3e>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <osKernelStart+0x44>)
 80012d2:	2202      	movs	r2, #2
 80012d4:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80012d6:	f000 ff9b 	bl	8002210 <vTaskStartScheduler>
      stat = osOK;
 80012da:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 80012dc:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 80012de:	f06f 0005 	mvn.w	r0, #5
 80012e2:	e7fb      	b.n	80012dc <osKernelStart+0x30>
 80012e4:	f06f 0005 	mvn.w	r0, #5
 80012e8:	e7f8      	b.n	80012dc <osKernelStart+0x30>
      stat = osError;
 80012ea:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 80012ee:	e7f5      	b.n	80012dc <osKernelStart+0x30>
 80012f0:	20000480 	.word	0x20000480

080012f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80012f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012f6:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80012f8:	2400      	movs	r4, #0
 80012fa:	9405      	str	r4, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80012fc:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8001300:	2c00      	cmp	r4, #0
 8001302:	d138      	bne.n	8001376 <osThreadNew+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001304:	f3ef 8310 	mrs	r3, PRIMASK
 8001308:	b913      	cbnz	r3, 8001310 <osThreadNew+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800130a:	f3ef 8311 	mrs	r3, BASEPRI
 800130e:	b11b      	cbz	r3, 8001318 <osThreadNew+0x24>
 8001310:	4b2d      	ldr	r3, [pc, #180]	; (80013c8 <osThreadNew+0xd4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b02      	cmp	r3, #2
 8001316:	d02e      	beq.n	8001376 <osThreadNew+0x82>
 8001318:	b368      	cbz	r0, 8001376 <osThreadNew+0x82>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 800131a:	b322      	cbz	r2, 8001366 <osThreadNew+0x72>
      if (attr->name != NULL) {
 800131c:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800131e:	6993      	ldr	r3, [r2, #24]
 8001320:	b903      	cbnz	r3, 8001324 <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 8001322:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001324:	1e5c      	subs	r4, r3, #1
 8001326:	2c37      	cmp	r4, #55	; 0x37
 8001328:	d849      	bhi.n	80013be <osThreadNew+0xca>
 800132a:	6854      	ldr	r4, [r2, #4]
 800132c:	f014 0f01 	tst.w	r4, #1
 8001330:	d147      	bne.n	80013c2 <osThreadNew+0xce>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8001332:	6956      	ldr	r6, [r2, #20]
 8001334:	b16e      	cbz	r6, 8001352 <osThreadNew+0x5e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001336:	ea4f 0c96 	mov.w	ip, r6, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800133a:	6894      	ldr	r4, [r2, #8]
 800133c:	b12c      	cbz	r4, 800134a <osThreadNew+0x56>
 800133e:	68d7      	ldr	r7, [r2, #12]
 8001340:	2f5b      	cmp	r7, #91	; 0x5b
 8001342:	d902      	bls.n	800134a <osThreadNew+0x56>
 8001344:	6917      	ldr	r7, [r2, #16]
 8001346:	b107      	cbz	r7, 800134a <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001348:	b9c6      	cbnz	r6, 800137c <osThreadNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800134a:	b12c      	cbz	r4, 8001358 <osThreadNew+0x64>
    mem  = -1;
 800134c:	f04f 34ff 	mov.w	r4, #4294967295
 8001350:	e00e      	b.n	8001370 <osThreadNew+0x7c>
    stack = configMINIMAL_STACK_SIZE;
 8001352:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8001356:	e7f0      	b.n	800133a <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001358:	68d4      	ldr	r4, [r2, #12]
 800135a:	b98c      	cbnz	r4, 8001380 <osThreadNew+0x8c>
 800135c:	6914      	ldr	r4, [r2, #16]
 800135e:	b194      	cbz	r4, 8001386 <osThreadNew+0x92>
    mem  = -1;
 8001360:	f04f 34ff 	mov.w	r4, #4294967295
 8001364:	e004      	b.n	8001370 <osThreadNew+0x7c>
    name = NULL;
 8001366:	4615      	mov	r5, r2
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 8001368:	2400      	movs	r4, #0
    prio  = (UBaseType_t)osPriorityNormal;
 800136a:	2318      	movs	r3, #24
    stack = configMINIMAL_STACK_SIZE;
 800136c:	f04f 0c80 	mov.w	ip, #128	; 0x80
    }

    if (mem == 1) {
 8001370:	2c01      	cmp	r4, #1
 8001372:	d00a      	beq.n	800138a <osThreadNew+0x96>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8001374:	b1ac      	cbz	r4, 80013a2 <osThreadNew+0xae>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001376:	9805      	ldr	r0, [sp, #20]
}
 8001378:	b007      	add	sp, #28
 800137a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        mem = 1;
 800137c:	2401      	movs	r4, #1
 800137e:	e7f7      	b.n	8001370 <osThreadNew+0x7c>
    mem  = -1;
 8001380:	f04f 34ff 	mov.w	r4, #4294967295
 8001384:	e7f4      	b.n	8001370 <osThreadNew+0x7c>
          mem = 0;
 8001386:	2400      	movs	r4, #0
 8001388:	e7f2      	b.n	8001370 <osThreadNew+0x7c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800138a:	6914      	ldr	r4, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800138c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800138e:	9202      	str	r2, [sp, #8]
 8001390:	9401      	str	r4, [sp, #4]
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	460b      	mov	r3, r1
 8001396:	4662      	mov	r2, ip
 8001398:	4629      	mov	r1, r5
 800139a:	f000 fec3 	bl	8002124 <xTaskCreateStatic>
 800139e:	9005      	str	r0, [sp, #20]
 80013a0:	e7e9      	b.n	8001376 <osThreadNew+0x82>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80013a2:	aa05      	add	r2, sp, #20
 80013a4:	9201      	str	r2, [sp, #4]
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	460b      	mov	r3, r1
 80013aa:	fa1f f28c 	uxth.w	r2, ip
 80013ae:	4629      	mov	r1, r5
 80013b0:	f000 fef9 	bl	80021a6 <xTaskCreate>
 80013b4:	2801      	cmp	r0, #1
 80013b6:	d0de      	beq.n	8001376 <osThreadNew+0x82>
          hTask = NULL;
 80013b8:	2300      	movs	r3, #0
 80013ba:	9305      	str	r3, [sp, #20]
 80013bc:	e7db      	b.n	8001376 <osThreadNew+0x82>
        return (NULL);
 80013be:	2000      	movs	r0, #0
 80013c0:	e7da      	b.n	8001378 <osThreadNew+0x84>
 80013c2:	2000      	movs	r0, #0
 80013c4:	e7d8      	b.n	8001378 <osThreadNew+0x84>
 80013c6:	bf00      	nop
 80013c8:	20000480 	.word	0x20000480

080013cc <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 80013cc:	b530      	push	{r4, r5, lr}
 80013ce:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 80013d0:	0fcb      	lsrs	r3, r1, #31
 80013d2:	2800      	cmp	r0, #0
 80013d4:	bf08      	it	eq
 80013d6:	f043 0301 	orreq.w	r3, r3, #1
 80013da:	b12b      	cbz	r3, 80013e8 <osThreadFlagsSet+0x1c>
    rflags = (uint32_t)osErrorParameter;
 80013dc:	f06f 0303 	mvn.w	r3, #3
 80013e0:	9303      	str	r3, [sp, #12]
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 80013e2:	9803      	ldr	r0, [sp, #12]
 80013e4:	b005      	add	sp, #20
 80013e6:	bd30      	pop	{r4, r5, pc}
 80013e8:	4604      	mov	r4, r0
    rflags = (uint32_t)osError;
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80013f0:	f3ef 8305 	mrs	r3, IPSR
    if (IS_IRQ()) {
 80013f4:	b9ab      	cbnz	r3, 8001422 <osThreadFlagsSet+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013f6:	f3ef 8310 	mrs	r3, PRIMASK
 80013fa:	b913      	cbnz	r3, 8001402 <osThreadFlagsSet+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80013fc:	f3ef 8311 	mrs	r3, BASEPRI
 8001400:	b11b      	cbz	r3, 800140a <osThreadFlagsSet+0x3e>
 8001402:	4b17      	ldr	r3, [pc, #92]	; (8001460 <osThreadFlagsSet+0x94>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2b02      	cmp	r3, #2
 8001408:	d00b      	beq.n	8001422 <osThreadFlagsSet+0x56>
      (void)xTaskNotify (hTask, flags, eSetBits);
 800140a:	2300      	movs	r3, #0
 800140c:	2201      	movs	r2, #1
 800140e:	4620      	mov	r0, r4
 8001410:	f001 fa5e 	bl	80028d0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8001414:	ab03      	add	r3, sp, #12
 8001416:	2200      	movs	r2, #0
 8001418:	4611      	mov	r1, r2
 800141a:	4620      	mov	r0, r4
 800141c:	f001 fa58 	bl	80028d0 <xTaskGenericNotify>
 8001420:	e7df      	b.n	80013e2 <osThreadFlagsSet+0x16>
      yield = pdFALSE;
 8001422:	2500      	movs	r5, #0
 8001424:	9502      	str	r5, [sp, #8]
      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8001426:	ab02      	add	r3, sp, #8
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	462b      	mov	r3, r5
 800142c:	2201      	movs	r2, #1
 800142e:	4620      	mov	r0, r4
 8001430:	f001 fad6 	bl	80029e0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8001434:	9500      	str	r5, [sp, #0]
 8001436:	ab03      	add	r3, sp, #12
 8001438:	462a      	mov	r2, r5
 800143a:	4629      	mov	r1, r5
 800143c:	4620      	mov	r0, r4
 800143e:	f001 facf 	bl	80029e0 <xTaskGenericNotifyFromISR>
      portYIELD_FROM_ISR (yield);
 8001442:	9b02      	ldr	r3, [sp, #8]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0cc      	beq.n	80013e2 <osThreadFlagsSet+0x16>
 8001448:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800144c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001450:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001454:	f3bf 8f4f 	dsb	sy
 8001458:	f3bf 8f6f 	isb	sy
 800145c:	e7c1      	b.n	80013e2 <osThreadFlagsSet+0x16>
 800145e:	bf00      	nop
 8001460:	20000480 	.word	0x20000480

08001464 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8001464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001468:	b085      	sub	sp, #20
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800146a:	f3ef 8305 	mrs	r3, IPSR
 800146e:	9301      	str	r3, [sp, #4]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8001470:	2b00      	cmp	r3, #0
 8001472:	d14c      	bne.n	800150e <osThreadFlagsWait+0xaa>
 8001474:	4681      	mov	r9, r0
 8001476:	468a      	mov	sl, r1
 8001478:	4617      	mov	r7, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800147a:	f3ef 8310 	mrs	r3, PRIMASK
 800147e:	b913      	cbnz	r3, 8001486 <osThreadFlagsWait+0x22>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001480:	f3ef 8311 	mrs	r3, BASEPRI
 8001484:	b11b      	cbz	r3, 800148e <osThreadFlagsWait+0x2a>
 8001486:	4b29      	ldr	r3, [pc, #164]	; (800152c <osThreadFlagsWait+0xc8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b02      	cmp	r3, #2
 800148c:	d045      	beq.n	800151a <osThreadFlagsWait+0xb6>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800148e:	f1b9 0f00 	cmp.w	r9, #0
 8001492:	db45      	blt.n	8001520 <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8001494:	f01a 0f02 	tst.w	sl, #2
 8001498:	d007      	beq.n	80014aa <osThreadFlagsWait+0x46>
      clear = 0U;
 800149a:	f8dd 8004 	ldr.w	r8, [sp, #4]
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 800149e:	f000 ff0d 	bl	80022bc <xTaskGetTickCount>
 80014a2:	4683      	mov	fp, r0
    tout   = timeout;
 80014a4:	463e      	mov	r6, r7
    rflags = 0U;
 80014a6:	9d01      	ldr	r5, [sp, #4]
 80014a8:	e023      	b.n	80014f2 <osThreadFlagsWait+0x8e>
      clear = flags;
 80014aa:	46c8      	mov	r8, r9
 80014ac:	e7f7      	b.n	800149e <osThreadFlagsWait+0x3a>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 80014ae:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 80014b2:	9b03      	ldr	r3, [sp, #12]
 80014b4:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80014b6:	f01a 0f01 	tst.w	sl, #1
 80014ba:	d00d      	beq.n	80014d8 <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 80014bc:	ea39 0305 	bics.w	r3, r9, r5
 80014c0:	d027      	beq.n	8001512 <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 80014c2:	b387      	cbz	r7, 8001526 <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80014c4:	f000 fefa 	bl	80022bc <xTaskGetTickCount>
 80014c8:	eba0 030b 	sub.w	r3, r0, fp

        if (td > tout) {
 80014cc:	429e      	cmp	r6, r3
 80014ce:	d30b      	bcc.n	80014e8 <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 80014d0:	ebab 0000 	sub.w	r0, fp, r0
 80014d4:	4406      	add	r6, r0
 80014d6:	e00b      	b.n	80014f0 <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 80014d8:	ea19 0f05 	tst.w	r9, r5
 80014dc:	d119      	bne.n	8001512 <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 80014de:	2f00      	cmp	r7, #0
 80014e0:	d1f0      	bne.n	80014c4 <osThreadFlagsWait+0x60>
              rflags = (uint32_t)osErrorResource;
 80014e2:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 80014e6:	e014      	b.n	8001512 <osThreadFlagsWait+0xae>
          tout  = 0;
 80014e8:	9e01      	ldr	r6, [sp, #4]
 80014ea:	e001      	b.n	80014f0 <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 80014ec:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 80014f0:	b17c      	cbz	r4, 8001512 <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80014f2:	4633      	mov	r3, r6
 80014f4:	aa03      	add	r2, sp, #12
 80014f6:	4641      	mov	r1, r8
 80014f8:	2000      	movs	r0, #0
 80014fa:	f001 f995 	bl	8002828 <xTaskNotifyWait>
 80014fe:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 8001500:	2801      	cmp	r0, #1
 8001502:	d0d4      	beq.n	80014ae <osThreadFlagsWait+0x4a>
        if (timeout == 0) {
 8001504:	2f00      	cmp	r7, #0
 8001506:	d1f1      	bne.n	80014ec <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 8001508:	f06f 0502 	mvn.w	r5, #2
 800150c:	e7f0      	b.n	80014f0 <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 800150e:	f06f 0505 	mvn.w	r5, #5
}
 8001512:	4628      	mov	r0, r5
 8001514:	b005      	add	sp, #20
 8001516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 800151a:	f06f 0505 	mvn.w	r5, #5
 800151e:	e7f8      	b.n	8001512 <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 8001520:	f06f 0503 	mvn.w	r5, #3
 8001524:	e7f5      	b.n	8001512 <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 8001526:	f06f 0502 	mvn.w	r5, #2
 800152a:	e7f2      	b.n	8001512 <osThreadFlagsWait+0xae>
 800152c:	20000480 	.word	0x20000480

08001530 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 8001530:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001532:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8001536:	b983      	cbnz	r3, 800155a <osDelay+0x2a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001538:	f3ef 8310 	mrs	r3, PRIMASK
 800153c:	b913      	cbnz	r3, 8001544 <osDelay+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800153e:	f3ef 8311 	mrs	r3, BASEPRI
 8001542:	b11b      	cbz	r3, 800154c <osDelay+0x1c>
 8001544:	4b08      	ldr	r3, [pc, #32]	; (8001568 <osDelay+0x38>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d009      	beq.n	8001560 <osDelay+0x30>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 800154c:	b908      	cbnz	r0, 8001552 <osDelay+0x22>
    stat = osOK;
 800154e:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8001550:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8001552:	f000 ffc1 	bl	80024d8 <vTaskDelay>
    stat = osOK;
 8001556:	2000      	movs	r0, #0
 8001558:	e7fa      	b.n	8001550 <osDelay+0x20>
    stat = osErrorISR;
 800155a:	f06f 0005 	mvn.w	r0, #5
 800155e:	e7f7      	b.n	8001550 <osDelay+0x20>
 8001560:	f06f 0005 	mvn.w	r0, #5
 8001564:	e7f4      	b.n	8001550 <osDelay+0x20>
 8001566:	bf00      	nop
 8001568:	20000480 	.word	0x20000480

0800156c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800156c:	b570      	push	{r4, r5, r6, lr}
 800156e:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001570:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8001574:	2b00      	cmp	r3, #0
 8001576:	d147      	bne.n	8001608 <osMessageQueueNew+0x9c>
 8001578:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800157a:	f3ef 8310 	mrs	r3, PRIMASK
 800157e:	b913      	cbnz	r3, 8001586 <osMessageQueueNew+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001580:	f3ef 8311 	mrs	r3, BASEPRI
 8001584:	b11b      	cbz	r3, 800158e <osMessageQueueNew+0x22>
 8001586:	4b25      	ldr	r3, [pc, #148]	; (800161c <osMessageQueueNew+0xb0>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b02      	cmp	r3, #2
 800158c:	d040      	beq.n	8001610 <osMessageQueueNew+0xa4>
 800158e:	1e0b      	subs	r3, r1, #0
 8001590:	bf18      	it	ne
 8001592:	2301      	movne	r3, #1
 8001594:	2800      	cmp	r0, #0
 8001596:	d03d      	beq.n	8001614 <osMessageQueueNew+0xa8>
 8001598:	2b00      	cmp	r3, #0
 800159a:	d03b      	beq.n	8001614 <osMessageQueueNew+0xa8>
    mem = -1;

    if (attr != NULL) {
 800159c:	b36c      	cbz	r4, 80015fa <osMessageQueueNew+0x8e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800159e:	68a3      	ldr	r3, [r4, #8]
 80015a0:	b14b      	cbz	r3, 80015b6 <osMessageQueueNew+0x4a>
 80015a2:	68e2      	ldr	r2, [r4, #12]
 80015a4:	2a4f      	cmp	r2, #79	; 0x4f
 80015a6:	d906      	bls.n	80015b6 <osMessageQueueNew+0x4a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80015a8:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80015aa:	b122      	cbz	r2, 80015b6 <osMessageQueueNew+0x4a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80015ac:	fb01 f500 	mul.w	r5, r1, r0
 80015b0:	6966      	ldr	r6, [r4, #20]
 80015b2:	42ae      	cmp	r6, r5
 80015b4:	d21b      	bcs.n	80015ee <osMessageQueueNew+0x82>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80015b6:	b173      	cbz	r3, 80015d6 <osMessageQueueNew+0x6a>
    mem = -1;
 80015b8:	f04f 33ff 	mov.w	r3, #4294967295

    if (mem == 1) {
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
    }
    else {
      if (mem == 0) {
 80015bc:	bb63      	cbnz	r3, 8001618 <osMessageQueueNew+0xac>
        hQueue = xQueueCreate (msg_count, msg_size);
 80015be:	2200      	movs	r2, #0
 80015c0:	f000 f9e3 	bl	800198a <xQueueGenericCreate>
 80015c4:	4605      	mov	r5, r0
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80015c6:	b305      	cbz	r5, 800160a <osMessageQueueNew+0x9e>
      if (attr != NULL) {
 80015c8:	b104      	cbz	r4, 80015cc <osMessageQueueNew+0x60>
        name = attr->name;
 80015ca:	6824      	ldr	r4, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 80015cc:	4621      	mov	r1, r4
 80015ce:	4628      	mov	r0, r5
 80015d0:	f000 fbf4 	bl	8001dbc <vQueueAddToRegistry>
 80015d4:	e019      	b.n	800160a <osMessageQueueNew+0x9e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80015d6:	68e3      	ldr	r3, [r4, #12]
 80015d8:	b98b      	cbnz	r3, 80015fe <osMessageQueueNew+0x92>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80015da:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80015dc:	b113      	cbz	r3, 80015e4 <osMessageQueueNew+0x78>
    mem = -1;
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
 80015e2:	e7eb      	b.n	80015bc <osMessageQueueNew+0x50>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80015e4:	6963      	ldr	r3, [r4, #20]
 80015e6:	b16b      	cbz	r3, 8001604 <osMessageQueueNew+0x98>
    mem = -1;
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ec:	e7e6      	b.n	80015bc <osMessageQueueNew+0x50>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80015ee:	2500      	movs	r5, #0
 80015f0:	9500      	str	r5, [sp, #0]
 80015f2:	f000 f96d 	bl	80018d0 <xQueueGenericCreateStatic>
 80015f6:	4605      	mov	r5, r0
 80015f8:	e7e5      	b.n	80015c6 <osMessageQueueNew+0x5a>
      mem = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e7de      	b.n	80015bc <osMessageQueueNew+0x50>
    mem = -1;
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001602:	e7db      	b.n	80015bc <osMessageQueueNew+0x50>
          mem = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	e7d9      	b.n	80015bc <osMessageQueueNew+0x50>
  hQueue = NULL;
 8001608:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 800160a:	4628      	mov	r0, r5
 800160c:	b002      	add	sp, #8
 800160e:	bd70      	pop	{r4, r5, r6, pc}
  hQueue = NULL;
 8001610:	2500      	movs	r5, #0
 8001612:	e7fa      	b.n	800160a <osMessageQueueNew+0x9e>
 8001614:	2500      	movs	r5, #0
 8001616:	e7f8      	b.n	800160a <osMessageQueueNew+0x9e>
 8001618:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 800161a:	e7f6      	b.n	800160a <osMessageQueueNew+0x9e>
 800161c:	20000480 	.word	0x20000480

08001620 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001620:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001622:	4b05      	ldr	r3, [pc, #20]	; (8001638 <vApplicationGetIdleTaskMemory+0x18>)
 8001624:	1d1c      	adds	r4, r3, #4
 8001626:	6004      	str	r4, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001628:	3360      	adds	r3, #96	; 0x60
 800162a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800162c:	2380      	movs	r3, #128	; 0x80
 800162e:	6013      	str	r3, [r2, #0]
}
 8001630:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000480 	.word	0x20000480

0800163c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800163c:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <vApplicationGetTimerTaskMemory+0x1c>)
 8001640:	f503 7418 	add.w	r4, r3, #608	; 0x260
 8001644:	6004      	str	r4, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001646:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800164a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800164c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001650:	6013      	str	r3, [r2, #0]
}
 8001652:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	20000480 	.word	0x20000480

0800165c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800165c:	f100 0308 	add.w	r3, r0, #8
 8001660:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001662:	f04f 32ff 	mov.w	r2, #4294967295
 8001666:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001668:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800166a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800166c:	2300      	movs	r3, #0
 800166e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001670:	4770      	bx	lr

08001672 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001672:	2300      	movs	r3, #0
 8001674:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001676:	4770      	bx	lr

08001678 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001678:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800167a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800167c:	689a      	ldr	r2, [r3, #8]
 800167e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001680:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001682:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001684:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001686:	6803      	ldr	r3, [r0, #0]
 8001688:	3301      	adds	r3, #1
 800168a:	6003      	str	r3, [r0, #0]
}
 800168c:	4770      	bx	lr

0800168e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800168e:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001690:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001692:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001696:	d011      	beq.n	80016bc <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001698:	f100 0308 	add.w	r3, r0, #8
 800169c:	461c      	mov	r4, r3
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	42aa      	cmp	r2, r5
 80016a4:	d9fa      	bls.n	800169c <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80016a6:	6863      	ldr	r3, [r4, #4]
 80016a8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80016aa:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80016ac:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80016ae:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80016b0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80016b2:	6803      	ldr	r3, [r0, #0]
 80016b4:	3301      	adds	r3, #1
 80016b6:	6003      	str	r3, [r0, #0]
}
 80016b8:	bc30      	pop	{r4, r5}
 80016ba:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80016bc:	6904      	ldr	r4, [r0, #16]
 80016be:	e7f2      	b.n	80016a6 <vListInsert+0x18>

080016c0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80016c0:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80016c2:	6841      	ldr	r1, [r0, #4]
 80016c4:	6882      	ldr	r2, [r0, #8]
 80016c6:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80016c8:	6841      	ldr	r1, [r0, #4]
 80016ca:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80016cc:	685a      	ldr	r2, [r3, #4]
 80016ce:	4282      	cmp	r2, r0
 80016d0:	d006      	beq.n	80016e0 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80016d2:	2200      	movs	r2, #0
 80016d4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	3a01      	subs	r2, #1
 80016da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80016dc:	6818      	ldr	r0, [r3, #0]
}
 80016de:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80016e0:	6882      	ldr	r2, [r0, #8]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	e7f5      	b.n	80016d2 <uxListRemove+0x12>

080016e6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80016e6:	b510      	push	{r4, lr}
 80016e8:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80016ea:	f001 fcc3 	bl	8003074 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80016ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80016f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d004      	beq.n	8001700 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 80016f6:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 80016f8:	f001 fce2 	bl	80030c0 <vPortExitCritical>

	return xReturn;
}
 80016fc:	4620      	mov	r0, r4
 80016fe:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8001700:	2401      	movs	r4, #1
 8001702:	e7f9      	b.n	80016f8 <prvIsQueueFull+0x12>

08001704 <prvIsQueueEmpty>:
{
 8001704:	b510      	push	{r4, lr}
 8001706:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001708:	f001 fcb4 	bl	8003074 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800170c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800170e:	b923      	cbnz	r3, 800171a <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8001710:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8001712:	f001 fcd5 	bl	80030c0 <vPortExitCritical>
}
 8001716:	4620      	mov	r0, r4
 8001718:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 800171a:	2400      	movs	r4, #0
 800171c:	e7f9      	b.n	8001712 <prvIsQueueEmpty+0xe>

0800171e <prvCopyDataToQueue>:
{
 800171e:	b570      	push	{r4, r5, r6, lr}
 8001720:	4604      	mov	r4, r0
 8001722:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001724:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001726:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001728:	b95a      	cbnz	r2, 8001742 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800172a:	6803      	ldr	r3, [r0, #0]
 800172c:	b11b      	cbz	r3, 8001736 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 800172e:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001730:	3601      	adds	r6, #1
 8001732:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8001734:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001736:	6880      	ldr	r0, [r0, #8]
 8001738:	f001 f828 	bl	800278c <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800173c:	2300      	movs	r3, #0
 800173e:	60a3      	str	r3, [r4, #8]
 8001740:	e7f6      	b.n	8001730 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8001742:	b96d      	cbnz	r5, 8001760 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001744:	6840      	ldr	r0, [r0, #4]
 8001746:	f007 f852 	bl	80087ee <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800174a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800174c:	6863      	ldr	r3, [r4, #4]
 800174e:	4413      	add	r3, r2
 8001750:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001752:	68a2      	ldr	r2, [r4, #8]
 8001754:	4293      	cmp	r3, r2
 8001756:	d319      	bcc.n	800178c <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001758:	6823      	ldr	r3, [r4, #0]
 800175a:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 800175c:	4628      	mov	r0, r5
 800175e:	e7e7      	b.n	8001730 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001760:	68c0      	ldr	r0, [r0, #12]
 8001762:	f007 f844 	bl	80087ee <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001766:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001768:	4251      	negs	r1, r2
 800176a:	68e3      	ldr	r3, [r4, #12]
 800176c:	1a9b      	subs	r3, r3, r2
 800176e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001770:	6822      	ldr	r2, [r4, #0]
 8001772:	4293      	cmp	r3, r2
 8001774:	d202      	bcs.n	800177c <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001776:	68a3      	ldr	r3, [r4, #8]
 8001778:	440b      	add	r3, r1
 800177a:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800177c:	2d02      	cmp	r5, #2
 800177e:	d001      	beq.n	8001784 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8001780:	2000      	movs	r0, #0
 8001782:	e7d5      	b.n	8001730 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001784:	b126      	cbz	r6, 8001790 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8001786:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8001788:	2000      	movs	r0, #0
 800178a:	e7d1      	b.n	8001730 <prvCopyDataToQueue+0x12>
 800178c:	4628      	mov	r0, r5
 800178e:	e7cf      	b.n	8001730 <prvCopyDataToQueue+0x12>
 8001790:	2000      	movs	r0, #0
 8001792:	e7cd      	b.n	8001730 <prvCopyDataToQueue+0x12>

08001794 <prvCopyDataFromQueue>:
{
 8001794:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001796:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001798:	b16a      	cbz	r2, 80017b6 <prvCopyDataFromQueue+0x22>
{
 800179a:	b510      	push	{r4, lr}
 800179c:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800179e:	68d9      	ldr	r1, [r3, #12]
 80017a0:	4411      	add	r1, r2
 80017a2:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80017a4:	689c      	ldr	r4, [r3, #8]
 80017a6:	42a1      	cmp	r1, r4
 80017a8:	d301      	bcc.n	80017ae <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80017aa:	6819      	ldr	r1, [r3, #0]
 80017ac:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80017ae:	68d9      	ldr	r1, [r3, #12]
 80017b0:	f007 f81d 	bl	80087ee <memcpy>
}
 80017b4:	bd10      	pop	{r4, pc}
 80017b6:	4770      	bx	lr

080017b8 <prvUnlockQueue>:
{
 80017b8:	b538      	push	{r3, r4, r5, lr}
 80017ba:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 80017bc:	f001 fc5a 	bl	8003074 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80017c0:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 80017c4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80017c6:	e001      	b.n	80017cc <prvUnlockQueue+0x14>
			--cTxLock;
 80017c8:	3c01      	subs	r4, #1
 80017ca:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80017cc:	2c00      	cmp	r4, #0
 80017ce:	dd0a      	ble.n	80017e6 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80017d0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80017d2:	b143      	cbz	r3, 80017e6 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80017d4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80017d8:	f000 ff2a 	bl	8002630 <xTaskRemoveFromEventList>
 80017dc:	2800      	cmp	r0, #0
 80017de:	d0f3      	beq.n	80017c8 <prvUnlockQueue+0x10>
						vTaskMissedYield();
 80017e0:	f000 ffbc 	bl	800275c <vTaskMissedYield>
 80017e4:	e7f0      	b.n	80017c8 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 80017e6:	23ff      	movs	r3, #255	; 0xff
 80017e8:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 80017ec:	f001 fc68 	bl	80030c0 <vPortExitCritical>
	taskENTER_CRITICAL();
 80017f0:	f001 fc40 	bl	8003074 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80017f4:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 80017f8:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80017fa:	e001      	b.n	8001800 <prvUnlockQueue+0x48>
				--cRxLock;
 80017fc:	3c01      	subs	r4, #1
 80017fe:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001800:	2c00      	cmp	r4, #0
 8001802:	dd0a      	ble.n	800181a <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001804:	692b      	ldr	r3, [r5, #16]
 8001806:	b143      	cbz	r3, 800181a <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001808:	f105 0010 	add.w	r0, r5, #16
 800180c:	f000 ff10 	bl	8002630 <xTaskRemoveFromEventList>
 8001810:	2800      	cmp	r0, #0
 8001812:	d0f3      	beq.n	80017fc <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8001814:	f000 ffa2 	bl	800275c <vTaskMissedYield>
 8001818:	e7f0      	b.n	80017fc <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 800181a:	23ff      	movs	r3, #255	; 0xff
 800181c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8001820:	f001 fc4e 	bl	80030c0 <vPortExitCritical>
}
 8001824:	bd38      	pop	{r3, r4, r5, pc}

08001826 <xQueueGenericReset>:
{
 8001826:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8001828:	b1e0      	cbz	r0, 8001864 <xQueueGenericReset+0x3e>
 800182a:	460d      	mov	r5, r1
 800182c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800182e:	f001 fc21 	bl	8003074 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001836:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001838:	fb01 3002 	mla	r0, r1, r2, r3
 800183c:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800183e:	2000      	movs	r0, #0
 8001840:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001842:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001844:	3a01      	subs	r2, #1
 8001846:	fb02 3301 	mla	r3, r2, r1, r3
 800184a:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800184c:	23ff      	movs	r3, #255	; 0xff
 800184e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001852:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8001856:	bb0d      	cbnz	r5, 800189c <xQueueGenericReset+0x76>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001858:	6923      	ldr	r3, [r4, #16]
 800185a:	b973      	cbnz	r3, 800187a <xQueueGenericReset+0x54>
	taskEXIT_CRITICAL();
 800185c:	f001 fc30 	bl	80030c0 <vPortExitCritical>
}
 8001860:	2001      	movs	r0, #1
 8001862:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001868:	b672      	cpsid	i
 800186a:	f383 8811 	msr	BASEPRI, r3
 800186e:	f3bf 8f6f 	isb	sy
 8001872:	f3bf 8f4f 	dsb	sy
 8001876:	b662      	cpsie	i
	configASSERT( pxQueue );
 8001878:	e7fe      	b.n	8001878 <xQueueGenericReset+0x52>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800187a:	f104 0010 	add.w	r0, r4, #16
 800187e:	f000 fed7 	bl	8002630 <xTaskRemoveFromEventList>
 8001882:	2800      	cmp	r0, #0
 8001884:	d0ea      	beq.n	800185c <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8001886:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800188a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800188e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001892:	f3bf 8f4f 	dsb	sy
 8001896:	f3bf 8f6f 	isb	sy
 800189a:	e7df      	b.n	800185c <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800189c:	f104 0010 	add.w	r0, r4, #16
 80018a0:	f7ff fedc 	bl	800165c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80018a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80018a8:	f7ff fed8 	bl	800165c <vListInitialise>
 80018ac:	e7d6      	b.n	800185c <xQueueGenericReset+0x36>

080018ae <prvInitialiseNewQueue>:
{
 80018ae:	b538      	push	{r3, r4, r5, lr}
 80018b0:	461d      	mov	r5, r3
 80018b2:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80018b4:	460b      	mov	r3, r1
 80018b6:	b949      	cbnz	r1, 80018cc <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80018b8:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80018ba:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80018bc:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80018be:	2101      	movs	r1, #1
 80018c0:	4620      	mov	r0, r4
 80018c2:	f7ff ffb0 	bl	8001826 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80018c6:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 80018ca:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80018cc:	6022      	str	r2, [r4, #0]
 80018ce:	e7f4      	b.n	80018ba <prvInitialiseNewQueue+0xc>

080018d0 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80018d0:	b950      	cbnz	r0, 80018e8 <xQueueGenericCreateStatic+0x18>
 80018d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d6:	b672      	cpsid	i
 80018d8:	f383 8811 	msr	BASEPRI, r3
 80018dc:	f3bf 8f6f 	isb	sy
 80018e0:	f3bf 8f4f 	dsb	sy
 80018e4:	b662      	cpsie	i
 80018e6:	e7fe      	b.n	80018e6 <xQueueGenericCreateStatic+0x16>
	{
 80018e8:	b510      	push	{r4, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	461c      	mov	r4, r3
		configASSERT( pxStaticQueue != NULL );
 80018ee:	b193      	cbz	r3, 8001916 <xQueueGenericCreateStatic+0x46>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80018f0:	1e0b      	subs	r3, r1, #0
 80018f2:	bf18      	it	ne
 80018f4:	2301      	movne	r3, #1
 80018f6:	2a00      	cmp	r2, #0
 80018f8:	bf08      	it	eq
 80018fa:	f043 0301 	orreq.w	r3, r3, #1
 80018fe:	b9ab      	cbnz	r3, 800192c <xQueueGenericCreateStatic+0x5c>
 8001900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001904:	b672      	cpsid	i
 8001906:	f383 8811 	msr	BASEPRI, r3
 800190a:	f3bf 8f6f 	isb	sy
 800190e:	f3bf 8f4f 	dsb	sy
 8001912:	b662      	cpsie	i
 8001914:	e7fe      	b.n	8001914 <xQueueGenericCreateStatic+0x44>
 8001916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800191a:	b672      	cpsid	i
 800191c:	f383 8811 	msr	BASEPRI, r3
 8001920:	f3bf 8f6f 	isb	sy
 8001924:	f3bf 8f4f 	dsb	sy
 8001928:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 800192a:	e7fe      	b.n	800192a <xQueueGenericCreateStatic+0x5a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800192c:	fab1 f381 	clz	r3, r1
 8001930:	095b      	lsrs	r3, r3, #5
 8001932:	2a00      	cmp	r2, #0
 8001934:	bf18      	it	ne
 8001936:	f043 0301 	orrne.w	r3, r3, #1
 800193a:	b953      	cbnz	r3, 8001952 <xQueueGenericCreateStatic+0x82>
 800193c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001940:	b672      	cpsid	i
 8001942:	f383 8811 	msr	BASEPRI, r3
 8001946:	f3bf 8f6f 	isb	sy
 800194a:	f3bf 8f4f 	dsb	sy
 800194e:	b662      	cpsie	i
 8001950:	e7fe      	b.n	8001950 <xQueueGenericCreateStatic+0x80>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001952:	2350      	movs	r3, #80	; 0x50
 8001954:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001956:	9b03      	ldr	r3, [sp, #12]
 8001958:	2b50      	cmp	r3, #80	; 0x50
 800195a:	d00a      	beq.n	8001972 <xQueueGenericCreateStatic+0xa2>
 800195c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001960:	b672      	cpsid	i
 8001962:	f383 8811 	msr	BASEPRI, r3
 8001966:	f3bf 8f6f 	isb	sy
 800196a:	f3bf 8f4f 	dsb	sy
 800196e:	b662      	cpsie	i
 8001970:	e7fe      	b.n	8001970 <xQueueGenericCreateStatic+0xa0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001972:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001974:	2301      	movs	r3, #1
 8001976:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800197a:	9400      	str	r4, [sp, #0]
 800197c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001980:	f7ff ff95 	bl	80018ae <prvInitialiseNewQueue>
	}
 8001984:	4620      	mov	r0, r4
 8001986:	b004      	add	sp, #16
 8001988:	bd10      	pop	{r4, pc}

0800198a <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800198a:	b950      	cbnz	r0, 80019a2 <xQueueGenericCreate+0x18>
 800198c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001990:	b672      	cpsid	i
 8001992:	f383 8811 	msr	BASEPRI, r3
 8001996:	f3bf 8f6f 	isb	sy
 800199a:	f3bf 8f4f 	dsb	sy
 800199e:	b662      	cpsie	i
 80019a0:	e7fe      	b.n	80019a0 <xQueueGenericCreate+0x16>
	{
 80019a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019a4:	b083      	sub	sp, #12
 80019a6:	460c      	mov	r4, r1
 80019a8:	4615      	mov	r5, r2
 80019aa:	4607      	mov	r7, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 80019ac:	b1a1      	cbz	r1, 80019d8 <xQueueGenericCreate+0x4e>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019ae:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80019b2:	3050      	adds	r0, #80	; 0x50
 80019b4:	f001 fce8 	bl	8003388 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80019b8:	4606      	mov	r6, r0
 80019ba:	b150      	cbz	r0, 80019d2 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80019bc:	2300      	movs	r3, #0
 80019be:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80019c2:	9000      	str	r0, [sp, #0]
 80019c4:	462b      	mov	r3, r5
 80019c6:	f100 0250 	add.w	r2, r0, #80	; 0x50
 80019ca:	4621      	mov	r1, r4
 80019cc:	4638      	mov	r0, r7
 80019ce:	f7ff ff6e 	bl	80018ae <prvInitialiseNewQueue>
	}
 80019d2:	4630      	mov	r0, r6
 80019d4:	b003      	add	sp, #12
 80019d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xQueueSizeInBytes = ( size_t ) 0;
 80019d8:	4608      	mov	r0, r1
 80019da:	e7ea      	b.n	80019b2 <xQueueGenericCreate+0x28>

080019dc <xQueueGenericSend>:
{
 80019dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019de:	b085      	sub	sp, #20
 80019e0:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80019e2:	b198      	cbz	r0, 8001a0c <xQueueGenericSend+0x30>
 80019e4:	460f      	mov	r7, r1
 80019e6:	461d      	mov	r5, r3
 80019e8:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80019ea:	b1d1      	cbz	r1, 8001a22 <xQueueGenericSend+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80019ec:	2d02      	cmp	r5, #2
 80019ee:	d126      	bne.n	8001a3e <xQueueGenericSend+0x62>
 80019f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d023      	beq.n	8001a3e <xQueueGenericSend+0x62>
 80019f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019fa:	b672      	cpsid	i
 80019fc:	f383 8811 	msr	BASEPRI, r3
 8001a00:	f3bf 8f6f 	isb	sy
 8001a04:	f3bf 8f4f 	dsb	sy
 8001a08:	b662      	cpsie	i
 8001a0a:	e7fe      	b.n	8001a0a <xQueueGenericSend+0x2e>
 8001a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a10:	b672      	cpsid	i
 8001a12:	f383 8811 	msr	BASEPRI, r3
 8001a16:	f3bf 8f6f 	isb	sy
 8001a1a:	f3bf 8f4f 	dsb	sy
 8001a1e:	b662      	cpsie	i
	configASSERT( pxQueue );
 8001a20:	e7fe      	b.n	8001a20 <xQueueGenericSend+0x44>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a22:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0e1      	beq.n	80019ec <xQueueGenericSend+0x10>
 8001a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a2c:	b672      	cpsid	i
 8001a2e:	f383 8811 	msr	BASEPRI, r3
 8001a32:	f3bf 8f6f 	isb	sy
 8001a36:	f3bf 8f4f 	dsb	sy
 8001a3a:	b662      	cpsie	i
 8001a3c:	e7fe      	b.n	8001a3c <xQueueGenericSend+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a3e:	f000 fe95 	bl	800276c <xTaskGetSchedulerState>
 8001a42:	4606      	mov	r6, r0
 8001a44:	b968      	cbnz	r0, 8001a62 <xQueueGenericSend+0x86>
 8001a46:	9b01      	ldr	r3, [sp, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d04a      	beq.n	8001ae2 <xQueueGenericSend+0x106>
 8001a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a50:	b672      	cpsid	i
 8001a52:	f383 8811 	msr	BASEPRI, r3
 8001a56:	f3bf 8f6f 	isb	sy
 8001a5a:	f3bf 8f4f 	dsb	sy
 8001a5e:	b662      	cpsie	i
 8001a60:	e7fe      	b.n	8001a60 <xQueueGenericSend+0x84>
 8001a62:	2600      	movs	r6, #0
 8001a64:	e03d      	b.n	8001ae2 <xQueueGenericSend+0x106>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001a66:	462a      	mov	r2, r5
 8001a68:	4639      	mov	r1, r7
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	f7ff fe57 	bl	800171e <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001a70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a72:	b97b      	cbnz	r3, 8001a94 <xQueueGenericSend+0xb8>
					else if( xYieldRequired != pdFALSE )
 8001a74:	b148      	cbz	r0, 8001a8a <xQueueGenericSend+0xae>
						queueYIELD_IF_USING_PREEMPTION();
 8001a76:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a7e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001a82:	f3bf 8f4f 	dsb	sy
 8001a86:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8001a8a:	f001 fb19 	bl	80030c0 <vPortExitCritical>
				return pdPASS;
 8001a8e:	2001      	movs	r0, #1
}
 8001a90:	b005      	add	sp, #20
 8001a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001a94:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001a98:	f000 fdca 	bl	8002630 <xTaskRemoveFromEventList>
 8001a9c:	2800      	cmp	r0, #0
 8001a9e:	d0f4      	beq.n	8001a8a <xQueueGenericSend+0xae>
							queueYIELD_IF_USING_PREEMPTION();
 8001aa0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001aa8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001aac:	f3bf 8f4f 	dsb	sy
 8001ab0:	f3bf 8f6f 	isb	sy
 8001ab4:	e7e9      	b.n	8001a8a <xQueueGenericSend+0xae>
					taskEXIT_CRITICAL();
 8001ab6:	f001 fb03 	bl	80030c0 <vPortExitCritical>
					return errQUEUE_FULL;
 8001aba:	2000      	movs	r0, #0
 8001abc:	e7e8      	b.n	8001a90 <xQueueGenericSend+0xb4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001abe:	a802      	add	r0, sp, #8
 8001ac0:	f000 fdfc 	bl	80026bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001ac4:	2601      	movs	r6, #1
 8001ac6:	e019      	b.n	8001afc <xQueueGenericSend+0x120>
		prvLockQueue( pxQueue );
 8001ac8:	2300      	movs	r3, #0
 8001aca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001ace:	e021      	b.n	8001b14 <xQueueGenericSend+0x138>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001ad6:	e023      	b.n	8001b20 <xQueueGenericSend+0x144>
				prvUnlockQueue( pxQueue );
 8001ad8:	4620      	mov	r0, r4
 8001ada:	f7ff fe6d 	bl	80017b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001ade:	f000 fc81 	bl	80023e4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8001ae2:	f001 fac7 	bl	8003074 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ae6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001ae8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d3bb      	bcc.n	8001a66 <xQueueGenericSend+0x8a>
 8001aee:	2d02      	cmp	r5, #2
 8001af0:	d0b9      	beq.n	8001a66 <xQueueGenericSend+0x8a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001af2:	9b01      	ldr	r3, [sp, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0de      	beq.n	8001ab6 <xQueueGenericSend+0xda>
				else if( xEntryTimeSet == pdFALSE )
 8001af8:	2e00      	cmp	r6, #0
 8001afa:	d0e0      	beq.n	8001abe <xQueueGenericSend+0xe2>
		taskEXIT_CRITICAL();
 8001afc:	f001 fae0 	bl	80030c0 <vPortExitCritical>
		vTaskSuspendAll();
 8001b00:	f000 fbd2 	bl	80022a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001b04:	f001 fab6 	bl	8003074 <vPortEnterCritical>
 8001b08:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8001b0c:	b252      	sxtb	r2, r2
 8001b0e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8001b12:	d0d9      	beq.n	8001ac8 <xQueueGenericSend+0xec>
 8001b14:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8001b18:	b252      	sxtb	r2, r2
 8001b1a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8001b1e:	d0d7      	beq.n	8001ad0 <xQueueGenericSend+0xf4>
 8001b20:	f001 face 	bl	80030c0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001b24:	a901      	add	r1, sp, #4
 8001b26:	a802      	add	r0, sp, #8
 8001b28:	f000 fdd2 	bl	80026d0 <xTaskCheckForTimeOut>
 8001b2c:	b9d8      	cbnz	r0, 8001b66 <xQueueGenericSend+0x18a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001b2e:	4620      	mov	r0, r4
 8001b30:	f7ff fdd9 	bl	80016e6 <prvIsQueueFull>
 8001b34:	2800      	cmp	r0, #0
 8001b36:	d0cf      	beq.n	8001ad8 <xQueueGenericSend+0xfc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001b38:	9901      	ldr	r1, [sp, #4]
 8001b3a:	f104 0010 	add.w	r0, r4, #16
 8001b3e:	f000 fd3b 	bl	80025b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001b42:	4620      	mov	r0, r4
 8001b44:	f7ff fe38 	bl	80017b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001b48:	f000 fc4c 	bl	80023e4 <xTaskResumeAll>
 8001b4c:	2800      	cmp	r0, #0
 8001b4e:	d1c8      	bne.n	8001ae2 <xQueueGenericSend+0x106>
					portYIELD_WITHIN_API();
 8001b50:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001b54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b58:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001b5c:	f3bf 8f4f 	dsb	sy
 8001b60:	f3bf 8f6f 	isb	sy
 8001b64:	e7bd      	b.n	8001ae2 <xQueueGenericSend+0x106>
			prvUnlockQueue( pxQueue );
 8001b66:	4620      	mov	r0, r4
 8001b68:	f7ff fe26 	bl	80017b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b6c:	f000 fc3a 	bl	80023e4 <xTaskResumeAll>
			return errQUEUE_FULL;
 8001b70:	2000      	movs	r0, #0
 8001b72:	e78d      	b.n	8001a90 <xQueueGenericSend+0xb4>

08001b74 <xQueueGenericSendFromISR>:
{
 8001b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8001b78:	b1a0      	cbz	r0, 8001ba4 <xQueueGenericSendFromISR+0x30>
 8001b7a:	460f      	mov	r7, r1
 8001b7c:	4616      	mov	r6, r2
 8001b7e:	461c      	mov	r4, r3
 8001b80:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b82:	b1d1      	cbz	r1, 8001bba <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b84:	2c02      	cmp	r4, #2
 8001b86:	d126      	bne.n	8001bd6 <xQueueGenericSendFromISR+0x62>
 8001b88:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d023      	beq.n	8001bd6 <xQueueGenericSendFromISR+0x62>
 8001b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b92:	b672      	cpsid	i
 8001b94:	f383 8811 	msr	BASEPRI, r3
 8001b98:	f3bf 8f6f 	isb	sy
 8001b9c:	f3bf 8f4f 	dsb	sy
 8001ba0:	b662      	cpsie	i
 8001ba2:	e7fe      	b.n	8001ba2 <xQueueGenericSendFromISR+0x2e>
 8001ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba8:	b672      	cpsid	i
 8001baa:	f383 8811 	msr	BASEPRI, r3
 8001bae:	f3bf 8f6f 	isb	sy
 8001bb2:	f3bf 8f4f 	dsb	sy
 8001bb6:	b662      	cpsie	i
	configASSERT( pxQueue );
 8001bb8:	e7fe      	b.n	8001bb8 <xQueueGenericSendFromISR+0x44>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001bba:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d0e1      	beq.n	8001b84 <xQueueGenericSendFromISR+0x10>
 8001bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bc4:	b672      	cpsid	i
 8001bc6:	f383 8811 	msr	BASEPRI, r3
 8001bca:	f3bf 8f6f 	isb	sy
 8001bce:	f3bf 8f4f 	dsb	sy
 8001bd2:	b662      	cpsie	i
 8001bd4:	e7fe      	b.n	8001bd4 <xQueueGenericSendFromISR+0x60>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001bd6:	f001 fb51 	bl	800327c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001bda:	f3ef 8811 	mrs	r8, BASEPRI
 8001bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001be2:	b672      	cpsid	i
 8001be4:	f383 8811 	msr	BASEPRI, r3
 8001be8:	f3bf 8f6f 	isb	sy
 8001bec:	f3bf 8f4f 	dsb	sy
 8001bf0:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001bf2:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001bf4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d306      	bcc.n	8001c08 <xQueueGenericSendFromISR+0x94>
 8001bfa:	2c02      	cmp	r4, #2
 8001bfc:	d004      	beq.n	8001c08 <xQueueGenericSendFromISR+0x94>
			xReturn = errQUEUE_FULL;
 8001bfe:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001c00:	f388 8811 	msr	BASEPRI, r8
}
 8001c04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8001c08:	f895 9045 	ldrb.w	r9, [r5, #69]	; 0x45
 8001c0c:	fa4f f989 	sxtb.w	r9, r9
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001c10:	4622      	mov	r2, r4
 8001c12:	4639      	mov	r1, r7
 8001c14:	4628      	mov	r0, r5
 8001c16:	f7ff fd82 	bl	800171e <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8001c1a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8001c1e:	d006      	beq.n	8001c2e <xQueueGenericSendFromISR+0xba>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001c20:	f109 0301 	add.w	r3, r9, #1
 8001c24:	b25b      	sxtb	r3, r3
 8001c26:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	e7e8      	b.n	8001c00 <xQueueGenericSendFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001c2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001c30:	b90b      	cbnz	r3, 8001c36 <xQueueGenericSendFromISR+0xc2>
			xReturn = pdPASS;
 8001c32:	2001      	movs	r0, #1
 8001c34:	e7e4      	b.n	8001c00 <xQueueGenericSendFromISR+0x8c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c36:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001c3a:	f000 fcf9 	bl	8002630 <xTaskRemoveFromEventList>
 8001c3e:	b118      	cbz	r0, 8001c48 <xQueueGenericSendFromISR+0xd4>
							if( pxHigherPriorityTaskWoken != NULL )
 8001c40:	b126      	cbz	r6, 8001c4c <xQueueGenericSendFromISR+0xd8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001c42:	2001      	movs	r0, #1
 8001c44:	6030      	str	r0, [r6, #0]
 8001c46:	e7db      	b.n	8001c00 <xQueueGenericSendFromISR+0x8c>
			xReturn = pdPASS;
 8001c48:	2001      	movs	r0, #1
 8001c4a:	e7d9      	b.n	8001c00 <xQueueGenericSendFromISR+0x8c>
 8001c4c:	2001      	movs	r0, #1
 8001c4e:	e7d7      	b.n	8001c00 <xQueueGenericSendFromISR+0x8c>

08001c50 <xQueueReceive>:
{
 8001c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c52:	b085      	sub	sp, #20
 8001c54:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8001c56:	b1a0      	cbz	r0, 8001c82 <xQueueReceive+0x32>
 8001c58:	460f      	mov	r7, r1
 8001c5a:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c5c:	b1e1      	cbz	r1, 8001c98 <xQueueReceive+0x48>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001c5e:	f000 fd85 	bl	800276c <xTaskGetSchedulerState>
 8001c62:	4606      	mov	r6, r0
 8001c64:	bb30      	cbnz	r0, 8001cb4 <xQueueReceive+0x64>
 8001c66:	9b01      	ldr	r3, [sp, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d064      	beq.n	8001d36 <xQueueReceive+0xe6>
	__asm volatile
 8001c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c70:	b672      	cpsid	i
 8001c72:	f383 8811 	msr	BASEPRI, r3
 8001c76:	f3bf 8f6f 	isb	sy
 8001c7a:	f3bf 8f4f 	dsb	sy
 8001c7e:	b662      	cpsie	i
 8001c80:	e7fe      	b.n	8001c80 <xQueueReceive+0x30>
 8001c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c86:	b672      	cpsid	i
 8001c88:	f383 8811 	msr	BASEPRI, r3
 8001c8c:	f3bf 8f6f 	isb	sy
 8001c90:	f3bf 8f4f 	dsb	sy
 8001c94:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8001c96:	e7fe      	b.n	8001c96 <xQueueReceive+0x46>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c98:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d0df      	beq.n	8001c5e <xQueueReceive+0xe>
 8001c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ca2:	b672      	cpsid	i
 8001ca4:	f383 8811 	msr	BASEPRI, r3
 8001ca8:	f3bf 8f6f 	isb	sy
 8001cac:	f3bf 8f4f 	dsb	sy
 8001cb0:	b662      	cpsie	i
 8001cb2:	e7fe      	b.n	8001cb2 <xQueueReceive+0x62>
 8001cb4:	2600      	movs	r6, #0
 8001cb6:	e03e      	b.n	8001d36 <xQueueReceive+0xe6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001cb8:	4639      	mov	r1, r7
 8001cba:	4620      	mov	r0, r4
 8001cbc:	f7ff fd6a 	bl	8001794 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001cc0:	3d01      	subs	r5, #1
 8001cc2:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001cc4:	6923      	ldr	r3, [r4, #16]
 8001cc6:	b923      	cbnz	r3, 8001cd2 <xQueueReceive+0x82>
				taskEXIT_CRITICAL();
 8001cc8:	f001 f9fa 	bl	80030c0 <vPortExitCritical>
				return pdPASS;
 8001ccc:	2001      	movs	r0, #1
}
 8001cce:	b005      	add	sp, #20
 8001cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cd2:	f104 0010 	add.w	r0, r4, #16
 8001cd6:	f000 fcab 	bl	8002630 <xTaskRemoveFromEventList>
 8001cda:	2800      	cmp	r0, #0
 8001cdc:	d0f4      	beq.n	8001cc8 <xQueueReceive+0x78>
						queueYIELD_IF_USING_PREEMPTION();
 8001cde:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ce6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001cea:	f3bf 8f4f 	dsb	sy
 8001cee:	f3bf 8f6f 	isb	sy
 8001cf2:	e7e9      	b.n	8001cc8 <xQueueReceive+0x78>
					taskEXIT_CRITICAL();
 8001cf4:	f001 f9e4 	bl	80030c0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	e7e8      	b.n	8001cce <xQueueReceive+0x7e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001cfc:	a802      	add	r0, sp, #8
 8001cfe:	f000 fcdd 	bl	80026bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001d02:	2601      	movs	r6, #1
 8001d04:	e021      	b.n	8001d4a <xQueueReceive+0xfa>
		prvLockQueue( pxQueue );
 8001d06:	2300      	movs	r3, #0
 8001d08:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001d0c:	e029      	b.n	8001d62 <xQueueReceive+0x112>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001d14:	e02b      	b.n	8001d6e <xQueueReceive+0x11e>
				prvUnlockQueue( pxQueue );
 8001d16:	4620      	mov	r0, r4
 8001d18:	f7ff fd4e 	bl	80017b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001d1c:	f000 fb62 	bl	80023e4 <xTaskResumeAll>
 8001d20:	e009      	b.n	8001d36 <xQueueReceive+0xe6>
			prvUnlockQueue( pxQueue );
 8001d22:	4620      	mov	r0, r4
 8001d24:	f7ff fd48 	bl	80017b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001d28:	f000 fb5c 	bl	80023e4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f7ff fce9 	bl	8001704 <prvIsQueueEmpty>
 8001d32:	2800      	cmp	r0, #0
 8001d34:	d13f      	bne.n	8001db6 <xQueueReceive+0x166>
		taskENTER_CRITICAL();
 8001d36:	f001 f99d 	bl	8003074 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001d3a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001d3c:	2d00      	cmp	r5, #0
 8001d3e:	d1bb      	bne.n	8001cb8 <xQueueReceive+0x68>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d40:	9b01      	ldr	r3, [sp, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d0d6      	beq.n	8001cf4 <xQueueReceive+0xa4>
				else if( xEntryTimeSet == pdFALSE )
 8001d46:	2e00      	cmp	r6, #0
 8001d48:	d0d8      	beq.n	8001cfc <xQueueReceive+0xac>
		taskEXIT_CRITICAL();
 8001d4a:	f001 f9b9 	bl	80030c0 <vPortExitCritical>
		vTaskSuspendAll();
 8001d4e:	f000 faab 	bl	80022a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d52:	f001 f98f 	bl	8003074 <vPortEnterCritical>
 8001d56:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001d5a:	b25b      	sxtb	r3, r3
 8001d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d60:	d0d1      	beq.n	8001d06 <xQueueReceive+0xb6>
 8001d62:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d6c:	d0cf      	beq.n	8001d0e <xQueueReceive+0xbe>
 8001d6e:	f001 f9a7 	bl	80030c0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d72:	a901      	add	r1, sp, #4
 8001d74:	a802      	add	r0, sp, #8
 8001d76:	f000 fcab 	bl	80026d0 <xTaskCheckForTimeOut>
 8001d7a:	2800      	cmp	r0, #0
 8001d7c:	d1d1      	bne.n	8001d22 <xQueueReceive+0xd2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d7e:	4620      	mov	r0, r4
 8001d80:	f7ff fcc0 	bl	8001704 <prvIsQueueEmpty>
 8001d84:	2800      	cmp	r0, #0
 8001d86:	d0c6      	beq.n	8001d16 <xQueueReceive+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001d88:	9901      	ldr	r1, [sp, #4]
 8001d8a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001d8e:	f000 fc13 	bl	80025b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001d92:	4620      	mov	r0, r4
 8001d94:	f7ff fd10 	bl	80017b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001d98:	f000 fb24 	bl	80023e4 <xTaskResumeAll>
 8001d9c:	2800      	cmp	r0, #0
 8001d9e:	d1ca      	bne.n	8001d36 <xQueueReceive+0xe6>
					portYIELD_WITHIN_API();
 8001da0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001da4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001da8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001dac:	f3bf 8f4f 	dsb	sy
 8001db0:	f3bf 8f6f 	isb	sy
 8001db4:	e7bf      	b.n	8001d36 <xQueueReceive+0xe6>
				return errQUEUE_EMPTY;
 8001db6:	2000      	movs	r0, #0
 8001db8:	e789      	b.n	8001cce <xQueueReceive+0x7e>
	...

08001dbc <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	2b07      	cmp	r3, #7
 8001dc0:	d80c      	bhi.n	8001ddc <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001dc2:	4a07      	ldr	r2, [pc, #28]	; (8001de0 <vQueueAddToRegistry+0x24>)
 8001dc4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001dc8:	b10a      	cbz	r2, 8001dce <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001dca:	3301      	adds	r3, #1
 8001dcc:	e7f7      	b.n	8001dbe <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001dce:	4a04      	ldr	r2, [pc, #16]	; (8001de0 <vQueueAddToRegistry+0x24>)
 8001dd0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001dd4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001dd8:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001dda:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	20000b3c 	.word	0x20000b3c

08001de4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001de4:	b570      	push	{r4, r5, r6, lr}
 8001de6:	4604      	mov	r4, r0
 8001de8:	460d      	mov	r5, r1
 8001dea:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001dec:	f001 f942 	bl	8003074 <vPortEnterCritical>
 8001df0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001df4:	b25b      	sxtb	r3, r3
 8001df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dfa:	d00d      	beq.n	8001e18 <vQueueWaitForMessageRestricted+0x34>
 8001dfc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001e00:	b25b      	sxtb	r3, r3
 8001e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e06:	d00b      	beq.n	8001e20 <vQueueWaitForMessageRestricted+0x3c>
 8001e08:	f001 f95a 	bl	80030c0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001e0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e0e:	b15b      	cbz	r3, 8001e28 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001e10:	4620      	mov	r0, r4
 8001e12:	f7ff fcd1 	bl	80017b8 <prvUnlockQueue>
	}
 8001e16:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001e1e:	e7ed      	b.n	8001dfc <vQueueWaitForMessageRestricted+0x18>
 8001e20:	2300      	movs	r3, #0
 8001e22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001e26:	e7ef      	b.n	8001e08 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001e28:	4632      	mov	r2, r6
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001e30:	f000 fbde 	bl	80025f0 <vTaskPlaceOnEventListRestricted>
 8001e34:	e7ec      	b.n	8001e10 <vQueueWaitForMessageRestricted+0x2c>
	...

08001e38 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e38:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <prvResetNextTaskUnblockTime+0x20>)
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	b923      	cbnz	r3, 8001e4a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001e40:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <prvResetNextTaskUnblockTime+0x20>)
 8001e42:	f04f 32ff 	mov.w	r2, #4294967295
 8001e46:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e48:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e4a:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <prvResetNextTaskUnblockTime+0x20>)
 8001e4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e4e:	68d2      	ldr	r2, [r2, #12]
 8001e50:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001e52:	6852      	ldr	r2, [r2, #4]
 8001e54:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 8001e56:	4770      	bx	lr
 8001e58:	20000b7c 	.word	0x20000b7c

08001e5c <prvInitialiseNewTask>:
{
 8001e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e60:	4680      	mov	r8, r0
 8001e62:	460d      	mov	r5, r1
 8001e64:	4617      	mov	r7, r2
 8001e66:	4699      	mov	r9, r3
 8001e68:	9e08      	ldr	r6, [sp, #32]
 8001e6a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8001e6e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001e70:	0092      	lsls	r2, r2, #2
 8001e72:	21a5      	movs	r1, #165	; 0xa5
 8001e74:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001e76:	f006 fc44 	bl	8008702 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001e7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e7c:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001e80:	443a      	add	r2, r7
 8001e82:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001e86:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 8001e8a:	b3a5      	cbz	r5, 8001ef6 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001e8c:	f04f 0c00 	mov.w	ip, #0
 8001e90:	f1bc 0f0f 	cmp.w	ip, #15
 8001e94:	d809      	bhi.n	8001eaa <prvInitialiseNewTask+0x4e>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001e96:	f815 300c 	ldrb.w	r3, [r5, ip]
 8001e9a:	eb04 020c 	add.w	r2, r4, ip
 8001e9e:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8001ea2:	b113      	cbz	r3, 8001eaa <prvInitialiseNewTask+0x4e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ea4:	f10c 0c01 	add.w	ip, ip, #1
 8001ea8:	e7f2      	b.n	8001e90 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001eb0:	2e37      	cmp	r6, #55	; 0x37
 8001eb2:	d900      	bls.n	8001eb6 <prvInitialiseNewTask+0x5a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001eb4:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 8001eb6:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001eb8:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8001eba:	2500      	movs	r5, #0
 8001ebc:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001ebe:	1d20      	adds	r0, r4, #4
 8001ec0:	f7ff fbd7 	bl	8001672 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001ec4:	f104 0018 	add.w	r0, r4, #24
 8001ec8:	f7ff fbd3 	bl	8001672 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001ecc:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ece:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 8001ed2:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001ed4:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001ed6:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001ed8:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001edc:	464a      	mov	r2, r9
 8001ede:	4641      	mov	r1, r8
 8001ee0:	4638      	mov	r0, r7
 8001ee2:	f001 f899 	bl	8003018 <pxPortInitialiseStack>
 8001ee6:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8001ee8:	f1ba 0f00 	cmp.w	sl, #0
 8001eec:	d001      	beq.n	8001ef2 <prvInitialiseNewTask+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001eee:	f8ca 4000 	str.w	r4, [sl]
}
 8001ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8001efc:	e7d8      	b.n	8001eb0 <prvInitialiseNewTask+0x54>
	...

08001f00 <prvInitialiseTaskLists>:
{
 8001f00:	b570      	push	{r4, r5, r6, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001f02:	2400      	movs	r4, #0
 8001f04:	e007      	b.n	8001f16 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001f06:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001f0a:	0093      	lsls	r3, r2, #2
 8001f0c:	4810      	ldr	r0, [pc, #64]	; (8001f50 <prvInitialiseTaskLists+0x50>)
 8001f0e:	4418      	add	r0, r3
 8001f10:	f7ff fba4 	bl	800165c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001f14:	3401      	adds	r4, #1
 8001f16:	2c37      	cmp	r4, #55	; 0x37
 8001f18:	d9f5      	bls.n	8001f06 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8001f1a:	4c0e      	ldr	r4, [pc, #56]	; (8001f54 <prvInitialiseTaskLists+0x54>)
 8001f1c:	f504 6692 	add.w	r6, r4, #1168	; 0x490
 8001f20:	4630      	mov	r0, r6
 8001f22:	f7ff fb9b 	bl	800165c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001f26:	f204 45a4 	addw	r5, r4, #1188	; 0x4a4
 8001f2a:	4628      	mov	r0, r5
 8001f2c:	f7ff fb96 	bl	800165c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001f30:	f104 0014 	add.w	r0, r4, #20
 8001f34:	f7ff fb92 	bl	800165c <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001f38:	f504 6097 	add.w	r0, r4, #1208	; 0x4b8
 8001f3c:	f7ff fb8e 	bl	800165c <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001f40:	4620      	mov	r0, r4
 8001f42:	f7ff fb8b 	bl	800165c <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001f46:	62a6      	str	r6, [r4, #40]	; 0x28
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001f48:	f8c4 54cc 	str.w	r5, [r4, #1228]	; 0x4cc
}
 8001f4c:	bd70      	pop	{r4, r5, r6, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000bac 	.word	0x20000bac
 8001f54:	20000b7c 	.word	0x20000b7c

08001f58 <prvAddNewTaskToReadyList>:
{
 8001f58:	b538      	push	{r3, r4, r5, lr}
 8001f5a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001f5c:	f001 f88a 	bl	8003074 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001f60:	4b28      	ldr	r3, [pc, #160]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001f62:	f8d3 24d0 	ldr.w	r2, [r3, #1232]	; 0x4d0
 8001f66:	3201      	adds	r2, #1
 8001f68:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0
		if( pxCurrentTCB == NULL )
 8001f6c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8001f70:	b173      	cbz	r3, 8001f90 <prvAddNewTaskToReadyList+0x38>
			if( xSchedulerRunning == pdFALSE )
 8001f72:	4b24      	ldr	r3, [pc, #144]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001f74:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 8001f78:	b98b      	cbnz	r3, 8001f9e <prvAddNewTaskToReadyList+0x46>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001f7a:	4b22      	ldr	r3, [pc, #136]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001f7c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8001f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f82:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d80a      	bhi.n	8001f9e <prvAddNewTaskToReadyList+0x46>
					pxCurrentTCB = pxNewTCB;
 8001f88:	4b1e      	ldr	r3, [pc, #120]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001f8a:	f8c3 44d4 	str.w	r4, [r3, #1236]	; 0x4d4
 8001f8e:	e006      	b.n	8001f9e <prvAddNewTaskToReadyList+0x46>
			pxCurrentTCB = pxNewTCB;
 8001f90:	4b1c      	ldr	r3, [pc, #112]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001f92:	f8c3 44d4 	str.w	r4, [r3, #1236]	; 0x4d4
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001f96:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d02e      	beq.n	8001ffc <prvAddNewTaskToReadyList+0xa4>
		uxTaskNumber++;
 8001f9e:	4a19      	ldr	r2, [pc, #100]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001fa0:	f8d2 34dc 	ldr.w	r3, [r2, #1244]	; 0x4dc
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	f8c2 34dc 	str.w	r3, [r2, #1244]	; 0x4dc
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001faa:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8001fac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001fae:	f8d2 24e0 	ldr.w	r2, [r2, #1248]	; 0x4e0
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d902      	bls.n	8001fbc <prvAddNewTaskToReadyList+0x64>
 8001fb6:	4a13      	ldr	r2, [pc, #76]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001fb8:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
 8001fbc:	4d11      	ldr	r5, [pc, #68]	; (8002004 <prvAddNewTaskToReadyList+0xac>)
 8001fbe:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8001fc2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001fc6:	1d21      	adds	r1, r4, #4
 8001fc8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001fcc:	f7ff fb54 	bl	8001678 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001fd0:	f001 f876 	bl	80030c0 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001fd4:	f8d5 34d8 	ldr.w	r3, [r5, #1240]	; 0x4d8
 8001fd8:	b17b      	cbz	r3, 8001ffa <prvAddNewTaskToReadyList+0xa2>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001fda:	f8d5 34d4 	ldr.w	r3, [r5, #1236]	; 0x4d4
 8001fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fe0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d209      	bcs.n	8001ffa <prvAddNewTaskToReadyList+0xa2>
			taskYIELD_IF_USING_PREEMPTION();
 8001fe6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001fea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fee:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8001ff2:	f3bf 8f4f 	dsb	sy
 8001ff6:	f3bf 8f6f 	isb	sy
}
 8001ffa:	bd38      	pop	{r3, r4, r5, pc}
				prvInitialiseTaskLists();
 8001ffc:	f7ff ff80 	bl	8001f00 <prvInitialiseTaskLists>
 8002000:	e7cd      	b.n	8001f9e <prvAddNewTaskToReadyList+0x46>
 8002002:	bf00      	nop
 8002004:	20000b7c 	.word	0x20000b7c

08002008 <prvDeleteTCB>:
	{
 8002008:	b510      	push	{r4, lr}
 800200a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800200c:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 8002010:	b173      	cbz	r3, 8002030 <prvDeleteTCB+0x28>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002012:	2b01      	cmp	r3, #1
 8002014:	d013      	beq.n	800203e <prvDeleteTCB+0x36>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002016:	2b02      	cmp	r3, #2
 8002018:	d010      	beq.n	800203c <prvDeleteTCB+0x34>
 800201a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800201e:	b672      	cpsid	i
 8002020:	f383 8811 	msr	BASEPRI, r3
 8002024:	f3bf 8f6f 	isb	sy
 8002028:	f3bf 8f4f 	dsb	sy
 800202c:	b662      	cpsie	i
 800202e:	e7fe      	b.n	800202e <prvDeleteTCB+0x26>
				vPortFree( pxTCB->pxStack );
 8002030:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8002032:	f001 fa1b 	bl	800346c <vPortFree>
				vPortFree( pxTCB );
 8002036:	4620      	mov	r0, r4
 8002038:	f001 fa18 	bl	800346c <vPortFree>
	}
 800203c:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800203e:	f001 fa15 	bl	800346c <vPortFree>
 8002042:	e7fb      	b.n	800203c <prvDeleteTCB+0x34>

08002044 <prvCheckTasksWaitingTermination>:
{
 8002044:	b538      	push	{r3, r4, r5, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002046:	e017      	b.n	8002078 <prvCheckTasksWaitingTermination+0x34>
			taskENTER_CRITICAL();
 8002048:	f001 f814 	bl	8003074 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800204c:	4c0d      	ldr	r4, [pc, #52]	; (8002084 <prvCheckTasksWaitingTermination+0x40>)
 800204e:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
 8002052:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002054:	1d28      	adds	r0, r5, #4
 8002056:	f7ff fb33 	bl	80016c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800205a:	f8d4 34d0 	ldr.w	r3, [r4, #1232]	; 0x4d0
 800205e:	3b01      	subs	r3, #1
 8002060:	f8c4 34d0 	str.w	r3, [r4, #1232]	; 0x4d0
				--uxDeletedTasksWaitingCleanUp;
 8002064:	f8d4 34e4 	ldr.w	r3, [r4, #1252]	; 0x4e4
 8002068:	3b01      	subs	r3, #1
 800206a:	f8c4 34e4 	str.w	r3, [r4, #1252]	; 0x4e4
			taskEXIT_CRITICAL();
 800206e:	f001 f827 	bl	80030c0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8002072:	4628      	mov	r0, r5
 8002074:	f7ff ffc8 	bl	8002008 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002078:	4b02      	ldr	r3, [pc, #8]	; (8002084 <prvCheckTasksWaitingTermination+0x40>)
 800207a:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1e2      	bne.n	8002048 <prvCheckTasksWaitingTermination+0x4>
}
 8002082:	bd38      	pop	{r3, r4, r5, pc}
 8002084:	20000b7c 	.word	0x20000b7c

08002088 <prvIdleTask>:
{
 8002088:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800208a:	f7ff ffdb 	bl	8002044 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800208e:	4b07      	ldr	r3, [pc, #28]	; (80020ac <prvIdleTask+0x24>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	2b01      	cmp	r3, #1
 8002094:	d9f9      	bls.n	800208a <prvIdleTask+0x2>
				taskYIELD();
 8002096:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800209a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800209e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80020a2:	f3bf 8f4f 	dsb	sy
 80020a6:	f3bf 8f6f 	isb	sy
 80020aa:	e7ee      	b.n	800208a <prvIdleTask+0x2>
 80020ac:	20000b7c 	.word	0x20000b7c

080020b0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80020b0:	b570      	push	{r4, r5, r6, lr}
 80020b2:	4604      	mov	r4, r0
 80020b4:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <prvAddCurrentTaskToDelayedList+0x70>)
 80020b8:	f8d3 64e8 	ldr.w	r6, [r3, #1256]	; 0x4e8
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80020bc:	f8d3 04d4 	ldr.w	r0, [r3, #1236]	; 0x4d4
 80020c0:	3004      	adds	r0, #4
 80020c2:	f7ff fafd 	bl	80016c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80020c6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80020ca:	bf14      	ite	ne
 80020cc:	2300      	movne	r3, #0
 80020ce:	2301      	moveq	r3, #1
 80020d0:	2d00      	cmp	r5, #0
 80020d2:	bf08      	it	eq
 80020d4:	2300      	moveq	r3, #0
 80020d6:	b97b      	cbnz	r3, 80020f8 <prvAddCurrentTaskToDelayedList+0x48>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80020d8:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <prvAddCurrentTaskToDelayedList+0x70>)
 80020dc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80020e0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80020e2:	42a6      	cmp	r6, r4
 80020e4:	d90f      	bls.n	8002106 <prvAddCurrentTaskToDelayedList+0x56>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <prvAddCurrentTaskToDelayedList+0x70>)
 80020e8:	f8d3 04cc 	ldr.w	r0, [r3, #1228]	; 0x4cc
 80020ec:	f8d3 14d4 	ldr.w	r1, [r3, #1236]	; 0x4d4
 80020f0:	3104      	adds	r1, #4
 80020f2:	f7ff facc 	bl	800168e <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80020f6:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80020f8:	4809      	ldr	r0, [pc, #36]	; (8002120 <prvAddCurrentTaskToDelayedList+0x70>)
 80020fa:	f8d0 14d4 	ldr.w	r1, [r0, #1236]	; 0x4d4
 80020fe:	3104      	adds	r1, #4
 8002100:	f7ff faba 	bl	8001678 <vListInsertEnd>
 8002104:	e7f7      	b.n	80020f6 <prvAddCurrentTaskToDelayedList+0x46>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002106:	4d06      	ldr	r5, [pc, #24]	; (8002120 <prvAddCurrentTaskToDelayedList+0x70>)
 8002108:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800210a:	f8d5 14d4 	ldr.w	r1, [r5, #1236]	; 0x4d4
 800210e:	3104      	adds	r1, #4
 8002110:	f7ff fabd 	bl	800168e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002114:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002116:	42a3      	cmp	r3, r4
 8002118:	d9ed      	bls.n	80020f6 <prvAddCurrentTaskToDelayedList+0x46>
					xNextTaskUnblockTime = xTimeToWake;
 800211a:	62ec      	str	r4, [r5, #44]	; 0x2c
}
 800211c:	e7eb      	b.n	80020f6 <prvAddCurrentTaskToDelayedList+0x46>
 800211e:	bf00      	nop
 8002120:	20000b7c 	.word	0x20000b7c

08002124 <xTaskCreateStatic>:
	{
 8002124:	b530      	push	{r4, r5, lr}
 8002126:	b087      	sub	sp, #28
 8002128:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 800212a:	b18c      	cbz	r4, 8002150 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800212c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800212e:	b1d5      	cbz	r5, 8002166 <xTaskCreateStatic+0x42>
			volatile size_t xSize = sizeof( StaticTask_t );
 8002130:	255c      	movs	r5, #92	; 0x5c
 8002132:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002134:	9d04      	ldr	r5, [sp, #16]
 8002136:	2d5c      	cmp	r5, #92	; 0x5c
 8002138:	d020      	beq.n	800217c <xTaskCreateStatic+0x58>
 800213a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800213e:	b672      	cpsid	i
 8002140:	f383 8811 	msr	BASEPRI, r3
 8002144:	f3bf 8f6f 	isb	sy
 8002148:	f3bf 8f4f 	dsb	sy
 800214c:	b662      	cpsie	i
 800214e:	e7fe      	b.n	800214e <xTaskCreateStatic+0x2a>
 8002150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002154:	b672      	cpsid	i
 8002156:	f383 8811 	msr	BASEPRI, r3
 800215a:	f3bf 8f6f 	isb	sy
 800215e:	f3bf 8f4f 	dsb	sy
 8002162:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8002164:	e7fe      	b.n	8002164 <xTaskCreateStatic+0x40>
 8002166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800216a:	b672      	cpsid	i
 800216c:	f383 8811 	msr	BASEPRI, r3
 8002170:	f3bf 8f6f 	isb	sy
 8002174:	f3bf 8f4f 	dsb	sy
 8002178:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 800217a:	e7fe      	b.n	800217a <xTaskCreateStatic+0x56>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800217c:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800217e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002180:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002182:	2402      	movs	r4, #2
 8002184:	f885 4059 	strb.w	r4, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002188:	2400      	movs	r4, #0
 800218a:	9403      	str	r4, [sp, #12]
 800218c:	9502      	str	r5, [sp, #8]
 800218e:	ac05      	add	r4, sp, #20
 8002190:	9401      	str	r4, [sp, #4]
 8002192:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002194:	9400      	str	r4, [sp, #0]
 8002196:	f7ff fe61 	bl	8001e5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800219a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800219c:	f7ff fedc 	bl	8001f58 <prvAddNewTaskToReadyList>
	}
 80021a0:	9805      	ldr	r0, [sp, #20]
 80021a2:	b007      	add	sp, #28
 80021a4:	bd30      	pop	{r4, r5, pc}

080021a6 <xTaskCreate>:
	{
 80021a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80021aa:	b085      	sub	sp, #20
 80021ac:	4607      	mov	r7, r0
 80021ae:	4688      	mov	r8, r1
 80021b0:	4614      	mov	r4, r2
 80021b2:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80021b4:	0090      	lsls	r0, r2, #2
 80021b6:	f001 f8e7 	bl	8003388 <pvPortMalloc>
			if( pxStack != NULL )
 80021ba:	b300      	cbz	r0, 80021fe <xTaskCreate+0x58>
 80021bc:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80021be:	205c      	movs	r0, #92	; 0x5c
 80021c0:	f001 f8e2 	bl	8003388 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80021c4:	4605      	mov	r5, r0
 80021c6:	b1b0      	cbz	r0, 80021f6 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 80021c8:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 80021cc:	b1e5      	cbz	r5, 8002208 <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f885 3059 	strb.w	r3, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80021d4:	9303      	str	r3, [sp, #12]
 80021d6:	9502      	str	r5, [sp, #8]
 80021d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80021da:	9301      	str	r3, [sp, #4]
 80021dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	4633      	mov	r3, r6
 80021e2:	4622      	mov	r2, r4
 80021e4:	4641      	mov	r1, r8
 80021e6:	4638      	mov	r0, r7
 80021e8:	f7ff fe38 	bl	8001e5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80021ec:	4628      	mov	r0, r5
 80021ee:	f7ff feb3 	bl	8001f58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80021f2:	2001      	movs	r0, #1
 80021f4:	e005      	b.n	8002202 <xTaskCreate+0x5c>
					vPortFree( pxStack );
 80021f6:	4648      	mov	r0, r9
 80021f8:	f001 f938 	bl	800346c <vPortFree>
 80021fc:	e7e6      	b.n	80021cc <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80021fe:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8002202:	b005      	add	sp, #20
 8002204:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002208:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 800220c:	e7f9      	b.n	8002202 <xTaskCreate+0x5c>
	...

08002210 <vTaskStartScheduler>:
{
 8002210:	b510      	push	{r4, lr}
 8002212:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002214:	2400      	movs	r4, #0
 8002216:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002218:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800221a:	aa07      	add	r2, sp, #28
 800221c:	a906      	add	r1, sp, #24
 800221e:	a805      	add	r0, sp, #20
 8002220:	f7ff f9fe 	bl	8001620 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002224:	9b05      	ldr	r3, [sp, #20]
 8002226:	9302      	str	r3, [sp, #8]
 8002228:	9b06      	ldr	r3, [sp, #24]
 800222a:	9301      	str	r3, [sp, #4]
 800222c:	9400      	str	r4, [sp, #0]
 800222e:	4623      	mov	r3, r4
 8002230:	9a07      	ldr	r2, [sp, #28]
 8002232:	491a      	ldr	r1, [pc, #104]	; (800229c <vTaskStartScheduler+0x8c>)
 8002234:	481a      	ldr	r0, [pc, #104]	; (80022a0 <vTaskStartScheduler+0x90>)
 8002236:	f7ff ff75 	bl	8002124 <xTaskCreateStatic>
 800223a:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <vTaskStartScheduler+0x94>)
 800223c:	f8c3 04f0 	str.w	r0, [r3, #1264]	; 0x4f0
		if( xIdleTaskHandle != NULL )
 8002240:	b140      	cbz	r0, 8002254 <vTaskStartScheduler+0x44>
			xReturn = xTimerCreateTimerTask();
 8002242:	f000 fcd3 	bl	8002bec <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8002246:	2801      	cmp	r0, #1
 8002248:	d006      	beq.n	8002258 <vTaskStartScheduler+0x48>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800224a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800224e:	d01a      	beq.n	8002286 <vTaskStartScheduler+0x76>
}
 8002250:	b008      	add	sp, #32
 8002252:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 8002254:	2000      	movs	r0, #0
 8002256:	e7f6      	b.n	8002246 <vTaskStartScheduler+0x36>
 8002258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800225c:	b672      	cpsid	i
 800225e:	f383 8811 	msr	BASEPRI, r3
 8002262:	f3bf 8f6f 	isb	sy
 8002266:	f3bf 8f4f 	dsb	sy
 800226a:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 800226c:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <vTaskStartScheduler+0x94>)
 800226e:	f04f 32ff 	mov.w	r2, #4294967295
 8002272:	62da      	str	r2, [r3, #44]	; 0x2c
		xSchedulerRunning = pdTRUE;
 8002274:	2201      	movs	r2, #1
 8002276:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800227a:	2200      	movs	r2, #0
 800227c:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
		if( xPortStartScheduler() != pdFALSE )
 8002280:	f000 ff94 	bl	80031ac <xPortStartScheduler>
 8002284:	e7e4      	b.n	8002250 <vTaskStartScheduler+0x40>
 8002286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800228a:	b672      	cpsid	i
 800228c:	f383 8811 	msr	BASEPRI, r3
 8002290:	f3bf 8f6f 	isb	sy
 8002294:	f3bf 8f4f 	dsb	sy
 8002298:	b662      	cpsie	i
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800229a:	e7fe      	b.n	800229a <vTaskStartScheduler+0x8a>
 800229c:	0800b688 	.word	0x0800b688
 80022a0:	08002089 	.word	0x08002089
 80022a4:	20000b7c 	.word	0x20000b7c

080022a8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80022a8:	4a03      	ldr	r2, [pc, #12]	; (80022b8 <vTaskSuspendAll+0x10>)
 80022aa:	f8d2 34ec 	ldr.w	r3, [r2, #1260]	; 0x4ec
 80022ae:	3301      	adds	r3, #1
 80022b0:	f8c2 34ec 	str.w	r3, [r2, #1260]	; 0x4ec
}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000b7c 	.word	0x20000b7c

080022bc <xTaskGetTickCount>:
		xTicks = xTickCount;
 80022bc:	4b01      	ldr	r3, [pc, #4]	; (80022c4 <xTaskGetTickCount+0x8>)
 80022be:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
}
 80022c2:	4770      	bx	lr
 80022c4:	20000b7c 	.word	0x20000b7c

080022c8 <xTaskIncrementTick>:
{
 80022c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80022cc:	4b44      	ldr	r3, [pc, #272]	; (80023e0 <xTaskIncrementTick+0x118>)
 80022ce:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d172      	bne.n	80023bc <xTaskIncrementTick+0xf4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80022d6:	4b42      	ldr	r3, [pc, #264]	; (80023e0 <xTaskIncrementTick+0x118>)
 80022d8:	f8d3 54e8 	ldr.w	r5, [r3, #1256]	; 0x4e8
 80022dc:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80022de:	f8c3 54e8 	str.w	r5, [r3, #1256]	; 0x4e8
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80022e2:	b9dd      	cbnz	r5, 800231c <xTaskIncrementTick+0x54>
			taskSWITCH_DELAYED_LISTS();
 80022e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	b153      	cbz	r3, 8002300 <xTaskIncrementTick+0x38>
 80022ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ee:	b672      	cpsid	i
 80022f0:	f383 8811 	msr	BASEPRI, r3
 80022f4:	f3bf 8f6f 	isb	sy
 80022f8:	f3bf 8f4f 	dsb	sy
 80022fc:	b662      	cpsie	i
 80022fe:	e7fe      	b.n	80022fe <xTaskIncrementTick+0x36>
 8002300:	4b37      	ldr	r3, [pc, #220]	; (80023e0 <xTaskIncrementTick+0x118>)
 8002302:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002304:	f8d3 14cc 	ldr.w	r1, [r3, #1228]	; 0x4cc
 8002308:	6299      	str	r1, [r3, #40]	; 0x28
 800230a:	f8c3 24cc 	str.w	r2, [r3, #1228]	; 0x4cc
 800230e:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 8002312:	3201      	adds	r2, #1
 8002314:	f8c3 24f4 	str.w	r2, [r3, #1268]	; 0x4f4
 8002318:	f7ff fd8e 	bl	8001e38 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800231c:	4b30      	ldr	r3, [pc, #192]	; (80023e0 <xTaskIncrementTick+0x118>)
 800231e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002320:	42ab      	cmp	r3, r5
 8002322:	d940      	bls.n	80023a6 <xTaskIncrementTick+0xde>
BaseType_t xSwitchRequired = pdFALSE;
 8002324:	f04f 0800 	mov.w	r8, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002328:	4a2d      	ldr	r2, [pc, #180]	; (80023e0 <xTaskIncrementTick+0x118>)
 800232a:	f8d2 34d4 	ldr.w	r3, [r2, #1236]	; 0x4d4
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002334:	0099      	lsls	r1, r3, #2
 8002336:	440a      	add	r2, r1
 8002338:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800233a:	2b01      	cmp	r3, #1
 800233c:	d946      	bls.n	80023cc <xTaskIncrementTick+0x104>
				xSwitchRequired = pdTRUE;
 800233e:	f04f 0801 	mov.w	r8, #1
 8002342:	e043      	b.n	80023cc <xTaskIncrementTick+0x104>
							xSwitchRequired = pdTRUE;
 8002344:	f04f 0801 	mov.w	r8, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002348:	4b25      	ldr	r3, [pc, #148]	; (80023e0 <xTaskIncrementTick+0x118>)
 800234a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	b36b      	cbz	r3, 80023ac <xTaskIncrementTick+0xe4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002350:	4b23      	ldr	r3, [pc, #140]	; (80023e0 <xTaskIncrementTick+0x118>)
 8002352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002358:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 800235a:	429d      	cmp	r5, r3
 800235c:	d32b      	bcc.n	80023b6 <xTaskIncrementTick+0xee>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800235e:	1d27      	adds	r7, r4, #4
 8002360:	4638      	mov	r0, r7
 8002362:	f7ff f9ad 	bl	80016c0 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002366:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002368:	b11b      	cbz	r3, 8002372 <xTaskIncrementTick+0xaa>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800236a:	f104 0018 	add.w	r0, r4, #24
 800236e:	f7ff f9a7 	bl	80016c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002372:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002374:	4a1a      	ldr	r2, [pc, #104]	; (80023e0 <xTaskIncrementTick+0x118>)
 8002376:	f8d2 24e0 	ldr.w	r2, [r2, #1248]	; 0x4e0
 800237a:	4293      	cmp	r3, r2
 800237c:	d902      	bls.n	8002384 <xTaskIncrementTick+0xbc>
 800237e:	4a18      	ldr	r2, [pc, #96]	; (80023e0 <xTaskIncrementTick+0x118>)
 8002380:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
 8002384:	4e16      	ldr	r6, [pc, #88]	; (80023e0 <xTaskIncrementTick+0x118>)
 8002386:	f106 0030 	add.w	r0, r6, #48	; 0x30
 800238a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800238e:	009a      	lsls	r2, r3, #2
 8002390:	4639      	mov	r1, r7
 8002392:	4410      	add	r0, r2
 8002394:	f7ff f970 	bl	8001678 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002398:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800239a:	f8d6 34d4 	ldr.w	r3, [r6, #1236]	; 0x4d4
 800239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d2cf      	bcs.n	8002344 <xTaskIncrementTick+0x7c>
 80023a4:	e7d0      	b.n	8002348 <xTaskIncrementTick+0x80>
BaseType_t xSwitchRequired = pdFALSE;
 80023a6:	f04f 0800 	mov.w	r8, #0
 80023aa:	e7cd      	b.n	8002348 <xTaskIncrementTick+0x80>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023ac:	4b0c      	ldr	r3, [pc, #48]	; (80023e0 <xTaskIncrementTick+0x118>)
 80023ae:	f04f 32ff 	mov.w	r2, #4294967295
 80023b2:	62da      	str	r2, [r3, #44]	; 0x2c
					break;
 80023b4:	e7b8      	b.n	8002328 <xTaskIncrementTick+0x60>
						xNextTaskUnblockTime = xItemValue;
 80023b6:	4a0a      	ldr	r2, [pc, #40]	; (80023e0 <xTaskIncrementTick+0x118>)
 80023b8:	62d3      	str	r3, [r2, #44]	; 0x2c
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80023ba:	e7b5      	b.n	8002328 <xTaskIncrementTick+0x60>
		++uxPendedTicks;
 80023bc:	4a08      	ldr	r2, [pc, #32]	; (80023e0 <xTaskIncrementTick+0x118>)
 80023be:	f8d2 34f8 	ldr.w	r3, [r2, #1272]	; 0x4f8
 80023c2:	3301      	adds	r3, #1
 80023c4:	f8c2 34f8 	str.w	r3, [r2, #1272]	; 0x4f8
BaseType_t xSwitchRequired = pdFALSE;
 80023c8:	f04f 0800 	mov.w	r8, #0
		if( xYieldPending != pdFALSE )
 80023cc:	4b04      	ldr	r3, [pc, #16]	; (80023e0 <xTaskIncrementTick+0x118>)
 80023ce:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80023d2:	b10b      	cbz	r3, 80023d8 <xTaskIncrementTick+0x110>
			xSwitchRequired = pdTRUE;
 80023d4:	f04f 0801 	mov.w	r8, #1
}
 80023d8:	4640      	mov	r0, r8
 80023da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023de:	bf00      	nop
 80023e0:	20000b7c 	.word	0x20000b7c

080023e4 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80023e4:	4b3b      	ldr	r3, [pc, #236]	; (80024d4 <xTaskResumeAll+0xf0>)
 80023e6:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80023ea:	b953      	cbnz	r3, 8002402 <xTaskResumeAll+0x1e>
 80023ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023f0:	b672      	cpsid	i
 80023f2:	f383 8811 	msr	BASEPRI, r3
 80023f6:	f3bf 8f6f 	isb	sy
 80023fa:	f3bf 8f4f 	dsb	sy
 80023fe:	b662      	cpsie	i
 8002400:	e7fe      	b.n	8002400 <xTaskResumeAll+0x1c>
{
 8002402:	b570      	push	{r4, r5, r6, lr}
	taskENTER_CRITICAL();
 8002404:	f000 fe36 	bl	8003074 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002408:	4b32      	ldr	r3, [pc, #200]	; (80024d4 <xTaskResumeAll+0xf0>)
 800240a:	f8d3 24ec 	ldr.w	r2, [r3, #1260]	; 0x4ec
 800240e:	3a01      	subs	r2, #1
 8002410:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002414:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8002418:	2b00      	cmp	r3, #0
 800241a:	d156      	bne.n	80024ca <xTaskResumeAll+0xe6>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800241c:	4b2d      	ldr	r3, [pc, #180]	; (80024d4 <xTaskResumeAll+0xf0>)
 800241e:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8002422:	b90b      	cbnz	r3, 8002428 <xTaskResumeAll+0x44>
BaseType_t xAlreadyYielded = pdFALSE;
 8002424:	2400      	movs	r4, #0
 8002426:	e051      	b.n	80024cc <xTaskResumeAll+0xe8>
TCB_t *pxTCB = NULL;
 8002428:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800242a:	4b2a      	ldr	r3, [pc, #168]	; (80024d4 <xTaskResumeAll+0xf0>)
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	b32b      	cbz	r3, 800247c <xTaskResumeAll+0x98>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002430:	4d28      	ldr	r5, [pc, #160]	; (80024d4 <xTaskResumeAll+0xf0>)
 8002432:	6a2b      	ldr	r3, [r5, #32]
 8002434:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002436:	f104 0018 	add.w	r0, r4, #24
 800243a:	f7ff f941 	bl	80016c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800243e:	1d26      	adds	r6, r4, #4
 8002440:	4630      	mov	r0, r6
 8002442:	f7ff f93d 	bl	80016c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002446:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002448:	f8d5 24e0 	ldr.w	r2, [r5, #1248]	; 0x4e0
 800244c:	4293      	cmp	r3, r2
 800244e:	d901      	bls.n	8002454 <xTaskResumeAll+0x70>
 8002450:	f8c5 34e0 	str.w	r3, [r5, #1248]	; 0x4e0
 8002454:	4d1f      	ldr	r5, [pc, #124]	; (80024d4 <xTaskResumeAll+0xf0>)
 8002456:	f105 0030 	add.w	r0, r5, #48	; 0x30
 800245a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800245e:	4631      	mov	r1, r6
 8002460:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002464:	f7ff f908 	bl	8001678 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002468:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800246a:	f8d5 34d4 	ldr.w	r3, [r5, #1236]	; 0x4d4
 800246e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002470:	429a      	cmp	r2, r3
 8002472:	d3da      	bcc.n	800242a <xTaskResumeAll+0x46>
						xYieldPending = pdTRUE;
 8002474:	2201      	movs	r2, #1
 8002476:	f8c5 24fc 	str.w	r2, [r5, #1276]	; 0x4fc
 800247a:	e7d6      	b.n	800242a <xTaskResumeAll+0x46>
				if( pxTCB != NULL )
 800247c:	b10c      	cbz	r4, 8002482 <xTaskResumeAll+0x9e>
					prvResetNextTaskUnblockTime();
 800247e:	f7ff fcdb 	bl	8001e38 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002482:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <xTaskResumeAll+0xf0>)
 8002484:	f8d3 44f8 	ldr.w	r4, [r3, #1272]	; 0x4f8
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002488:	b98c      	cbnz	r4, 80024ae <xTaskResumeAll+0xca>
				if( xYieldPending != pdFALSE )
 800248a:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <xTaskResumeAll+0xf0>)
 800248c:	f8d3 44fc 	ldr.w	r4, [r3, #1276]	; 0x4fc
 8002490:	b1e4      	cbz	r4, 80024cc <xTaskResumeAll+0xe8>
					taskYIELD_IF_USING_PREEMPTION();
 8002492:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800249a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800249e:	f3bf 8f4f 	dsb	sy
 80024a2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80024a6:	2401      	movs	r4, #1
 80024a8:	e010      	b.n	80024cc <xTaskResumeAll+0xe8>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80024aa:	3c01      	subs	r4, #1
 80024ac:	d008      	beq.n	80024c0 <xTaskResumeAll+0xdc>
							if( xTaskIncrementTick() != pdFALSE )
 80024ae:	f7ff ff0b 	bl	80022c8 <xTaskIncrementTick>
 80024b2:	2800      	cmp	r0, #0
 80024b4:	d0f9      	beq.n	80024aa <xTaskResumeAll+0xc6>
								xYieldPending = pdTRUE;
 80024b6:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <xTaskResumeAll+0xf0>)
 80024b8:	2201      	movs	r2, #1
 80024ba:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 80024be:	e7f4      	b.n	80024aa <xTaskResumeAll+0xc6>
						uxPendedTicks = 0;
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <xTaskResumeAll+0xf0>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
 80024c8:	e7df      	b.n	800248a <xTaskResumeAll+0xa6>
BaseType_t xAlreadyYielded = pdFALSE;
 80024ca:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80024cc:	f000 fdf8 	bl	80030c0 <vPortExitCritical>
}
 80024d0:	4620      	mov	r0, r4
 80024d2:	bd70      	pop	{r4, r5, r6, pc}
 80024d4:	20000b7c 	.word	0x20000b7c

080024d8 <vTaskDelay>:
	{
 80024d8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80024da:	b1c0      	cbz	r0, 800250e <vTaskDelay+0x36>
 80024dc:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80024de:	4b11      	ldr	r3, [pc, #68]	; (8002524 <vTaskDelay+0x4c>)
 80024e0:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 80024e4:	b153      	cbz	r3, 80024fc <vTaskDelay+0x24>
 80024e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ea:	b672      	cpsid	i
 80024ec:	f383 8811 	msr	BASEPRI, r3
 80024f0:	f3bf 8f6f 	isb	sy
 80024f4:	f3bf 8f4f 	dsb	sy
 80024f8:	b662      	cpsie	i
 80024fa:	e7fe      	b.n	80024fa <vTaskDelay+0x22>
			vTaskSuspendAll();
 80024fc:	f7ff fed4 	bl	80022a8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002500:	2100      	movs	r1, #0
 8002502:	4620      	mov	r0, r4
 8002504:	f7ff fdd4 	bl	80020b0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002508:	f7ff ff6c 	bl	80023e4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800250c:	b948      	cbnz	r0, 8002522 <vTaskDelay+0x4a>
			portYIELD_WITHIN_API();
 800250e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002516:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800251a:	f3bf 8f4f 	dsb	sy
 800251e:	f3bf 8f6f 	isb	sy
	}
 8002522:	bd10      	pop	{r4, pc}
 8002524:	20000b7c 	.word	0x20000b7c

08002528 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002528:	4b22      	ldr	r3, [pc, #136]	; (80025b4 <vTaskSwitchContext+0x8c>)
 800252a:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800252e:	b123      	cbz	r3, 800253a <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 8002530:	4b20      	ldr	r3, [pc, #128]	; (80025b4 <vTaskSwitchContext+0x8c>)
 8002532:	2201      	movs	r2, #1
 8002534:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 8002538:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800253a:	4b1e      	ldr	r3, [pc, #120]	; (80025b4 <vTaskSwitchContext+0x8c>)
 800253c:	2200      	movs	r2, #0
 800253e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002542:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002546:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800254a:	0091      	lsls	r1, r2, #2
 800254c:	4a19      	ldr	r2, [pc, #100]	; (80025b4 <vTaskSwitchContext+0x8c>)
 800254e:	440a      	add	r2, r1
 8002550:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002552:	b96a      	cbnz	r2, 8002570 <vTaskSwitchContext+0x48>
 8002554:	b10b      	cbz	r3, 800255a <vTaskSwitchContext+0x32>
 8002556:	3b01      	subs	r3, #1
 8002558:	e7f5      	b.n	8002546 <vTaskSwitchContext+0x1e>
 800255a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255e:	b672      	cpsid	i
 8002560:	f383 8811 	msr	BASEPRI, r3
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	b662      	cpsie	i
 800256e:	e7fe      	b.n	800256e <vTaskSwitchContext+0x46>
 8002570:	4a10      	ldr	r2, [pc, #64]	; (80025b4 <vTaskSwitchContext+0x8c>)
 8002572:	4411      	add	r1, r2
 8002574:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8002576:	6840      	ldr	r0, [r0, #4]
 8002578:	6348      	str	r0, [r1, #52]	; 0x34
 800257a:	3230      	adds	r2, #48	; 0x30
 800257c:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8002580:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8002584:	3108      	adds	r1, #8
 8002586:	440a      	add	r2, r1
 8002588:	4290      	cmp	r0, r2
 800258a:	d00b      	beq.n	80025a4 <vTaskSwitchContext+0x7c>
 800258c:	4909      	ldr	r1, [pc, #36]	; (80025b4 <vTaskSwitchContext+0x8c>)
 800258e:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8002592:	0082      	lsls	r2, r0, #2
 8002594:	440a      	add	r2, r1
 8002596:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002598:	68d2      	ldr	r2, [r2, #12]
 800259a:	f8c1 24d4 	str.w	r2, [r1, #1236]	; 0x4d4
 800259e:	f8c1 34e0 	str.w	r3, [r1, #1248]	; 0x4e0
}
 80025a2:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025a4:	6840      	ldr	r0, [r0, #4]
 80025a6:	4662      	mov	r2, ip
 80025a8:	0091      	lsls	r1, r2, #2
 80025aa:	4a02      	ldr	r2, [pc, #8]	; (80025b4 <vTaskSwitchContext+0x8c>)
 80025ac:	440a      	add	r2, r1
 80025ae:	6350      	str	r0, [r2, #52]	; 0x34
 80025b0:	e7ec      	b.n	800258c <vTaskSwitchContext+0x64>
 80025b2:	bf00      	nop
 80025b4:	20000b7c 	.word	0x20000b7c

080025b8 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80025b8:	b160      	cbz	r0, 80025d4 <vTaskPlaceOnEventList+0x1c>
{
 80025ba:	b510      	push	{r4, lr}
 80025bc:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80025be:	4a0b      	ldr	r2, [pc, #44]	; (80025ec <vTaskPlaceOnEventList+0x34>)
 80025c0:	f8d2 14d4 	ldr.w	r1, [r2, #1236]	; 0x4d4
 80025c4:	3118      	adds	r1, #24
 80025c6:	f7ff f862 	bl	800168e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80025ca:	2101      	movs	r1, #1
 80025cc:	4620      	mov	r0, r4
 80025ce:	f7ff fd6f 	bl	80020b0 <prvAddCurrentTaskToDelayedList>
}
 80025d2:	bd10      	pop	{r4, pc}
 80025d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025d8:	b672      	cpsid	i
 80025da:	f383 8811 	msr	BASEPRI, r3
 80025de:	f3bf 8f6f 	isb	sy
 80025e2:	f3bf 8f4f 	dsb	sy
 80025e6:	b662      	cpsie	i
	configASSERT( pxEventList );
 80025e8:	e7fe      	b.n	80025e8 <vTaskPlaceOnEventList+0x30>
 80025ea:	bf00      	nop
 80025ec:	20000b7c 	.word	0x20000b7c

080025f0 <vTaskPlaceOnEventListRestricted>:
	{
 80025f0:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80025f2:	b178      	cbz	r0, 8002614 <vTaskPlaceOnEventListRestricted+0x24>
 80025f4:	460d      	mov	r5, r1
 80025f6:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80025f8:	4a0c      	ldr	r2, [pc, #48]	; (800262c <vTaskPlaceOnEventListRestricted+0x3c>)
 80025fa:	f8d2 14d4 	ldr.w	r1, [r2, #1236]	; 0x4d4
 80025fe:	3118      	adds	r1, #24
 8002600:	f7ff f83a 	bl	8001678 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8002604:	b10c      	cbz	r4, 800260a <vTaskPlaceOnEventListRestricted+0x1a>
			xTicksToWait = portMAX_DELAY;
 8002606:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800260a:	4621      	mov	r1, r4
 800260c:	4628      	mov	r0, r5
 800260e:	f7ff fd4f 	bl	80020b0 <prvAddCurrentTaskToDelayedList>
	}
 8002612:	bd38      	pop	{r3, r4, r5, pc}
 8002614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002618:	b672      	cpsid	i
 800261a:	f383 8811 	msr	BASEPRI, r3
 800261e:	f3bf 8f6f 	isb	sy
 8002622:	f3bf 8f4f 	dsb	sy
 8002626:	b662      	cpsie	i
		configASSERT( pxEventList );
 8002628:	e7fe      	b.n	8002628 <vTaskPlaceOnEventListRestricted+0x38>
 800262a:	bf00      	nop
 800262c:	20000b7c 	.word	0x20000b7c

08002630 <xTaskRemoveFromEventList>:
{
 8002630:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002632:	68c3      	ldr	r3, [r0, #12]
 8002634:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002636:	b34c      	cbz	r4, 800268c <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002638:	f104 0518 	add.w	r5, r4, #24
 800263c:	4628      	mov	r0, r5
 800263e:	f7ff f83f 	bl	80016c0 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002642:	4b1b      	ldr	r3, [pc, #108]	; (80026b0 <xTaskRemoveFromEventList+0x80>)
 8002644:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8002648:	bb5b      	cbnz	r3, 80026a2 <xTaskRemoveFromEventList+0x72>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800264a:	1d25      	adds	r5, r4, #4
 800264c:	4628      	mov	r0, r5
 800264e:	f7ff f837 	bl	80016c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002652:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002654:	4b16      	ldr	r3, [pc, #88]	; (80026b0 <xTaskRemoveFromEventList+0x80>)
 8002656:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800265a:	4298      	cmp	r0, r3
 800265c:	d902      	bls.n	8002664 <xTaskRemoveFromEventList+0x34>
 800265e:	4b14      	ldr	r3, [pc, #80]	; (80026b0 <xTaskRemoveFromEventList+0x80>)
 8002660:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002664:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002668:	4629      	mov	r1, r5
 800266a:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <xTaskRemoveFromEventList+0x84>)
 800266c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002670:	f7ff f802 	bl	8001678 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002674:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002676:	4b0e      	ldr	r3, [pc, #56]	; (80026b0 <xTaskRemoveFromEventList+0x80>)
 8002678:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 800267c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267e:	429a      	cmp	r2, r3
 8002680:	d914      	bls.n	80026ac <xTaskRemoveFromEventList+0x7c>
		xYieldPending = pdTRUE;
 8002682:	2001      	movs	r0, #1
 8002684:	4b0a      	ldr	r3, [pc, #40]	; (80026b0 <xTaskRemoveFromEventList+0x80>)
 8002686:	f8c3 04fc 	str.w	r0, [r3, #1276]	; 0x4fc
}
 800268a:	bd38      	pop	{r3, r4, r5, pc}
 800268c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002690:	b672      	cpsid	i
 8002692:	f383 8811 	msr	BASEPRI, r3
 8002696:	f3bf 8f6f 	isb	sy
 800269a:	f3bf 8f4f 	dsb	sy
 800269e:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 80026a0:	e7fe      	b.n	80026a0 <xTaskRemoveFromEventList+0x70>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80026a2:	4629      	mov	r1, r5
 80026a4:	4804      	ldr	r0, [pc, #16]	; (80026b8 <xTaskRemoveFromEventList+0x88>)
 80026a6:	f7fe ffe7 	bl	8001678 <vListInsertEnd>
 80026aa:	e7e3      	b.n	8002674 <xTaskRemoveFromEventList+0x44>
		xReturn = pdFALSE;
 80026ac:	2000      	movs	r0, #0
	return xReturn;
 80026ae:	e7ec      	b.n	800268a <xTaskRemoveFromEventList+0x5a>
 80026b0:	20000b7c 	.word	0x20000b7c
 80026b4:	20000bac 	.word	0x20000bac
 80026b8:	20000b90 	.word	0x20000b90

080026bc <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80026bc:	4b03      	ldr	r3, [pc, #12]	; (80026cc <vTaskInternalSetTimeOutState+0x10>)
 80026be:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 80026c2:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80026c4:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80026c8:	6043      	str	r3, [r0, #4]
}
 80026ca:	4770      	bx	lr
 80026cc:	20000b7c 	.word	0x20000b7c

080026d0 <xTaskCheckForTimeOut>:
{
 80026d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80026d2:	b1d8      	cbz	r0, 800270c <xTaskCheckForTimeOut+0x3c>
 80026d4:	460c      	mov	r4, r1
 80026d6:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80026d8:	b319      	cbz	r1, 8002722 <xTaskCheckForTimeOut+0x52>
	taskENTER_CRITICAL();
 80026da:	f000 fccb 	bl	8003074 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80026de:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <xTaskCheckForTimeOut+0x88>)
 80026e0:	f8d3 14e8 	ldr.w	r1, [r3, #1256]	; 0x4e8
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80026e4:	686b      	ldr	r3, [r5, #4]
 80026e6:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 80026e8:	6822      	ldr	r2, [r4, #0]
 80026ea:	f1b2 3fff 	cmp.w	r2, #4294967295
 80026ee:	d02b      	beq.n	8002748 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80026f0:	4e19      	ldr	r6, [pc, #100]	; (8002758 <xTaskCheckForTimeOut+0x88>)
 80026f2:	f8d6 64f4 	ldr.w	r6, [r6, #1268]	; 0x4f4
 80026f6:	682f      	ldr	r7, [r5, #0]
 80026f8:	42b7      	cmp	r7, r6
 80026fa:	d001      	beq.n	8002700 <xTaskCheckForTimeOut+0x30>
 80026fc:	428b      	cmp	r3, r1
 80026fe:	d928      	bls.n	8002752 <xTaskCheckForTimeOut+0x82>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002700:	4282      	cmp	r2, r0
 8002702:	d819      	bhi.n	8002738 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait = 0;
 8002704:	2300      	movs	r3, #0
 8002706:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8002708:	2401      	movs	r4, #1
 800270a:	e01e      	b.n	800274a <xTaskCheckForTimeOut+0x7a>
 800270c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002710:	b672      	cpsid	i
 8002712:	f383 8811 	msr	BASEPRI, r3
 8002716:	f3bf 8f6f 	isb	sy
 800271a:	f3bf 8f4f 	dsb	sy
 800271e:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8002720:	e7fe      	b.n	8002720 <xTaskCheckForTimeOut+0x50>
 8002722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002726:	b672      	cpsid	i
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 8002736:	e7fe      	b.n	8002736 <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 8002738:	1a5b      	subs	r3, r3, r1
 800273a:	4413      	add	r3, r2
 800273c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800273e:	4628      	mov	r0, r5
 8002740:	f7ff ffbc 	bl	80026bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002744:	2400      	movs	r4, #0
 8002746:	e000      	b.n	800274a <xTaskCheckForTimeOut+0x7a>
				xReturn = pdFALSE;
 8002748:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800274a:	f000 fcb9 	bl	80030c0 <vPortExitCritical>
}
 800274e:	4620      	mov	r0, r4
 8002750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
 8002752:	2401      	movs	r4, #1
 8002754:	e7f9      	b.n	800274a <xTaskCheckForTimeOut+0x7a>
 8002756:	bf00      	nop
 8002758:	20000b7c 	.word	0x20000b7c

0800275c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800275c:	4b02      	ldr	r3, [pc, #8]	; (8002768 <vTaskMissedYield+0xc>)
 800275e:	2201      	movs	r2, #1
 8002760:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	20000b7c 	.word	0x20000b7c

0800276c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800276c:	4b06      	ldr	r3, [pc, #24]	; (8002788 <xTaskGetSchedulerState+0x1c>)
 800276e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	; 0x4d8
 8002772:	b13b      	cbz	r3, 8002784 <xTaskGetSchedulerState+0x18>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002774:	4b04      	ldr	r3, [pc, #16]	; (8002788 <xTaskGetSchedulerState+0x1c>)
 8002776:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800277a:	b10b      	cbz	r3, 8002780 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_SUSPENDED;
 800277c:	2000      	movs	r0, #0
	}
 800277e:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8002780:	2002      	movs	r0, #2
 8002782:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002784:	2001      	movs	r0, #1
 8002786:	4770      	bx	lr
 8002788:	20000b7c 	.word	0x20000b7c

0800278c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800278c:	2800      	cmp	r0, #0
 800278e:	d042      	beq.n	8002816 <xTaskPriorityDisinherit+0x8a>
	{
 8002790:	b538      	push	{r3, r4, r5, lr}
 8002792:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8002794:	4b22      	ldr	r3, [pc, #136]	; (8002820 <xTaskPriorityDisinherit+0x94>)
 8002796:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 800279a:	4283      	cmp	r3, r0
 800279c:	d00a      	beq.n	80027b4 <xTaskPriorityDisinherit+0x28>
 800279e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a2:	b672      	cpsid	i
 80027a4:	f383 8811 	msr	BASEPRI, r3
 80027a8:	f3bf 8f6f 	isb	sy
 80027ac:	f3bf 8f4f 	dsb	sy
 80027b0:	b662      	cpsie	i
 80027b2:	e7fe      	b.n	80027b2 <xTaskPriorityDisinherit+0x26>
			configASSERT( pxTCB->uxMutexesHeld );
 80027b4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80027b6:	b953      	cbnz	r3, 80027ce <xTaskPriorityDisinherit+0x42>
 80027b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027bc:	b672      	cpsid	i
 80027be:	f383 8811 	msr	BASEPRI, r3
 80027c2:	f3bf 8f6f 	isb	sy
 80027c6:	f3bf 8f4f 	dsb	sy
 80027ca:	b662      	cpsie	i
 80027cc:	e7fe      	b.n	80027cc <xTaskPriorityDisinherit+0x40>
			( pxTCB->uxMutexesHeld )--;
 80027ce:	3b01      	subs	r3, #1
 80027d0:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80027d2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80027d4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80027d6:	4291      	cmp	r1, r2
 80027d8:	d01f      	beq.n	800281a <xTaskPriorityDisinherit+0x8e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80027da:	b10b      	cbz	r3, 80027e0 <xTaskPriorityDisinherit+0x54>
	BaseType_t xReturn = pdFALSE;
 80027dc:	2000      	movs	r0, #0
	}
 80027de:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80027e0:	1d05      	adds	r5, r0, #4
 80027e2:	4628      	mov	r0, r5
 80027e4:	f7fe ff6c 	bl	80016c0 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80027e8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80027ea:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027ec:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 80027f0:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80027f2:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <xTaskPriorityDisinherit+0x94>)
 80027f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80027f8:	4298      	cmp	r0, r3
 80027fa:	d902      	bls.n	8002802 <xTaskPriorityDisinherit+0x76>
 80027fc:	4b08      	ldr	r3, [pc, #32]	; (8002820 <xTaskPriorityDisinherit+0x94>)
 80027fe:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002802:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002806:	4629      	mov	r1, r5
 8002808:	4b06      	ldr	r3, [pc, #24]	; (8002824 <xTaskPriorityDisinherit+0x98>)
 800280a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800280e:	f7fe ff33 	bl	8001678 <vListInsertEnd>
					xReturn = pdTRUE;
 8002812:	2001      	movs	r0, #1
 8002814:	e7e3      	b.n	80027de <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 8002816:	2000      	movs	r0, #0
	}
 8002818:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800281a:	2000      	movs	r0, #0
 800281c:	e7df      	b.n	80027de <xTaskPriorityDisinherit+0x52>
 800281e:	bf00      	nop
 8002820:	20000b7c 	.word	0x20000b7c
 8002824:	20000bac 	.word	0x20000bac

08002828 <xTaskNotifyWait>:
	{
 8002828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282a:	4606      	mov	r6, r0
 800282c:	460f      	mov	r7, r1
 800282e:	4614      	mov	r4, r2
 8002830:	461d      	mov	r5, r3
		taskENTER_CRITICAL();
 8002832:	f000 fc1f 	bl	8003074 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002836:	4b25      	ldr	r3, [pc, #148]	; (80028cc <xTaskNotifyWait+0xa4>)
 8002838:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 800283c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002840:	b2d2      	uxtb	r2, r2
 8002842:	2a02      	cmp	r2, #2
 8002844:	d00c      	beq.n	8002860 <xTaskNotifyWait+0x38>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8002846:	4a21      	ldr	r2, [pc, #132]	; (80028cc <xTaskNotifyWait+0xa4>)
 8002848:	f8d2 14d4 	ldr.w	r1, [r2, #1236]	; 0x4d4
 800284c:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800284e:	ea23 0306 	bic.w	r3, r3, r6
 8002852:	654b      	str	r3, [r1, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8002854:	f8d2 34d4 	ldr.w	r3, [r2, #1236]	; 0x4d4
 8002858:	2201      	movs	r2, #1
 800285a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 800285e:	b9e5      	cbnz	r5, 800289a <xTaskNotifyWait+0x72>
		taskEXIT_CRITICAL();
 8002860:	f000 fc2e 	bl	80030c0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8002864:	f000 fc06 	bl	8003074 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 8002868:	b124      	cbz	r4, 8002874 <xTaskNotifyWait+0x4c>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800286a:	4b18      	ldr	r3, [pc, #96]	; (80028cc <xTaskNotifyWait+0xa4>)
 800286c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002872:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002874:	4b15      	ldr	r3, [pc, #84]	; (80028cc <xTaskNotifyWait+0xa4>)
 8002876:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 800287a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d019      	beq.n	80028b8 <xTaskNotifyWait+0x90>
				xReturn = pdFALSE;
 8002884:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002886:	4b11      	ldr	r3, [pc, #68]	; (80028cc <xTaskNotifyWait+0xa4>)
 8002888:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 800288c:	2200      	movs	r2, #0
 800288e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 8002892:	f000 fc15 	bl	80030c0 <vPortExitCritical>
	}
 8002896:	4620      	mov	r0, r4
 8002898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800289a:	4611      	mov	r1, r2
 800289c:	4628      	mov	r0, r5
 800289e:	f7ff fc07 	bl	80020b0 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 80028a2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80028a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028aa:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80028ae:	f3bf 8f4f 	dsb	sy
 80028b2:	f3bf 8f6f 	isb	sy
 80028b6:	e7d3      	b.n	8002860 <xTaskNotifyWait+0x38>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80028b8:	4b04      	ldr	r3, [pc, #16]	; (80028cc <xTaskNotifyWait+0xa4>)
 80028ba:	f8d3 24d4 	ldr.w	r2, [r3, #1236]	; 0x4d4
 80028be:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80028c0:	ea23 0307 	bic.w	r3, r3, r7
 80028c4:	6553      	str	r3, [r2, #84]	; 0x54
				xReturn = pdTRUE;
 80028c6:	2401      	movs	r4, #1
 80028c8:	e7dd      	b.n	8002886 <xTaskNotifyWait+0x5e>
 80028ca:	bf00      	nop
 80028cc:	20000b7c 	.word	0x20000b7c

080028d0 <xTaskGenericNotify>:
	{
 80028d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 80028d2:	b1a8      	cbz	r0, 8002900 <xTaskGenericNotify+0x30>
 80028d4:	460f      	mov	r7, r1
 80028d6:	4614      	mov	r4, r2
 80028d8:	461d      	mov	r5, r3
 80028da:	4606      	mov	r6, r0
		taskENTER_CRITICAL();
 80028dc:	f000 fbca 	bl	8003074 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 80028e0:	b10d      	cbz	r5, 80028e6 <xTaskGenericNotify+0x16>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80028e2:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80028e4:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80028e6:	f896 3058 	ldrb.w	r3, [r6, #88]	; 0x58
 80028ea:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80028ec:	2202      	movs	r2, #2
 80028ee:	f886 2058 	strb.w	r2, [r6, #88]	; 0x58
			switch( eAction )
 80028f2:	2c04      	cmp	r4, #4
 80028f4:	d821      	bhi.n	800293a <xTaskGenericNotify+0x6a>
 80028f6:	e8df f004 	tbb	[pc, r4]
 80028fa:	0e2f      	.short	0x0e2f
 80028fc:	1813      	.short	0x1813
 80028fe:	1b          	.byte	0x1b
 80028ff:	00          	.byte	0x00
 8002900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002904:	b672      	cpsid	i
 8002906:	f383 8811 	msr	BASEPRI, r3
 800290a:	f3bf 8f6f 	isb	sy
 800290e:	f3bf 8f4f 	dsb	sy
 8002912:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 8002914:	e7fe      	b.n	8002914 <xTaskGenericNotify+0x44>
					pxTCB->ulNotifiedValue |= ulValue;
 8002916:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8002918:	433a      	orrs	r2, r7
 800291a:	6572      	str	r2, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800291c:	2401      	movs	r4, #1
					break;
 800291e:	e01c      	b.n	800295a <xTaskGenericNotify+0x8a>
					( pxTCB->ulNotifiedValue )++;
 8002920:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8002922:	3201      	adds	r2, #1
 8002924:	6572      	str	r2, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002926:	2401      	movs	r4, #1
					break;
 8002928:	e017      	b.n	800295a <xTaskGenericNotify+0x8a>
					pxTCB->ulNotifiedValue = ulValue;
 800292a:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800292c:	2401      	movs	r4, #1
					break;
 800292e:	e014      	b.n	800295a <xTaskGenericNotify+0x8a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8002930:	2b02      	cmp	r3, #2
 8002932:	d018      	beq.n	8002966 <xTaskGenericNotify+0x96>
						pxTCB->ulNotifiedValue = ulValue;
 8002934:	6577      	str	r7, [r6, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002936:	2401      	movs	r4, #1
 8002938:	e00f      	b.n	800295a <xTaskGenericNotify+0x8a>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800293a:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800293c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8002940:	d013      	beq.n	800296a <xTaskGenericNotify+0x9a>
 8002942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002946:	b672      	cpsid	i
 8002948:	f383 8811 	msr	BASEPRI, r3
 800294c:	f3bf 8f6f 	isb	sy
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	b662      	cpsie	i
 8002956:	e7fe      	b.n	8002956 <xTaskGenericNotify+0x86>
			switch( eAction )
 8002958:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800295a:	2b01      	cmp	r3, #1
 800295c:	d007      	beq.n	800296e <xTaskGenericNotify+0x9e>
		taskEXIT_CRITICAL();
 800295e:	f000 fbaf 	bl	80030c0 <vPortExitCritical>
	}
 8002962:	4620      	mov	r0, r4
 8002964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						xReturn = pdFAIL;
 8002966:	2400      	movs	r4, #0
 8002968:	e7f7      	b.n	800295a <xTaskGenericNotify+0x8a>
	BaseType_t xReturn = pdPASS;
 800296a:	2401      	movs	r4, #1
 800296c:	e7f5      	b.n	800295a <xTaskGenericNotify+0x8a>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800296e:	1d35      	adds	r5, r6, #4
 8002970:	4628      	mov	r0, r5
 8002972:	f7fe fea5 	bl	80016c0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8002976:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002978:	4b17      	ldr	r3, [pc, #92]	; (80029d8 <xTaskGenericNotify+0x108>)
 800297a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800297e:	4298      	cmp	r0, r3
 8002980:	d902      	bls.n	8002988 <xTaskGenericNotify+0xb8>
 8002982:	4b15      	ldr	r3, [pc, #84]	; (80029d8 <xTaskGenericNotify+0x108>)
 8002984:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002988:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800298c:	4629      	mov	r1, r5
 800298e:	4b13      	ldr	r3, [pc, #76]	; (80029dc <xTaskGenericNotify+0x10c>)
 8002990:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002994:	f7fe fe70 	bl	8001678 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8002998:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800299a:	b153      	cbz	r3, 80029b2 <xTaskGenericNotify+0xe2>
 800299c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a0:	b672      	cpsid	i
 80029a2:	f383 8811 	msr	BASEPRI, r3
 80029a6:	f3bf 8f6f 	isb	sy
 80029aa:	f3bf 8f4f 	dsb	sy
 80029ae:	b662      	cpsie	i
 80029b0:	e7fe      	b.n	80029b0 <xTaskGenericNotify+0xe0>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80029b2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80029b4:	4b08      	ldr	r3, [pc, #32]	; (80029d8 <xTaskGenericNotify+0x108>)
 80029b6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80029ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029bc:	429a      	cmp	r2, r3
 80029be:	d9ce      	bls.n	800295e <xTaskGenericNotify+0x8e>
					taskYIELD_IF_USING_PREEMPTION();
 80029c0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80029c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029c8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80029cc:	f3bf 8f4f 	dsb	sy
 80029d0:	f3bf 8f6f 	isb	sy
 80029d4:	e7c3      	b.n	800295e <xTaskGenericNotify+0x8e>
 80029d6:	bf00      	nop
 80029d8:	20000b7c 	.word	0x20000b7c
 80029dc:	20000bac 	.word	0x20000bac

080029e0 <xTaskGenericNotifyFromISR>:
		configASSERT( xTaskToNotify );
 80029e0:	b320      	cbz	r0, 8002a2c <xTaskGenericNotifyFromISR+0x4c>
	{
 80029e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029e6:	460e      	mov	r6, r1
 80029e8:	4614      	mov	r4, r2
 80029ea:	461d      	mov	r5, r3
 80029ec:	4607      	mov	r7, r0
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80029ee:	f000 fc45 	bl	800327c <vPortValidateInterruptPriority>
	__asm volatile
 80029f2:	f3ef 8311 	mrs	r3, BASEPRI
 80029f6:	f04f 0250 	mov.w	r2, #80	; 0x50
 80029fa:	b672      	cpsid	i
 80029fc:	f382 8811 	msr	BASEPRI, r2
 8002a00:	f3bf 8f6f 	isb	sy
 8002a04:	f3bf 8f4f 	dsb	sy
 8002a08:	b662      	cpsie	i
 8002a0a:	4698      	mov	r8, r3
			if( pulPreviousNotificationValue != NULL )
 8002a0c:	b10d      	cbz	r5, 8002a12 <xTaskGenericNotifyFromISR+0x32>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8002a0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a10:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8002a12:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8002a16:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8002a18:	2202      	movs	r2, #2
 8002a1a:	f887 2058 	strb.w	r2, [r7, #88]	; 0x58
			switch( eAction )
 8002a1e:	2c04      	cmp	r4, #4
 8002a20:	d821      	bhi.n	8002a66 <xTaskGenericNotifyFromISR+0x86>
 8002a22:	e8df f004 	tbb	[pc, r4]
 8002a26:	0e2f      	.short	0x0e2f
 8002a28:	1813      	.short	0x1813
 8002a2a:	1b          	.byte	0x1b
 8002a2b:	00          	.byte	0x00
	__asm volatile
 8002a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a30:	b672      	cpsid	i
 8002a32:	f383 8811 	msr	BASEPRI, r3
 8002a36:	f3bf 8f6f 	isb	sy
 8002a3a:	f3bf 8f4f 	dsb	sy
 8002a3e:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 8002a40:	e7fe      	b.n	8002a40 <xTaskGenericNotifyFromISR+0x60>
					pxTCB->ulNotifiedValue |= ulValue;
 8002a42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a44:	4332      	orrs	r2, r6
 8002a46:	657a      	str	r2, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002a48:	2401      	movs	r4, #1
					break;
 8002a4a:	e01c      	b.n	8002a86 <xTaskGenericNotifyFromISR+0xa6>
					( pxTCB->ulNotifiedValue )++;
 8002a4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a4e:	3201      	adds	r2, #1
 8002a50:	657a      	str	r2, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002a52:	2401      	movs	r4, #1
					break;
 8002a54:	e017      	b.n	8002a86 <xTaskGenericNotifyFromISR+0xa6>
					pxTCB->ulNotifiedValue = ulValue;
 8002a56:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002a58:	2401      	movs	r4, #1
					break;
 8002a5a:	e014      	b.n	8002a86 <xTaskGenericNotifyFromISR+0xa6>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d019      	beq.n	8002a94 <xTaskGenericNotifyFromISR+0xb4>
						pxTCB->ulNotifiedValue = ulValue;
 8002a60:	657e      	str	r6, [r7, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8002a62:	2401      	movs	r4, #1
 8002a64:	e00f      	b.n	8002a86 <xTaskGenericNotifyFromISR+0xa6>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8002a66:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002a68:	f1b2 3fff 	cmp.w	r2, #4294967295
 8002a6c:	d014      	beq.n	8002a98 <xTaskGenericNotifyFromISR+0xb8>
 8002a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a72:	b672      	cpsid	i
 8002a74:	f383 8811 	msr	BASEPRI, r3
 8002a78:	f3bf 8f6f 	isb	sy
 8002a7c:	f3bf 8f4f 	dsb	sy
 8002a80:	b662      	cpsie	i
 8002a82:	e7fe      	b.n	8002a82 <xTaskGenericNotifyFromISR+0xa2>
			switch( eAction )
 8002a84:	2401      	movs	r4, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d008      	beq.n	8002a9c <xTaskGenericNotifyFromISR+0xbc>
	__asm volatile
 8002a8a:	f388 8811 	msr	BASEPRI, r8
	}
 8002a8e:	4620      	mov	r0, r4
 8002a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						xReturn = pdFAIL;
 8002a94:	2400      	movs	r4, #0
 8002a96:	e7f6      	b.n	8002a86 <xTaskGenericNotifyFromISR+0xa6>
	BaseType_t xReturn = pdPASS;
 8002a98:	2401      	movs	r4, #1
 8002a9a:	e7f4      	b.n	8002a86 <xTaskGenericNotifyFromISR+0xa6>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8002a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a9e:	b153      	cbz	r3, 8002ab6 <xTaskGenericNotifyFromISR+0xd6>
	__asm volatile
 8002aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa4:	b672      	cpsid	i
 8002aa6:	f383 8811 	msr	BASEPRI, r3
 8002aaa:	f3bf 8f6f 	isb	sy
 8002aae:	f3bf 8f4f 	dsb	sy
 8002ab2:	b662      	cpsie	i
 8002ab4:	e7fe      	b.n	8002ab4 <xTaskGenericNotifyFromISR+0xd4>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ab6:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <xTaskGenericNotifyFromISR+0x138>)
 8002ab8:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8002abc:	bb2b      	cbnz	r3, 8002b0a <xTaskGenericNotifyFromISR+0x12a>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002abe:	1d3d      	adds	r5, r7, #4
 8002ac0:	4628      	mov	r0, r5
 8002ac2:	f7fe fdfd 	bl	80016c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002ac6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ac8:	4b13      	ldr	r3, [pc, #76]	; (8002b18 <xTaskGenericNotifyFromISR+0x138>)
 8002aca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8002ace:	4298      	cmp	r0, r3
 8002ad0:	d902      	bls.n	8002ad8 <xTaskGenericNotifyFromISR+0xf8>
 8002ad2:	4b11      	ldr	r3, [pc, #68]	; (8002b18 <xTaskGenericNotifyFromISR+0x138>)
 8002ad4:	f8c3 04e0 	str.w	r0, [r3, #1248]	; 0x4e0
 8002ad8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002adc:	4629      	mov	r1, r5
 8002ade:	4b0f      	ldr	r3, [pc, #60]	; (8002b1c <xTaskGenericNotifyFromISR+0x13c>)
 8002ae0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002ae4:	f7fe fdc8 	bl	8001678 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002ae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aea:	4b0b      	ldr	r3, [pc, #44]	; (8002b18 <xTaskGenericNotifyFromISR+0x138>)
 8002aec:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8002af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d9c9      	bls.n	8002a8a <xTaskGenericNotifyFromISR+0xaa>
					if( pxHigherPriorityTaskWoken != NULL )
 8002af6:	9b06      	ldr	r3, [sp, #24]
 8002af8:	b113      	cbz	r3, 8002b00 <xTaskGenericNotifyFromISR+0x120>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8002afa:	2301      	movs	r3, #1
 8002afc:	9a06      	ldr	r2, [sp, #24]
 8002afe:	6013      	str	r3, [r2, #0]
					xYieldPending = pdTRUE;
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <xTaskGenericNotifyFromISR+0x138>)
 8002b02:	2201      	movs	r2, #1
 8002b04:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 8002b08:	e7bf      	b.n	8002a8a <xTaskGenericNotifyFromISR+0xaa>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002b0a:	f107 0118 	add.w	r1, r7, #24
 8002b0e:	4804      	ldr	r0, [pc, #16]	; (8002b20 <xTaskGenericNotifyFromISR+0x140>)
 8002b10:	f7fe fdb2 	bl	8001678 <vListInsertEnd>
 8002b14:	e7e8      	b.n	8002ae8 <xTaskGenericNotifyFromISR+0x108>
 8002b16:	bf00      	nop
 8002b18:	20000b7c 	.word	0x20000b7c
 8002b1c:	20000bac 	.word	0x20000bac
 8002b20:	20000b90 	.word	0x20000b90

08002b24 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002b24:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <prvGetNextExpireTime+0x1c>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	6813      	ldr	r3, [r2, #0]
 8002b2a:	b92b      	cbnz	r3, 8002b38 <prvGetNextExpireTime+0x14>
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002b30:	b923      	cbnz	r3, 8002b3c <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002b32:	68d3      	ldr	r3, [r2, #12]
 8002b34:	6818      	ldr	r0, [r3, #0]
 8002b36:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002b38:	2300      	movs	r3, #0
 8002b3a:	e7f8      	b.n	8002b2e <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002b3c:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8002b3e:	4770      	bx	lr
 8002b40:	2000107c 	.word	0x2000107c

08002b44 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002b44:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002b46:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002b48:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002b4a:	4291      	cmp	r1, r2
 8002b4c:	d80c      	bhi.n	8002b68 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b4e:	1ad2      	subs	r2, r2, r3
 8002b50:	6983      	ldr	r3, [r0, #24]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d301      	bcc.n	8002b5a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002b56:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8002b58:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002b5a:	1d01      	adds	r1, r0, #4
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <prvInsertTimerInActiveList+0x48>)
 8002b5e:	6858      	ldr	r0, [r3, #4]
 8002b60:	f7fe fd95 	bl	800168e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8002b64:	2000      	movs	r0, #0
 8002b66:	e7f7      	b.n	8002b58 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	bf2c      	ite	cs
 8002b6c:	2200      	movcs	r2, #0
 8002b6e:	2201      	movcc	r2, #1
 8002b70:	4299      	cmp	r1, r3
 8002b72:	bf38      	it	cc
 8002b74:	2200      	movcc	r2, #0
 8002b76:	b10a      	cbz	r2, 8002b7c <prvInsertTimerInActiveList+0x38>
			xProcessTimerNow = pdTRUE;
 8002b78:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8002b7a:	e7ed      	b.n	8002b58 <prvInsertTimerInActiveList+0x14>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002b7c:	1d01      	adds	r1, r0, #4
 8002b7e:	4b03      	ldr	r3, [pc, #12]	; (8002b8c <prvInsertTimerInActiveList+0x48>)
 8002b80:	6818      	ldr	r0, [r3, #0]
 8002b82:	f7fe fd84 	bl	800168e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8002b86:	2000      	movs	r0, #0
 8002b88:	e7e6      	b.n	8002b58 <prvInsertTimerInActiveList+0x14>
 8002b8a:	bf00      	nop
 8002b8c:	2000107c 	.word	0x2000107c

08002b90 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002b90:	b570      	push	{r4, r5, r6, lr}
 8002b92:	b082      	sub	sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002b94:	f000 fa6e 	bl	8003074 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002b98:	4b12      	ldr	r3, [pc, #72]	; (8002be4 <prvCheckForValidListAndQueue+0x54>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	b11b      	cbz	r3, 8002ba6 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002b9e:	f000 fa8f 	bl	80030c0 <vPortExitCritical>
}
 8002ba2:	b002      	add	sp, #8
 8002ba4:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
 8002ba6:	4c0f      	ldr	r4, [pc, #60]	; (8002be4 <prvCheckForValidListAndQueue+0x54>)
 8002ba8:	f104 060c 	add.w	r6, r4, #12
 8002bac:	4630      	mov	r0, r6
 8002bae:	f7fe fd55 	bl	800165c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002bb2:	f104 0520 	add.w	r5, r4, #32
 8002bb6:	4628      	mov	r0, r5
 8002bb8:	f7fe fd50 	bl	800165c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002bbc:	6026      	str	r6, [r4, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002bbe:	6065      	str	r5, [r4, #4]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8002bc8:	f104 0284 	add.w	r2, r4, #132	; 0x84
 8002bcc:	2110      	movs	r1, #16
 8002bce:	200a      	movs	r0, #10
 8002bd0:	f7fe fe7e 	bl	80018d0 <xQueueGenericCreateStatic>
 8002bd4:	60a0      	str	r0, [r4, #8]
				if( xTimerQueue != NULL )
 8002bd6:	2800      	cmp	r0, #0
 8002bd8:	d0e1      	beq.n	8002b9e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002bda:	4903      	ldr	r1, [pc, #12]	; (8002be8 <prvCheckForValidListAndQueue+0x58>)
 8002bdc:	f7ff f8ee 	bl	8001dbc <vQueueAddToRegistry>
 8002be0:	e7dd      	b.n	8002b9e <prvCheckForValidListAndQueue+0xe>
 8002be2:	bf00      	nop
 8002be4:	2000107c 	.word	0x2000107c
 8002be8:	0800b690 	.word	0x0800b690

08002bec <xTimerCreateTimerTask>:
{
 8002bec:	b510      	push	{r4, lr}
 8002bee:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8002bf0:	f7ff ffce 	bl	8002b90 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8002bf4:	4b14      	ldr	r3, [pc, #80]	; (8002c48 <xTimerCreateTimerTask+0x5c>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	b1d3      	cbz	r3, 8002c30 <xTimerCreateTimerTask+0x44>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8002bfa:	2400      	movs	r4, #0
 8002bfc:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002bfe:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002c00:	aa07      	add	r2, sp, #28
 8002c02:	a906      	add	r1, sp, #24
 8002c04:	a805      	add	r0, sp, #20
 8002c06:	f7fe fd19 	bl	800163c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002c0a:	9b05      	ldr	r3, [sp, #20]
 8002c0c:	9302      	str	r3, [sp, #8]
 8002c0e:	9b06      	ldr	r3, [sp, #24]
 8002c10:	9301      	str	r3, [sp, #4]
 8002c12:	2302      	movs	r3, #2
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	4623      	mov	r3, r4
 8002c18:	9a07      	ldr	r2, [sp, #28]
 8002c1a:	490c      	ldr	r1, [pc, #48]	; (8002c4c <xTimerCreateTimerTask+0x60>)
 8002c1c:	480c      	ldr	r0, [pc, #48]	; (8002c50 <xTimerCreateTimerTask+0x64>)
 8002c1e:	f7ff fa81 	bl	8002124 <xTaskCreateStatic>
 8002c22:	4b09      	ldr	r3, [pc, #36]	; (8002c48 <xTimerCreateTimerTask+0x5c>)
 8002c24:	f8c3 0124 	str.w	r0, [r3, #292]	; 0x124
			if( xTimerTaskHandle != NULL )
 8002c28:	b110      	cbz	r0, 8002c30 <xTimerCreateTimerTask+0x44>
}
 8002c2a:	2001      	movs	r0, #1
 8002c2c:	b008      	add	sp, #32
 8002c2e:	bd10      	pop	{r4, pc}
 8002c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c34:	b672      	cpsid	i
 8002c36:	f383 8811 	msr	BASEPRI, r3
 8002c3a:	f3bf 8f6f 	isb	sy
 8002c3e:	f3bf 8f4f 	dsb	sy
 8002c42:	b662      	cpsie	i
	configASSERT( xReturn );
 8002c44:	e7fe      	b.n	8002c44 <xTimerCreateTimerTask+0x58>
 8002c46:	bf00      	nop
 8002c48:	2000107c 	.word	0x2000107c
 8002c4c:	0800b698 	.word	0x0800b698
 8002c50:	08002f7d 	.word	0x08002f7d

08002c54 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8002c54:	b1b8      	cbz	r0, 8002c86 <xTimerGenericCommand+0x32>
 8002c56:	469c      	mov	ip, r3
 8002c58:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8002c5a:	4819      	ldr	r0, [pc, #100]	; (8002cc0 <xTimerGenericCommand+0x6c>)
 8002c5c:	6880      	ldr	r0, [r0, #8]
 8002c5e:	b368      	cbz	r0, 8002cbc <xTimerGenericCommand+0x68>
{
 8002c60:	b500      	push	{lr}
 8002c62:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8002c64:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002c66:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8002c68:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002c6a:	2905      	cmp	r1, #5
 8002c6c:	dc1e      	bgt.n	8002cac <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002c6e:	f7ff fd7d 	bl	800276c <xTaskGetSchedulerState>
 8002c72:	2802      	cmp	r0, #2
 8002c74:	d012      	beq.n	8002c9c <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002c76:	2300      	movs	r3, #0
 8002c78:	461a      	mov	r2, r3
 8002c7a:	4669      	mov	r1, sp
 8002c7c:	4810      	ldr	r0, [pc, #64]	; (8002cc0 <xTimerGenericCommand+0x6c>)
 8002c7e:	6880      	ldr	r0, [r0, #8]
 8002c80:	f7fe feac 	bl	80019dc <xQueueGenericSend>
 8002c84:	e017      	b.n	8002cb6 <xTimerGenericCommand+0x62>
 8002c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c8a:	b672      	cpsid	i
 8002c8c:	f383 8811 	msr	BASEPRI, r3
 8002c90:	f3bf 8f6f 	isb	sy
 8002c94:	f3bf 8f4f 	dsb	sy
 8002c98:	b662      	cpsie	i
	configASSERT( xTimer );
 8002c9a:	e7fe      	b.n	8002c9a <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	9a06      	ldr	r2, [sp, #24]
 8002ca0:	4669      	mov	r1, sp
 8002ca2:	4807      	ldr	r0, [pc, #28]	; (8002cc0 <xTimerGenericCommand+0x6c>)
 8002ca4:	6880      	ldr	r0, [r0, #8]
 8002ca6:	f7fe fe99 	bl	80019dc <xQueueGenericSend>
 8002caa:	e004      	b.n	8002cb6 <xTimerGenericCommand+0x62>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002cac:	2300      	movs	r3, #0
 8002cae:	4662      	mov	r2, ip
 8002cb0:	4669      	mov	r1, sp
 8002cb2:	f7fe ff5f 	bl	8001b74 <xQueueGenericSendFromISR>
}
 8002cb6:	b005      	add	sp, #20
 8002cb8:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8002cbc:	2000      	movs	r0, #0
}
 8002cbe:	4770      	bx	lr
 8002cc0:	2000107c 	.word	0x2000107c

08002cc4 <prvSwitchTimerLists>:
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002cc4:	4b22      	ldr	r3, [pc, #136]	; (8002d50 <prvSwitchTimerLists+0x8c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	2a00      	cmp	r2, #0
 8002ccc:	d03b      	beq.n	8002d46 <prvSwitchTimerLists+0x82>
{
 8002cce:	b570      	push	{r4, r5, r6, lr}
 8002cd0:	b082      	sub	sp, #8
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cd6:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002cd8:	1d25      	adds	r5, r4, #4
 8002cda:	4628      	mov	r0, r5
 8002cdc:	f7fe fcf0 	bl	80016c0 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ce0:	6a23      	ldr	r3, [r4, #32]
 8002ce2:	4620      	mov	r0, r4
 8002ce4:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002ce6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8002cea:	f013 0f04 	tst.w	r3, #4
 8002cee:	d10a      	bne.n	8002d06 <prvSwitchTimerLists+0x42>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002cf0:	4b17      	ldr	r3, [pc, #92]	; (8002d50 <prvSwitchTimerLists+0x8c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	2a00      	cmp	r2, #0
 8002cf8:	d1eb      	bne.n	8002cd2 <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8002cfa:	4a15      	ldr	r2, [pc, #84]	; (8002d50 <prvSwitchTimerLists+0x8c>)
 8002cfc:	6851      	ldr	r1, [r2, #4]
 8002cfe:	6011      	str	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002d00:	6053      	str	r3, [r2, #4]
}
 8002d02:	b002      	add	sp, #8
 8002d04:	bd70      	pop	{r4, r5, r6, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002d06:	69a3      	ldr	r3, [r4, #24]
 8002d08:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8002d0a:	429e      	cmp	r6, r3
 8002d0c:	d207      	bcs.n	8002d1e <prvSwitchTimerLists+0x5a>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002d0e:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002d10:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002d12:	4629      	mov	r1, r5
 8002d14:	4b0e      	ldr	r3, [pc, #56]	; (8002d50 <prvSwitchTimerLists+0x8c>)
 8002d16:	6818      	ldr	r0, [r3, #0]
 8002d18:	f7fe fcb9 	bl	800168e <vListInsert>
 8002d1c:	e7e8      	b.n	8002cf0 <prvSwitchTimerLists+0x2c>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002d1e:	2100      	movs	r1, #0
 8002d20:	9100      	str	r1, [sp, #0]
 8002d22:	460b      	mov	r3, r1
 8002d24:	4632      	mov	r2, r6
 8002d26:	4620      	mov	r0, r4
 8002d28:	f7ff ff94 	bl	8002c54 <xTimerGenericCommand>
				configASSERT( xResult );
 8002d2c:	2800      	cmp	r0, #0
 8002d2e:	d1df      	bne.n	8002cf0 <prvSwitchTimerLists+0x2c>
 8002d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d34:	b672      	cpsid	i
 8002d36:	f383 8811 	msr	BASEPRI, r3
 8002d3a:	f3bf 8f6f 	isb	sy
 8002d3e:	f3bf 8f4f 	dsb	sy
 8002d42:	b662      	cpsie	i
 8002d44:	e7fe      	b.n	8002d44 <prvSwitchTimerLists+0x80>
	pxCurrentTimerList = pxOverflowTimerList;
 8002d46:	4a02      	ldr	r2, [pc, #8]	; (8002d50 <prvSwitchTimerLists+0x8c>)
 8002d48:	6851      	ldr	r1, [r2, #4]
 8002d4a:	6011      	str	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002d4c:	6053      	str	r3, [r2, #4]
 8002d4e:	4770      	bx	lr
 8002d50:	2000107c 	.word	0x2000107c

08002d54 <prvSampleTimeNow>:
{
 8002d54:	b538      	push	{r3, r4, r5, lr}
 8002d56:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8002d58:	f7ff fab0 	bl	80022bc <xTaskGetTickCount>
 8002d5c:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8002d5e:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <prvSampleTimeNow+0x2c>)
 8002d60:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002d64:	4283      	cmp	r3, r0
 8002d66:	d806      	bhi.n	8002d76 <prvSampleTimeNow+0x22>
		*pxTimerListsWereSwitched = pdFALSE;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8002d6c:	4b04      	ldr	r3, [pc, #16]	; (8002d80 <prvSampleTimeNow+0x2c>)
 8002d6e:	f8c3 4128 	str.w	r4, [r3, #296]	; 0x128
}
 8002d72:	4620      	mov	r0, r4
 8002d74:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8002d76:	f7ff ffa5 	bl	8002cc4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	602b      	str	r3, [r5, #0]
 8002d7e:	e7f5      	b.n	8002d6c <prvSampleTimeNow+0x18>
 8002d80:	2000107c 	.word	0x2000107c

08002d84 <prvProcessExpiredTimer>:
{
 8002d84:	b570      	push	{r4, r5, r6, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	4606      	mov	r6, r0
 8002d8a:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d8c:	4918      	ldr	r1, [pc, #96]	; (8002df0 <prvProcessExpiredTimer+0x6c>)
 8002d8e:	6809      	ldr	r1, [r1, #0]
 8002d90:	68c9      	ldr	r1, [r1, #12]
 8002d92:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d94:	1d20      	adds	r0, r4, #4
 8002d96:	f7fe fc93 	bl	80016c0 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002d9a:	f894 c028 	ldrb.w	ip, [r4, #40]	; 0x28
 8002d9e:	f01c 0f04 	tst.w	ip, #4
 8002da2:	d108      	bne.n	8002db6 <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002da4:	f02c 0c01 	bic.w	ip, ip, #1
 8002da8:	f884 c028 	strb.w	ip, [r4, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002dac:	6a23      	ldr	r3, [r4, #32]
 8002dae:	4620      	mov	r0, r4
 8002db0:	4798      	blx	r3
}
 8002db2:	b002      	add	sp, #8
 8002db4:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002db6:	69a1      	ldr	r1, [r4, #24]
 8002db8:	4633      	mov	r3, r6
 8002dba:	462a      	mov	r2, r5
 8002dbc:	4431      	add	r1, r6
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	f7ff fec0 	bl	8002b44 <prvInsertTimerInActiveList>
 8002dc4:	2800      	cmp	r0, #0
 8002dc6:	d0f1      	beq.n	8002dac <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002dc8:	2100      	movs	r1, #0
 8002dca:	9100      	str	r1, [sp, #0]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	4632      	mov	r2, r6
 8002dd0:	4620      	mov	r0, r4
 8002dd2:	f7ff ff3f 	bl	8002c54 <xTimerGenericCommand>
			configASSERT( xResult );
 8002dd6:	2800      	cmp	r0, #0
 8002dd8:	d1e8      	bne.n	8002dac <prvProcessExpiredTimer+0x28>
 8002dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dde:	b672      	cpsid	i
 8002de0:	f383 8811 	msr	BASEPRI, r3
 8002de4:	f3bf 8f6f 	isb	sy
 8002de8:	f3bf 8f4f 	dsb	sy
 8002dec:	b662      	cpsie	i
 8002dee:	e7fe      	b.n	8002dee <prvProcessExpiredTimer+0x6a>
 8002df0:	2000107c 	.word	0x2000107c

08002df4 <prvProcessTimerOrBlockTask>:
{
 8002df4:	b570      	push	{r4, r5, r6, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	4606      	mov	r6, r0
 8002dfa:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8002dfc:	f7ff fa54 	bl	80022a8 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002e00:	a801      	add	r0, sp, #4
 8002e02:	f7ff ffa7 	bl	8002d54 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8002e06:	9b01      	ldr	r3, [sp, #4]
 8002e08:	bb3b      	cbnz	r3, 8002e5a <prvProcessTimerOrBlockTask+0x66>
 8002e0a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002e0c:	42b0      	cmp	r0, r6
 8002e0e:	bf28      	it	cs
 8002e10:	2c00      	cmpcs	r4, #0
 8002e12:	d019      	beq.n	8002e48 <prvProcessTimerOrBlockTask+0x54>
				if( xListWasEmpty != pdFALSE )
 8002e14:	b124      	cbz	r4, 8002e20 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002e16:	4a13      	ldr	r2, [pc, #76]	; (8002e64 <prvProcessTimerOrBlockTask+0x70>)
 8002e18:	6852      	ldr	r2, [r2, #4]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	b9da      	cbnz	r2, 8002e56 <prvProcessTimerOrBlockTask+0x62>
 8002e1e:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002e20:	4622      	mov	r2, r4
 8002e22:	1b71      	subs	r1, r6, r5
 8002e24:	4b0f      	ldr	r3, [pc, #60]	; (8002e64 <prvProcessTimerOrBlockTask+0x70>)
 8002e26:	6898      	ldr	r0, [r3, #8]
 8002e28:	f7fe ffdc 	bl	8001de4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002e2c:	f7ff fada 	bl	80023e4 <xTaskResumeAll>
 8002e30:	b9a8      	cbnz	r0, 8002e5e <prvProcessTimerOrBlockTask+0x6a>
					portYIELD_WITHIN_API();
 8002e32:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e3a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8002e3e:	f3bf 8f4f 	dsb	sy
 8002e42:	f3bf 8f6f 	isb	sy
 8002e46:	e00a      	b.n	8002e5e <prvProcessTimerOrBlockTask+0x6a>
				( void ) xTaskResumeAll();
 8002e48:	f7ff facc 	bl	80023e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002e4c:	4629      	mov	r1, r5
 8002e4e:	4630      	mov	r0, r6
 8002e50:	f7ff ff98 	bl	8002d84 <prvProcessExpiredTimer>
 8002e54:	e003      	b.n	8002e5e <prvProcessTimerOrBlockTask+0x6a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002e56:	461c      	mov	r4, r3
 8002e58:	e7e2      	b.n	8002e20 <prvProcessTimerOrBlockTask+0x2c>
			( void ) xTaskResumeAll();
 8002e5a:	f7ff fac3 	bl	80023e4 <xTaskResumeAll>
}
 8002e5e:	b002      	add	sp, #8
 8002e60:	bd70      	pop	{r4, r5, r6, pc}
 8002e62:	bf00      	nop
 8002e64:	2000107c 	.word	0x2000107c

08002e68 <prvProcessReceivedCommands>:
{
 8002e68:	b510      	push	{r4, lr}
 8002e6a:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002e6c:	e002      	b.n	8002e74 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002e6e:	9b04      	ldr	r3, [sp, #16]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	da0f      	bge.n	8002e94 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002e74:	2200      	movs	r2, #0
 8002e76:	a904      	add	r1, sp, #16
 8002e78:	4b3f      	ldr	r3, [pc, #252]	; (8002f78 <prvProcessReceivedCommands+0x110>)
 8002e7a:	6898      	ldr	r0, [r3, #8]
 8002e7c:	f7fe fee8 	bl	8001c50 <xQueueReceive>
 8002e80:	2800      	cmp	r0, #0
 8002e82:	d077      	beq.n	8002f74 <prvProcessReceivedCommands+0x10c>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8002e84:	9b04      	ldr	r3, [sp, #16]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	daf1      	bge.n	8002e6e <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8002e8a:	9907      	ldr	r1, [sp, #28]
 8002e8c:	9806      	ldr	r0, [sp, #24]
 8002e8e:	9b05      	ldr	r3, [sp, #20]
 8002e90:	4798      	blx	r3
 8002e92:	e7ec      	b.n	8002e6e <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002e94:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002e96:	6963      	ldr	r3, [r4, #20]
 8002e98:	b113      	cbz	r3, 8002ea0 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002e9a:	1d20      	adds	r0, r4, #4
 8002e9c:	f7fe fc10 	bl	80016c0 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002ea0:	a803      	add	r0, sp, #12
 8002ea2:	f7ff ff57 	bl	8002d54 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8002ea6:	9b04      	ldr	r3, [sp, #16]
 8002ea8:	2b09      	cmp	r3, #9
 8002eaa:	d8e3      	bhi.n	8002e74 <prvProcessReceivedCommands+0xc>
 8002eac:	e8df f003 	tbb	[pc, r3]
 8002eb0:	32050505 	.word	0x32050505
 8002eb4:	05055439 	.word	0x05055439
 8002eb8:	3932      	.short	0x3932
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002eba:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8002ebe:	f043 0301 	orr.w	r3, r3, #1
 8002ec2:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002ec6:	9b05      	ldr	r3, [sp, #20]
 8002ec8:	69a1      	ldr	r1, [r4, #24]
 8002eca:	4602      	mov	r2, r0
 8002ecc:	4419      	add	r1, r3
 8002ece:	4620      	mov	r0, r4
 8002ed0:	f7ff fe38 	bl	8002b44 <prvInsertTimerInActiveList>
 8002ed4:	2800      	cmp	r0, #0
 8002ed6:	d0cd      	beq.n	8002e74 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ed8:	6a23      	ldr	r3, [r4, #32]
 8002eda:	4620      	mov	r0, r4
 8002edc:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002ede:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8002ee2:	f013 0f04 	tst.w	r3, #4
 8002ee6:	d0c5      	beq.n	8002e74 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002ee8:	69a2      	ldr	r2, [r4, #24]
 8002eea:	2100      	movs	r1, #0
 8002eec:	9100      	str	r1, [sp, #0]
 8002eee:	460b      	mov	r3, r1
 8002ef0:	9805      	ldr	r0, [sp, #20]
 8002ef2:	4402      	add	r2, r0
 8002ef4:	4620      	mov	r0, r4
 8002ef6:	f7ff fead 	bl	8002c54 <xTimerGenericCommand>
							configASSERT( xResult );
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d1ba      	bne.n	8002e74 <prvProcessReceivedCommands+0xc>
 8002efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f02:	b672      	cpsid	i
 8002f04:	f383 8811 	msr	BASEPRI, r3
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	b662      	cpsie	i
 8002f12:	e7fe      	b.n	8002f12 <prvProcessReceivedCommands+0xaa>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002f14:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8002f18:	f023 0301 	bic.w	r3, r3, #1
 8002f1c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					break;
 8002f20:	e7a8      	b.n	8002e74 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002f22:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8002f26:	f043 0301 	orr.w	r3, r3, #1
 8002f2a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002f2e:	9905      	ldr	r1, [sp, #20]
 8002f30:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002f32:	b131      	cbz	r1, 8002f42 <prvProcessReceivedCommands+0xda>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002f34:	4603      	mov	r3, r0
 8002f36:	4602      	mov	r2, r0
 8002f38:	4401      	add	r1, r0
 8002f3a:	4620      	mov	r0, r4
 8002f3c:	f7ff fe02 	bl	8002b44 <prvInsertTimerInActiveList>
					break;
 8002f40:	e798      	b.n	8002e74 <prvProcessReceivedCommands+0xc>
 8002f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f46:	b672      	cpsid	i
 8002f48:	f383 8811 	msr	BASEPRI, r3
 8002f4c:	f3bf 8f6f 	isb	sy
 8002f50:	f3bf 8f4f 	dsb	sy
 8002f54:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002f56:	e7fe      	b.n	8002f56 <prvProcessReceivedCommands+0xee>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002f58:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8002f5c:	f013 0f02 	tst.w	r3, #2
 8002f60:	d004      	beq.n	8002f6c <prvProcessReceivedCommands+0x104>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002f62:	f023 0301 	bic.w	r3, r3, #1
 8002f66:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 8002f6a:	e783      	b.n	8002e74 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 8002f6c:	4620      	mov	r0, r4
 8002f6e:	f000 fa7d 	bl	800346c <vPortFree>
 8002f72:	e77f      	b.n	8002e74 <prvProcessReceivedCommands+0xc>
}
 8002f74:	b008      	add	sp, #32
 8002f76:	bd10      	pop	{r4, pc}
 8002f78:	2000107c 	.word	0x2000107c

08002f7c <prvTimerTask>:
{
 8002f7c:	b500      	push	{lr}
 8002f7e:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002f80:	a801      	add	r0, sp, #4
 8002f82:	f7ff fdcf 	bl	8002b24 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002f86:	9901      	ldr	r1, [sp, #4]
 8002f88:	f7ff ff34 	bl	8002df4 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8002f8c:	f7ff ff6c 	bl	8002e68 <prvProcessReceivedCommands>
	for( ;; )
 8002f90:	e7f6      	b.n	8002f80 <prvTimerTask+0x4>
	...

08002f94 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002f94:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002f9a:	4b0f      	ldr	r3, [pc, #60]	; (8002fd8 <prvTaskExitError+0x44>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa2:	d00a      	beq.n	8002fba <prvTaskExitError+0x26>
 8002fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa8:	b672      	cpsid	i
 8002faa:	f383 8811 	msr	BASEPRI, r3
 8002fae:	f3bf 8f6f 	isb	sy
 8002fb2:	f3bf 8f4f 	dsb	sy
 8002fb6:	b662      	cpsie	i
 8002fb8:	e7fe      	b.n	8002fb8 <prvTaskExitError+0x24>
 8002fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbe:	b672      	cpsid	i
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002fce:	9b01      	ldr	r3, [sp, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0fc      	beq.n	8002fce <prvTaskExitError+0x3a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002fd4:	b002      	add	sp, #8
 8002fd6:	4770      	bx	lr
 8002fd8:	20000014 	.word	0x20000014

08002fdc <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002fdc:	4808      	ldr	r0, [pc, #32]	; (8003000 <prvPortStartFirstTask+0x24>)
 8002fde:	6800      	ldr	r0, [r0, #0]
 8002fe0:	6800      	ldr	r0, [r0, #0]
 8002fe2:	f380 8808 	msr	MSP, r0
 8002fe6:	f04f 0000 	mov.w	r0, #0
 8002fea:	f380 8814 	msr	CONTROL, r0
 8002fee:	b662      	cpsie	i
 8002ff0:	b661      	cpsie	f
 8002ff2:	f3bf 8f4f 	dsb	sy
 8002ff6:	f3bf 8f6f 	isb	sy
 8002ffa:	df00      	svc	0
 8002ffc:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002ffe:	0000      	.short	0x0000
 8003000:	e000ed08 	.word	0xe000ed08

08003004 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003004:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003014 <vPortEnableVFP+0x10>
 8003008:	6801      	ldr	r1, [r0, #0]
 800300a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800300e:	6001      	str	r1, [r0, #0]
 8003010:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003012:	0000      	.short	0x0000
 8003014:	e000ed88 	.word	0xe000ed88

08003018 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003018:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800301c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003020:	f021 0101 	bic.w	r1, r1, #1
 8003024:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003028:	4b05      	ldr	r3, [pc, #20]	; (8003040 <pxPortInitialiseStack+0x28>)
 800302a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800302e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003032:	f06f 0302 	mvn.w	r3, #2
 8003036:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800303a:	3844      	subs	r0, #68	; 0x44
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	08002f95 	.word	0x08002f95
	...

08003050 <SVC_Handler>:
	__asm volatile (
 8003050:	4b07      	ldr	r3, [pc, #28]	; (8003070 <pxCurrentTCBConst2>)
 8003052:	6819      	ldr	r1, [r3, #0]
 8003054:	6808      	ldr	r0, [r1, #0]
 8003056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800305a:	f380 8809 	msr	PSP, r0
 800305e:	f3bf 8f6f 	isb	sy
 8003062:	f04f 0000 	mov.w	r0, #0
 8003066:	f380 8811 	msr	BASEPRI, r0
 800306a:	4770      	bx	lr
 800306c:	f3af 8000 	nop.w

08003070 <pxCurrentTCBConst2>:
 8003070:	20001050 	.word	0x20001050

08003074 <vPortEnterCritical>:
 8003074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003078:	b672      	cpsid	i
 800307a:	f383 8811 	msr	BASEPRI, r3
 800307e:	f3bf 8f6f 	isb	sy
 8003082:	f3bf 8f4f 	dsb	sy
 8003086:	b662      	cpsie	i
	uxCriticalNesting++;
 8003088:	4a0c      	ldr	r2, [pc, #48]	; (80030bc <vPortEnterCritical+0x48>)
 800308a:	6813      	ldr	r3, [r2, #0]
 800308c:	3301      	adds	r3, #1
 800308e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003090:	2b01      	cmp	r3, #1
 8003092:	d000      	beq.n	8003096 <vPortEnterCritical+0x22>
}
 8003094:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003096:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800309a:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 800309e:	f013 0fff 	tst.w	r3, #255	; 0xff
 80030a2:	d0f7      	beq.n	8003094 <vPortEnterCritical+0x20>
 80030a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a8:	b672      	cpsid	i
 80030aa:	f383 8811 	msr	BASEPRI, r3
 80030ae:	f3bf 8f6f 	isb	sy
 80030b2:	f3bf 8f4f 	dsb	sy
 80030b6:	b662      	cpsie	i
 80030b8:	e7fe      	b.n	80030b8 <vPortEnterCritical+0x44>
 80030ba:	bf00      	nop
 80030bc:	20000014 	.word	0x20000014

080030c0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80030c0:	4b0a      	ldr	r3, [pc, #40]	; (80030ec <vPortExitCritical+0x2c>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	b953      	cbnz	r3, 80030dc <vPortExitCritical+0x1c>
 80030c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ca:	b672      	cpsid	i
 80030cc:	f383 8811 	msr	BASEPRI, r3
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	b662      	cpsie	i
 80030da:	e7fe      	b.n	80030da <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 80030dc:	3b01      	subs	r3, #1
 80030de:	4a03      	ldr	r2, [pc, #12]	; (80030ec <vPortExitCritical+0x2c>)
 80030e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80030e2:	b90b      	cbnz	r3, 80030e8 <vPortExitCritical+0x28>
	__asm volatile
 80030e4:	f383 8811 	msr	BASEPRI, r3
}
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	20000014 	.word	0x20000014

080030f0 <PendSV_Handler>:
	__asm volatile
 80030f0:	f3ef 8009 	mrs	r0, PSP
 80030f4:	f3bf 8f6f 	isb	sy
 80030f8:	4b15      	ldr	r3, [pc, #84]	; (8003150 <pxCurrentTCBConst>)
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	f01e 0f10 	tst.w	lr, #16
 8003100:	bf08      	it	eq
 8003102:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003106:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800310a:	6010      	str	r0, [r2, #0]
 800310c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003110:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003114:	b672      	cpsid	i
 8003116:	f380 8811 	msr	BASEPRI, r0
 800311a:	f3bf 8f4f 	dsb	sy
 800311e:	f3bf 8f6f 	isb	sy
 8003122:	b662      	cpsie	i
 8003124:	f7ff fa00 	bl	8002528 <vTaskSwitchContext>
 8003128:	f04f 0000 	mov.w	r0, #0
 800312c:	f380 8811 	msr	BASEPRI, r0
 8003130:	bc09      	pop	{r0, r3}
 8003132:	6819      	ldr	r1, [r3, #0]
 8003134:	6808      	ldr	r0, [r1, #0]
 8003136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800313a:	f01e 0f10 	tst.w	lr, #16
 800313e:	bf08      	it	eq
 8003140:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003144:	f380 8809 	msr	PSP, r0
 8003148:	f3bf 8f6f 	isb	sy
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop

08003150 <pxCurrentTCBConst>:
 8003150:	20001050 	.word	0x20001050

08003154 <SysTick_Handler>:
{
 8003154:	b508      	push	{r3, lr}
	__asm volatile
 8003156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800315a:	b672      	cpsid	i
 800315c:	f383 8811 	msr	BASEPRI, r3
 8003160:	f3bf 8f6f 	isb	sy
 8003164:	f3bf 8f4f 	dsb	sy
 8003168:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 800316a:	f7ff f8ad 	bl	80022c8 <xTaskIncrementTick>
 800316e:	b128      	cbz	r0, 800317c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003170:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003174:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003178:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 800317c:	2300      	movs	r3, #0
 800317e:	f383 8811 	msr	BASEPRI, r3
}
 8003182:	bd08      	pop	{r3, pc}

08003184 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003184:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8003188:	2300      	movs	r3, #0
 800318a:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800318c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800318e:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <vPortSetupTimerInterrupt+0x20>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4905      	ldr	r1, [pc, #20]	; (80031a8 <vPortSetupTimerInterrupt+0x24>)
 8003194:	fba1 1303 	umull	r1, r3, r1, r3
 8003198:	099b      	lsrs	r3, r3, #6
 800319a:	3b01      	subs	r3, #1
 800319c:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800319e:	2307      	movs	r3, #7
 80031a0:	6113      	str	r3, [r2, #16]
}
 80031a2:	4770      	bx	lr
 80031a4:	200000a8 	.word	0x200000a8
 80031a8:	10624dd3 	.word	0x10624dd3

080031ac <xPortStartScheduler>:
{
 80031ac:	b530      	push	{r4, r5, lr}
 80031ae:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80031b0:	4b2f      	ldr	r3, [pc, #188]	; (8003270 <xPortStartScheduler+0xc4>)
 80031b2:	781a      	ldrb	r2, [r3, #0]
 80031b4:	b2d2      	uxtb	r2, r2
 80031b6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80031b8:	22ff      	movs	r2, #255	; 0xff
 80031ba:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80031c4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80031c8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031cc:	4a29      	ldr	r2, [pc, #164]	; (8003274 <xPortStartScheduler+0xc8>)
 80031ce:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80031d0:	2307      	movs	r3, #7
 80031d2:	6053      	str	r3, [r2, #4]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031d4:	e009      	b.n	80031ea <xPortStartScheduler+0x3e>
			ulMaxPRIGROUPValue--;
 80031d6:	4a27      	ldr	r2, [pc, #156]	; (8003274 <xPortStartScheduler+0xc8>)
 80031d8:	6853      	ldr	r3, [r2, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	6053      	str	r3, [r2, #4]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80031de:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031ea:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80031ee:	f013 0f80 	tst.w	r3, #128	; 0x80
 80031f2:	d1f0      	bne.n	80031d6 <xPortStartScheduler+0x2a>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80031f4:	4b1f      	ldr	r3, [pc, #124]	; (8003274 <xPortStartScheduler+0xc8>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d00a      	beq.n	8003212 <xPortStartScheduler+0x66>
	__asm volatile
 80031fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003200:	b672      	cpsid	i
 8003202:	f383 8811 	msr	BASEPRI, r3
 8003206:	f3bf 8f6f 	isb	sy
 800320a:	f3bf 8f4f 	dsb	sy
 800320e:	b662      	cpsie	i
 8003210:	e7fe      	b.n	8003210 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003212:	021b      	lsls	r3, r3, #8
 8003214:	4a17      	ldr	r2, [pc, #92]	; (8003274 <xPortStartScheduler+0xc8>)
 8003216:	6053      	str	r3, [r2, #4]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003218:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800321c:	6053      	str	r3, [r2, #4]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800321e:	9b01      	ldr	r3, [sp, #4]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	4a13      	ldr	r2, [pc, #76]	; (8003270 <xPortStartScheduler+0xc4>)
 8003224:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003226:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
 800322a:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 800322e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003232:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003236:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 800323a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800323e:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8003242:	f7ff ff9f 	bl	8003184 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8003246:	2500      	movs	r5, #0
 8003248:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <xPortStartScheduler+0xcc>)
 800324a:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 800324c:	f7ff feda 	bl	8003004 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003250:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8003254:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003258:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 800325c:	f7ff febe 	bl	8002fdc <prvPortStartFirstTask>
	vTaskSwitchContext();
 8003260:	f7ff f962 	bl	8002528 <vTaskSwitchContext>
	prvTaskExitError();
 8003264:	f7ff fe96 	bl	8002f94 <prvTaskExitError>
}
 8003268:	4628      	mov	r0, r5
 800326a:	b003      	add	sp, #12
 800326c:	bd30      	pop	{r4, r5, pc}
 800326e:	bf00      	nop
 8003270:	e000e400 	.word	0xe000e400
 8003274:	200011a8 	.word	0x200011a8
 8003278:	20000014 	.word	0x20000014

0800327c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800327c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003280:	2b0f      	cmp	r3, #15
 8003282:	d911      	bls.n	80032a8 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003284:	4a13      	ldr	r2, [pc, #76]	; (80032d4 <vPortValidateInterruptPriority+0x58>)
 8003286:	5c9b      	ldrb	r3, [r3, r2]
 8003288:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800328a:	4a13      	ldr	r2, [pc, #76]	; (80032d8 <vPortValidateInterruptPriority+0x5c>)
 800328c:	7812      	ldrb	r2, [r2, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d90a      	bls.n	80032a8 <vPortValidateInterruptPriority+0x2c>
 8003292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003296:	b672      	cpsid	i
 8003298:	f383 8811 	msr	BASEPRI, r3
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	b662      	cpsie	i
 80032a6:	e7fe      	b.n	80032a6 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80032a8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80032ac:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 80032b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032b4:	4a08      	ldr	r2, [pc, #32]	; (80032d8 <vPortValidateInterruptPriority+0x5c>)
 80032b6:	6852      	ldr	r2, [r2, #4]
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d90a      	bls.n	80032d2 <vPortValidateInterruptPriority+0x56>
 80032bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c0:	b672      	cpsid	i
 80032c2:	f383 8811 	msr	BASEPRI, r3
 80032c6:	f3bf 8f6f 	isb	sy
 80032ca:	f3bf 8f4f 	dsb	sy
 80032ce:	b662      	cpsie	i
 80032d0:	e7fe      	b.n	80032d0 <vPortValidateInterruptPriority+0x54>
	}
 80032d2:	4770      	bx	lr
 80032d4:	e000e3f0 	.word	0xe000e3f0
 80032d8:	200011a8 	.word	0x200011a8

080032dc <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80032dc:	4a10      	ldr	r2, [pc, #64]	; (8003320 <prvHeapInit+0x44>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80032de:	f012 0f07 	tst.w	r2, #7
 80032e2:	d01a      	beq.n	800331a <prvHeapInit+0x3e>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80032e4:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032e6:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80032ea:	f5c1 5370 	rsb	r3, r1, #15360	; 0x3c00
 80032ee:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032f0:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80032f2:	490c      	ldr	r1, [pc, #48]	; (8003324 <prvHeapInit+0x48>)
 80032f4:	600a      	str	r2, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80032f6:	2000      	movs	r0, #0
 80032f8:	6048      	str	r0, [r1, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80032fa:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80032fc:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032fe:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8003302:	608b      	str	r3, [r1, #8]
	pxEnd->xBlockSize = 0;
 8003304:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003306:	6018      	str	r0, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003308:	1a98      	subs	r0, r3, r2
 800330a:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800330c:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800330e:	60c8      	str	r0, [r1, #12]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003310:	6108      	str	r0, [r1, #16]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003312:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003316:	614b      	str	r3, [r1, #20]
}
 8003318:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800331a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800331e:	e7e8      	b.n	80032f2 <prvHeapInit+0x16>
 8003320:	200011c8 	.word	0x200011c8
 8003324:	200011b0 	.word	0x200011b0

08003328 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003328:	4b16      	ldr	r3, [pc, #88]	; (8003384 <prvInsertBlockIntoFreeList+0x5c>)
 800332a:	461a      	mov	r2, r3
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4283      	cmp	r3, r0
 8003330:	d3fb      	bcc.n	800332a <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003332:	6851      	ldr	r1, [r2, #4]
 8003334:	eb02 0c01 	add.w	ip, r2, r1
 8003338:	4584      	cmp	ip, r0
 800333a:	d009      	beq.n	8003350 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800333c:	6841      	ldr	r1, [r0, #4]
 800333e:	eb00 0c01 	add.w	ip, r0, r1
 8003342:	4563      	cmp	r3, ip
 8003344:	d009      	beq.n	800335a <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003346:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003348:	4290      	cmp	r0, r2
 800334a:	d019      	beq.n	8003380 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800334c:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 800334e:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003350:	6840      	ldr	r0, [r0, #4]
 8003352:	4401      	add	r1, r0
 8003354:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8003356:	4610      	mov	r0, r2
 8003358:	e7f0      	b.n	800333c <prvInsertBlockIntoFreeList+0x14>
{
 800335a:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800335c:	4c09      	ldr	r4, [pc, #36]	; (8003384 <prvInsertBlockIntoFreeList+0x5c>)
 800335e:	68a4      	ldr	r4, [r4, #8]
 8003360:	42a3      	cmp	r3, r4
 8003362:	d00b      	beq.n	800337c <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	4419      	add	r1, r3
 8003368:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800336a:	6813      	ldr	r3, [r2, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8003370:	4290      	cmp	r0, r2
 8003372:	d000      	beq.n	8003376 <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003374:	6010      	str	r0, [r2, #0]
	}
}
 8003376:	f85d 4b04 	ldr.w	r4, [sp], #4
 800337a:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800337c:	6004      	str	r4, [r0, #0]
 800337e:	e7f7      	b.n	8003370 <prvInsertBlockIntoFreeList+0x48>
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	200011b0 	.word	0x200011b0

08003388 <pvPortMalloc>:
{
 8003388:	b570      	push	{r4, r5, r6, lr}
 800338a:	4605      	mov	r5, r0
	vTaskSuspendAll();
 800338c:	f7fe ff8c 	bl	80022a8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8003390:	4b35      	ldr	r3, [pc, #212]	; (8003468 <pvPortMalloc+0xe0>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	b1a3      	cbz	r3, 80033c0 <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003396:	4b34      	ldr	r3, [pc, #208]	; (8003468 <pvPortMalloc+0xe0>)
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	421d      	tst	r5, r3
 800339c:	d14b      	bne.n	8003436 <pvPortMalloc+0xae>
			if( xWantedSize > 0 )
 800339e:	b135      	cbz	r5, 80033ae <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
 80033a0:	3508      	adds	r5, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80033a2:	f015 0f07 	tst.w	r5, #7
 80033a6:	d002      	beq.n	80033ae <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80033a8:	f025 0507 	bic.w	r5, r5, #7
 80033ac:	3508      	adds	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80033ae:	2d00      	cmp	r5, #0
 80033b0:	d043      	beq.n	800343a <pvPortMalloc+0xb2>
 80033b2:	4b2d      	ldr	r3, [pc, #180]	; (8003468 <pvPortMalloc+0xe0>)
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	42ab      	cmp	r3, r5
 80033b8:	d350      	bcc.n	800345c <pvPortMalloc+0xd4>
				pxBlock = xStart.pxNextFreeBlock;
 80033ba:	4a2b      	ldr	r2, [pc, #172]	; (8003468 <pvPortMalloc+0xe0>)
 80033bc:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80033be:	e004      	b.n	80033ca <pvPortMalloc+0x42>
			prvHeapInit();
 80033c0:	f7ff ff8c 	bl	80032dc <prvHeapInit>
 80033c4:	e7e7      	b.n	8003396 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 80033c6:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80033c8:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80033ca:	6863      	ldr	r3, [r4, #4]
 80033cc:	42ab      	cmp	r3, r5
 80033ce:	d202      	bcs.n	80033d6 <pvPortMalloc+0x4e>
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1f7      	bne.n	80033c6 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 80033d6:	4b24      	ldr	r3, [pc, #144]	; (8003468 <pvPortMalloc+0xe0>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	42a3      	cmp	r3, r4
 80033dc:	d040      	beq.n	8003460 <pvPortMalloc+0xd8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80033de:	6816      	ldr	r6, [r2, #0]
 80033e0:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	6013      	str	r3, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80033e6:	6863      	ldr	r3, [r4, #4]
 80033e8:	1b5b      	subs	r3, r3, r5
 80033ea:	2b10      	cmp	r3, #16
 80033ec:	d912      	bls.n	8003414 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80033ee:	1960      	adds	r0, r4, r5
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80033f0:	f010 0f07 	tst.w	r0, #7
 80033f4:	d00a      	beq.n	800340c <pvPortMalloc+0x84>
 80033f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033fa:	b672      	cpsid	i
 80033fc:	f383 8811 	msr	BASEPRI, r3
 8003400:	f3bf 8f6f 	isb	sy
 8003404:	f3bf 8f4f 	dsb	sy
 8003408:	b662      	cpsie	i
 800340a:	e7fe      	b.n	800340a <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800340c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800340e:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003410:	f7ff ff8a 	bl	8003328 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003414:	6861      	ldr	r1, [r4, #4]
 8003416:	4a14      	ldr	r2, [pc, #80]	; (8003468 <pvPortMalloc+0xe0>)
 8003418:	6913      	ldr	r3, [r2, #16]
 800341a:	1a5b      	subs	r3, r3, r1
 800341c:	6113      	str	r3, [r2, #16]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800341e:	68d2      	ldr	r2, [r2, #12]
 8003420:	4293      	cmp	r3, r2
 8003422:	d201      	bcs.n	8003428 <pvPortMalloc+0xa0>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003424:	4a10      	ldr	r2, [pc, #64]	; (8003468 <pvPortMalloc+0xe0>)
 8003426:	60d3      	str	r3, [r2, #12]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003428:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <pvPortMalloc+0xe0>)
 800342a:	695b      	ldr	r3, [r3, #20]
 800342c:	430b      	orrs	r3, r1
 800342e:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003430:	2300      	movs	r3, #0
 8003432:	6023      	str	r3, [r4, #0]
 8003434:	e002      	b.n	800343c <pvPortMalloc+0xb4>
void *pvReturn = NULL;
 8003436:	2600      	movs	r6, #0
 8003438:	e000      	b.n	800343c <pvPortMalloc+0xb4>
 800343a:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 800343c:	f7fe ffd2 	bl	80023e4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003440:	f016 0f07 	tst.w	r6, #7
 8003444:	d00e      	beq.n	8003464 <pvPortMalloc+0xdc>
 8003446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800344a:	b672      	cpsid	i
 800344c:	f383 8811 	msr	BASEPRI, r3
 8003450:	f3bf 8f6f 	isb	sy
 8003454:	f3bf 8f4f 	dsb	sy
 8003458:	b662      	cpsie	i
 800345a:	e7fe      	b.n	800345a <pvPortMalloc+0xd2>
void *pvReturn = NULL;
 800345c:	2600      	movs	r6, #0
 800345e:	e7ed      	b.n	800343c <pvPortMalloc+0xb4>
 8003460:	2600      	movs	r6, #0
 8003462:	e7eb      	b.n	800343c <pvPortMalloc+0xb4>
}
 8003464:	4630      	mov	r0, r6
 8003466:	bd70      	pop	{r4, r5, r6, pc}
 8003468:	200011b0 	.word	0x200011b0

0800346c <vPortFree>:
	if( pv != NULL )
 800346c:	2800      	cmp	r0, #0
 800346e:	d034      	beq.n	80034da <vPortFree+0x6e>
{
 8003470:	b538      	push	{r3, r4, r5, lr}
 8003472:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8003474:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003478:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800347c:	4a17      	ldr	r2, [pc, #92]	; (80034dc <vPortFree+0x70>)
 800347e:	6952      	ldr	r2, [r2, #20]
 8003480:	4213      	tst	r3, r2
 8003482:	d10a      	bne.n	800349a <vPortFree+0x2e>
 8003484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003488:	b672      	cpsid	i
 800348a:	f383 8811 	msr	BASEPRI, r3
 800348e:	f3bf 8f6f 	isb	sy
 8003492:	f3bf 8f4f 	dsb	sy
 8003496:	b662      	cpsie	i
 8003498:	e7fe      	b.n	8003498 <vPortFree+0x2c>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800349a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800349e:	b151      	cbz	r1, 80034b6 <vPortFree+0x4a>
 80034a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a4:	b672      	cpsid	i
 80034a6:	f383 8811 	msr	BASEPRI, r3
 80034aa:	f3bf 8f6f 	isb	sy
 80034ae:	f3bf 8f4f 	dsb	sy
 80034b2:	b662      	cpsie	i
 80034b4:	e7fe      	b.n	80034b4 <vPortFree+0x48>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80034b6:	ea23 0302 	bic.w	r3, r3, r2
 80034ba:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80034be:	f7fe fef3 	bl	80022a8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80034c2:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80034c6:	4a05      	ldr	r2, [pc, #20]	; (80034dc <vPortFree+0x70>)
 80034c8:	6913      	ldr	r3, [r2, #16]
 80034ca:	440b      	add	r3, r1
 80034cc:	6113      	str	r3, [r2, #16]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80034ce:	4628      	mov	r0, r5
 80034d0:	f7ff ff2a 	bl	8003328 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 80034d4:	f7fe ff86 	bl	80023e4 <xTaskResumeAll>
}
 80034d8:	bd38      	pop	{r3, r4, r5, pc}
 80034da:	4770      	bx	lr
 80034dc:	200011b0 	.word	0x200011b0

080034e0 <LCD_Thread>:
	UART_init();
	while (1) {

	}
}
void LCD_Thread(void *argument){
 80034e0:	b500      	push	{lr}
 80034e2:	b0bf      	sub	sp, #252	; 0xfc
	BSP_LCD_Init();
 80034e4:	f7fd fc52 	bl	8000d8c <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0,LCD_FB_START_ADDRESS);
 80034e8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80034ec:	2000      	movs	r0, #0
 80034ee:	f7fd fa5d 	bl	80009ac <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(0);
 80034f2:	2000      	movs	r0, #0
 80034f4:	f7fd fa9a 	bl	8000a2c <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80034f8:	f7fd fade 	bl	8000ab8 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_RED);
 80034fc:	481a      	ldr	r0, [pc, #104]	; (8003568 <LCD_Thread+0x88>)
 80034fe:	f7fd fabf 	bl	8000a80 <BSP_LCD_Clear>

	BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 8003502:	481a      	ldr	r0, [pc, #104]	; (800356c <LCD_Thread+0x8c>)
 8003504:	f7fd fa98 	bl	8000a38 <BSP_LCD_SetTextColor>
	char* text = "Hello World!";
	BSP_LCD_DisplayStringAtLine(0, (uint8_t *)text);
 8003508:	4919      	ldr	r1, [pc, #100]	; (8003570 <LCD_Thread+0x90>)
 800350a:	2000      	movs	r0, #0
 800350c:	f7fd fd4c 	bl	8000fa8 <BSP_LCD_DisplayStringAtLine>
    HAL_UART_Receive_DMA(&DISCO_UART, &PeerMpu6050 , sizeof(MPU6050_t));// Get ready to receive Buffer
 8003510:	4918      	ldr	r1, [pc, #96]	; (8003574 <LCD_Thread+0x94>)
 8003512:	2258      	movs	r2, #88	; 0x58
 8003514:	1888      	adds	r0, r1, r2
 8003516:	f004 fe37 	bl	8008188 <HAL_UART_Receive_DMA>

	while(1){
		osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever); // Wait forever until thread flag 1 is set.
 800351a:	f04f 32ff 	mov.w	r2, #4294967295
 800351e:	2100      	movs	r1, #0
 8003520:	2001      	movs	r0, #1
 8003522:	f7fd ff9f 	bl	8001464 <osThreadFlagsWait>
		char* gyro_data[60];
		int16_t gyro_x = (int16_t) PeerMpu6050.Gx; //Kalman_getAngle(&kalman, mpu6050.Gx, mpu6050.Ax, );
 8003526:	4b13      	ldr	r3, [pc, #76]	; (8003574 <LCD_Thread+0x94>)
 8003528:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800352c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
		int16_t gyro_y = (int16_t) PeerMpu6050.Gy;
 8003530:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8003534:	eebd 6bc7 	vcvt.s32.f64	s12, d7
		int16_t gyro_z = (int16_t) PeerMpu6050.Gz;
 8003538:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 800353c:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8003540:	ee17 3a10 	vmov	r3, s14
 8003544:	b21b      	sxth	r3, r3
		sprintf(gyro_data, "Gx: %d, Gy %d, Gz: %d", gyro_x, gyro_y, gyro_z);
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	ee16 3a10 	vmov	r3, s12
 800354c:	b21b      	sxth	r3, r3
 800354e:	ee16 2a90 	vmov	r2, s13
 8003552:	b212      	sxth	r2, r2
 8003554:	4908      	ldr	r1, [pc, #32]	; (8003578 <LCD_Thread+0x98>)
 8003556:	a802      	add	r0, sp, #8
 8003558:	f005 f870 	bl	800863c <siprintf>
		BSP_LCD_DisplayStringAtLine(1, (uint8_t *)gyro_data);
 800355c:	a902      	add	r1, sp, #8
 800355e:	2001      	movs	r0, #1
 8003560:	f7fd fd22 	bl	8000fa8 <BSP_LCD_DisplayStringAtLine>
	while(1){
 8003564:	e7d9      	b.n	800351a <LCD_Thread+0x3a>
 8003566:	bf00      	nop
 8003568:	ffff0000 	.word	0xffff0000
 800356c:	ff404040 	.word	0xff404040
 8003570:	0800b6a0 	.word	0x0800b6a0
 8003574:	20004dc8 	.word	0x20004dc8
 8003578:	0800b6b0 	.word	0x0800b6b0

0800357c <main>:
int main(void) {
 800357c:	b508      	push	{r3, lr}
	Sys_Init();
 800357e:	f000 fbc3 	bl	8003d08 <Sys_Init>
	osKernelInitialize();
 8003582:	f7fd fe75 	bl	8001270 <osKernelInitialize>
	GyroThreadHandle = osThreadNew(Gyro_Thread, NULL, &Gyro_Thread_attributes);
 8003586:	4d12      	ldr	r5, [pc, #72]	; (80035d0 <main+0x54>)
 8003588:	462a      	mov	r2, r5
 800358a:	2100      	movs	r1, #0
 800358c:	4811      	ldr	r0, [pc, #68]	; (80035d4 <main+0x58>)
 800358e:	f7fd feb1 	bl	80012f4 <osThreadNew>
 8003592:	4c11      	ldr	r4, [pc, #68]	; (80035d8 <main+0x5c>)
 8003594:	f8c4 00e0 	str.w	r0, [r4, #224]	; 0xe0
	UART_ThreadHandle = osThreadNew(UART_Thread, NULL, &UART_Thread_attributes);
 8003598:	f105 0224 	add.w	r2, r5, #36	; 0x24
 800359c:	2100      	movs	r1, #0
 800359e:	480f      	ldr	r0, [pc, #60]	; (80035dc <main+0x60>)
 80035a0:	f7fd fea8 	bl	80012f4 <osThreadNew>
 80035a4:	f8c4 00e4 	str.w	r0, [r4, #228]	; 0xe4
	uartQueueHandle = osMessageQueueNew(1, sizeof(MPU6050_t),
 80035a8:	f105 0248 	add.w	r2, r5, #72	; 0x48
 80035ac:	2158      	movs	r1, #88	; 0x58
 80035ae:	2001      	movs	r0, #1
 80035b0:	f7fd ffdc 	bl	800156c <osMessageQueueNew>
 80035b4:	f8c4 00e8 	str.w	r0, [r4, #232]	; 0xe8
	LCD_ThreadHandle = osThreadNew(LCD_Thread, NULL, &LCD_Thread_attributes );
 80035b8:	f105 0260 	add.w	r2, r5, #96	; 0x60
 80035bc:	2100      	movs	r1, #0
 80035be:	4808      	ldr	r0, [pc, #32]	; (80035e0 <main+0x64>)
 80035c0:	f7fd fe98 	bl	80012f4 <osThreadNew>
 80035c4:	f8c4 00ec 	str.w	r0, [r4, #236]	; 0xec
	osKernelStart();
 80035c8:	f7fd fe70 	bl	80012ac <osKernelStart>
	while (1) {
 80035cc:	e7fe      	b.n	80035cc <main+0x50>
 80035ce:	bf00      	nop
 80035d0:	0800b5d4 	.word	0x0800b5d4
 80035d4:	08003731 	.word	0x08003731
 80035d8:	20004dc8 	.word	0x20004dc8
 80035dc:	0800399d 	.word	0x0800399d
 80035e0:	080034e1 	.word	0x080034e1

080035e4 <USART1_IRQHandler>:
void USART1_IRQHandler(void) {
 80035e4:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&USB_UART);
 80035e6:	4802      	ldr	r0, [pc, #8]	; (80035f0 <USART1_IRQHandler+0xc>)
 80035e8:	f004 f8aa 	bl	8007740 <HAL_UART_IRQHandler>
}
 80035ec:	bd08      	pop	{r3, pc}
 80035ee:	bf00      	nop
 80035f0:	20005138 	.word	0x20005138

080035f4 <USART6_IRQHandler>:
void USART6_IRQHandler(void) {
 80035f4:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&DISCO_UART);
 80035f6:	4802      	ldr	r0, [pc, #8]	; (8003600 <USART6_IRQHandler+0xc>)
 80035f8:	f004 f8a2 	bl	8007740 <HAL_UART_IRQHandler>
}
 80035fc:	bd08      	pop	{r3, pc}
 80035fe:	bf00      	nop
 8003600:	20004e20 	.word	0x20004e20

08003604 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void) {
 8003604:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003606:	4802      	ldr	r0, [pc, #8]	; (8003610 <DMA2_Stream1_IRQHandler+0xc>)
 8003608:	f001 f8d4 	bl	80047b4 <HAL_DMA_IRQHandler>
}
 800360c:	bd08      	pop	{r3, pc}
 800360e:	bf00      	nop
 8003610:	20004eb8 	.word	0x20004eb8

08003614 <DMA2_Stream5_IRQHandler>:
void DMA2_Stream5_IRQHandler(void) {
 8003614:	b508      	push	{r3, lr}
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003616:	4802      	ldr	r0, [pc, #8]	; (8003620 <DMA2_Stream5_IRQHandler+0xc>)
 8003618:	f001 f8cc 	bl	80047b4 <HAL_DMA_IRQHandler>
}
 800361c:	bd08      	pop	{r3, pc}
 800361e:	bf00      	nop
 8003620:	20004f18 	.word	0x20004f18

08003624 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void) {
 8003624:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8003626:	4802      	ldr	r0, [pc, #8]	; (8003630 <DMA2_Stream6_IRQHandler+0xc>)
 8003628:	f001 f8c4 	bl	80047b4 <HAL_DMA_IRQHandler>
}
 800362c:	bd08      	pop	{r3, pc}
 800362e:	bf00      	nop
 8003630:	20004f78 	.word	0x20004f78

08003634 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void) {
 8003634:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003636:	4802      	ldr	r0, [pc, #8]	; (8003640 <DMA2_Stream7_IRQHandler+0xc>)
 8003638:	f001 f8bc 	bl	80047b4 <HAL_DMA_IRQHandler>
}
 800363c:	bd08      	pop	{r3, pc}
 800363e:	bf00      	nop
 8003640:	20004fd8 	.word	0x20004fd8

08003644 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003644:	b538      	push	{r3, r4, r5, lr}
	if(huart->Instance==USART6){
 8003646:	6802      	ldr	r2, [r0, #0]
 8003648:	4b0a      	ldr	r3, [pc, #40]	; (8003674 <HAL_UART_RxCpltCallback+0x30>)
 800364a:	429a      	cmp	r2, r3
 800364c:	d000      	beq.n	8003650 <HAL_UART_RxCpltCallback+0xc>
}
 800364e:	bd38      	pop	{r3, r4, r5, pc}
	    HAL_UART_AbortReceive(&DISCO_UART);// Cancel receving attemp
 8003650:	4c09      	ldr	r4, [pc, #36]	; (8003678 <HAL_UART_RxCpltCallback+0x34>)
 8003652:	f104 0558 	add.w	r5, r4, #88	; 0x58
 8003656:	4628      	mov	r0, r5
 8003658:	f003 ff50 	bl	80074fc <HAL_UART_AbortReceive>
		HAL_UART_Receive_DMA(&DISCO_UART, &PeerMpu6050 , sizeof(MPU6050_t));// Get ready to receive Buffer
 800365c:	2258      	movs	r2, #88	; 0x58
 800365e:	4621      	mov	r1, r4
 8003660:	4628      	mov	r0, r5
 8003662:	f004 fd91 	bl	8008188 <HAL_UART_Receive_DMA>
		osThreadFlagsSet(LCD_ThreadHandle, 0x00000001U);
 8003666:	2101      	movs	r1, #1
 8003668:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 800366c:	f7fd feae 	bl	80013cc <osThreadFlagsSet>
}
 8003670:	e7ed      	b.n	800364e <HAL_UART_RxCpltCallback+0xa>
 8003672:	bf00      	nop
 8003674:	40011400 	.word	0x40011400
 8003678:	20004dc8 	.word	0x20004dc8

0800367c <HAL_UART_TxCpltCallback>:
}
 800367c:	4770      	bx	lr
	...

08003680 <I2C_init>:
void I2C_init() {
 8003680:	b500      	push	{lr}
 8003682:	b087      	sub	sp, #28
	hi2c1.Instance = I2C1;
 8003684:	4822      	ldr	r0, [pc, #136]	; (8003710 <I2C_init+0x90>)
 8003686:	4b23      	ldr	r3, [pc, #140]	; (8003714 <I2C_init+0x94>)
 8003688:	f8c0 3270 	str.w	r3, [r0, #624]	; 0x270
	hi2c1.Init.Timing = 0x00506682;
 800368c:	4b22      	ldr	r3, [pc, #136]	; (8003718 <I2C_init+0x98>)
 800368e:	f8c0 3274 	str.w	r3, [r0, #628]	; 0x274
	hi2c1.Init.OwnAddress1 = 0;
 8003692:	2300      	movs	r3, #0
 8003694:	f8c0 3278 	str.w	r3, [r0, #632]	; 0x278
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003698:	2201      	movs	r2, #1
 800369a:	f8c0 227c 	str.w	r2, [r0, #636]	; 0x27c
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800369e:	f8c0 3280 	str.w	r3, [r0, #640]	; 0x280
	hi2c1.Init.OwnAddress2 = 0;
 80036a2:	f8c0 3284 	str.w	r3, [r0, #644]	; 0x284
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036a6:	f8c0 3288 	str.w	r3, [r0, #648]	; 0x288
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036aa:	f8c0 328c 	str.w	r3, [r0, #652]	; 0x28c
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036ae:	f8c0 3290 	str.w	r3, [r0, #656]	; 0x290
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80036b2:	f500 701c 	add.w	r0, r0, #624	; 0x270
 80036b6:	f002 f8eb 	bl	8005890 <HAL_I2C_Init>
 80036ba:	b9e0      	cbnz	r0, 80036f6 <I2C_init+0x76>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80036bc:	2100      	movs	r1, #0
 80036be:	4817      	ldr	r0, [pc, #92]	; (800371c <I2C_init+0x9c>)
 80036c0:	f002 faf2 	bl	8005ca8 <HAL_I2CEx_ConfigAnalogFilter>
 80036c4:	b9d8      	cbnz	r0, 80036fe <I2C_init+0x7e>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80036c6:	2100      	movs	r1, #0
 80036c8:	4814      	ldr	r0, [pc, #80]	; (800371c <I2C_init+0x9c>)
 80036ca:	f002 fb1b 	bl	8005d04 <HAL_I2CEx_ConfigDigitalFilter>
 80036ce:	b9d0      	cbnz	r0, 8003706 <I2C_init+0x86>
	gpio_init.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80036d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80036d4:	9301      	str	r3, [sp, #4]
	gpio_init.Mode = GPIO_MODE_AF_OD;
 80036d6:	2312      	movs	r3, #18
 80036d8:	9302      	str	r3, [sp, #8]
	gpio_init.Pull = GPIO_PULLUP;
 80036da:	2301      	movs	r3, #1
 80036dc:	9303      	str	r3, [sp, #12]
	gpio_init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036de:	2303      	movs	r3, #3
 80036e0:	9304      	str	r3, [sp, #16]
	gpio_init.Alternate = GPIO_AF4_I2C1;
 80036e2:	2304      	movs	r3, #4
 80036e4:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOB, &gpio_init);
 80036e6:	eb0d 0103 	add.w	r1, sp, r3
 80036ea:	480d      	ldr	r0, [pc, #52]	; (8003720 <I2C_init+0xa0>)
 80036ec:	f001 fe12 	bl	8005314 <HAL_GPIO_Init>
}
 80036f0:	b007      	add	sp, #28
 80036f2:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("I2C init failed\n\r");
 80036f6:	480b      	ldr	r0, [pc, #44]	; (8003724 <I2C_init+0xa4>)
 80036f8:	f004 fed8 	bl	80084ac <iprintf>
 80036fc:	e7de      	b.n	80036bc <I2C_init+0x3c>
		printf("I2C analog filter init failed\n\r");
 80036fe:	480a      	ldr	r0, [pc, #40]	; (8003728 <I2C_init+0xa8>)
 8003700:	f004 fed4 	bl	80084ac <iprintf>
 8003704:	e7df      	b.n	80036c6 <I2C_init+0x46>
		printf("I2C digital filter init failed\n\r");
 8003706:	4809      	ldr	r0, [pc, #36]	; (800372c <I2C_init+0xac>)
 8003708:	f004 fed0 	bl	80084ac <iprintf>
 800370c:	e7e0      	b.n	80036d0 <I2C_init+0x50>
 800370e:	bf00      	nop
 8003710:	20004dc8 	.word	0x20004dc8
 8003714:	40005400 	.word	0x40005400
 8003718:	00506682 	.word	0x00506682
 800371c:	20005038 	.word	0x20005038
 8003720:	40020400 	.word	0x40020400
 8003724:	0800b6c8 	.word	0x0800b6c8
 8003728:	0800b6dc 	.word	0x0800b6dc
 800372c:	0800b6fc 	.word	0x0800b6fc

08003730 <Gyro_Thread>:
void Gyro_Thread(void *argument) {
 8003730:	b508      	push	{r3, lr}
	I2C_init();
 8003732:	f7ff ffa5 	bl	8003680 <I2C_init>
	MPU6050_Init(&hi2c1);
 8003736:	480e      	ldr	r0, [pc, #56]	; (8003770 <Gyro_Thread+0x40>)
 8003738:	f000 fb02 	bl	8003d40 <MPU6050_Init>
	osDelay(1000);
 800373c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003740:	f7fd fef6 	bl	8001530 <osDelay>
		MPU6050_Read_All(&hi2c1, &mpu6050);
 8003744:	4c0b      	ldr	r4, [pc, #44]	; (8003774 <Gyro_Thread+0x44>)
 8003746:	f504 7532 	add.w	r5, r4, #712	; 0x2c8
 800374a:	4629      	mov	r1, r5
 800374c:	f504 701c 	add.w	r0, r4, #624	; 0x270
 8003750:	f000 fbaa 	bl	8003ea8 <MPU6050_Read_All>
	    HAL_UART_AbortTransmit(&DISCO_UART);// Cancel receving attemp
 8003754:	3458      	adds	r4, #88	; 0x58
 8003756:	4620      	mov	r0, r4
 8003758:	f003 fe9c 	bl	8007494 <HAL_UART_AbortTransmit>
		HAL_UART_Transmit_DMA(&DISCO_UART, &mpu6050, sizeof(MPU6050_t));
 800375c:	2258      	movs	r2, #88	; 0x58
 800375e:	4629      	mov	r1, r5
 8003760:	4620      	mov	r0, r4
 8003762:	f003 fe4d 	bl	8007400 <HAL_UART_Transmit_DMA>
		osDelay(100);
 8003766:	2064      	movs	r0, #100	; 0x64
 8003768:	f7fd fee2 	bl	8001530 <osDelay>
	while(1) {
 800376c:	e7ea      	b.n	8003744 <Gyro_Thread+0x14>
 800376e:	bf00      	nop
 8003770:	20005038 	.word	0x20005038
 8003774:	20004dc8 	.word	0x20004dc8

08003778 <DMA_init>:
void DMA_init() {
 8003778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800377c:	b082      	sub	sp, #8
	__HAL_RCC_DMA2_CLK_ENABLE();
 800377e:	4b65      	ldr	r3, [pc, #404]	; (8003914 <DMA_init+0x19c>)
 8003780:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003782:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003786:	631a      	str	r2, [r3, #48]	; 0x30
 8003788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	9b01      	ldr	r3, [sp, #4]
	hdma_usart1_tx.Instance = DMA2_Stream7;
 8003792:	4c61      	ldr	r4, [pc, #388]	; (8003918 <DMA_init+0x1a0>)
 8003794:	4b61      	ldr	r3, [pc, #388]	; (800391c <DMA_init+0x1a4>)
 8003796:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
	hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800379a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800379e:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
	hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037a2:	2040      	movs	r0, #64	; 0x40
 80037a4:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
	hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037a8:	2500      	movs	r5, #0
 80037aa:	f8c4 521c 	str.w	r5, [r4, #540]	; 0x21c
	hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037b2:	f8c4 3220 	str.w	r3, [r4, #544]	; 0x220
	hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037b6:	f8c4 5224 	str.w	r5, [r4, #548]	; 0x224
	hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037ba:	f8c4 5228 	str.w	r5, [r4, #552]	; 0x228
	hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80037be:	f8c4 522c 	str.w	r5, [r4, #556]	; 0x22c
	hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80037c2:	f8c4 5230 	str.w	r5, [r4, #560]	; 0x230
	hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037c6:	f8c4 5234 	str.w	r5, [r4, #564]	; 0x234
	hdma_usart1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80037ca:	2603      	movs	r6, #3
 80037cc:	f8c4 6238 	str.w	r6, [r4, #568]	; 0x238
	hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80037d0:	f8c4 523c 	str.w	r5, [r4, #572]	; 0x23c
	hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80037d4:	f8c4 5240 	str.w	r5, [r4, #576]	; 0x240
	hdma_usart1_rx.Instance = DMA2_Stream5;
 80037d8:	4951      	ldr	r1, [pc, #324]	; (8003920 <DMA_init+0x1a8>)
 80037da:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
	hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80037de:	f8c4 2154 	str.w	r2, [r4, #340]	; 0x154
	hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037e2:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
	hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037e6:	f8c4 515c 	str.w	r5, [r4, #348]	; 0x15c
	hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037ea:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
	hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037ee:	f8c4 5164 	str.w	r5, [r4, #356]	; 0x164
	hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037f2:	f8c4 5168 	str.w	r5, [r4, #360]	; 0x168
	hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80037f6:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
	hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80037fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037fe:	f8c4 2170 	str.w	r2, [r4, #368]	; 0x170
	hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003802:	f8c4 5174 	str.w	r5, [r4, #372]	; 0x174
	hdma_usart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003806:	f8c4 6178 	str.w	r6, [r4, #376]	; 0x178
	hdma_usart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800380a:	f8c4 517c 	str.w	r5, [r4, #380]	; 0x17c
	hdma_usart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800380e:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
	hdma_usart6_tx.Instance = DMA2_Stream6;
 8003812:	3118      	adds	r1, #24
 8003814:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
	hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003818:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 800381c:	f8c4 11b4 	str.w	r1, [r4, #436]	; 0x1b4
	hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003820:	f8c4 01b8 	str.w	r0, [r4, #440]	; 0x1b8
	hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003824:	f8c4 51bc 	str.w	r5, [r4, #444]	; 0x1bc
	hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003828:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
	hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800382c:	f8c4 51c4 	str.w	r5, [r4, #452]	; 0x1c4
	hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003830:	f8c4 51c8 	str.w	r5, [r4, #456]	; 0x1c8
	hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003834:	f8c4 51cc 	str.w	r5, [r4, #460]	; 0x1cc
	hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003838:	f8c4 51d0 	str.w	r5, [r4, #464]	; 0x1d0
	hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800383c:	f8c4 51d4 	str.w	r5, [r4, #468]	; 0x1d4
	hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003840:	f8c4 61d8 	str.w	r6, [r4, #472]	; 0x1d8
	hdma_usart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003844:	f8c4 51dc 	str.w	r5, [r4, #476]	; 0x1dc
	hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003848:	f8c4 51e0 	str.w	r5, [r4, #480]	; 0x1e0
	hdma_usart6_rx.Instance = DMA2_Stream1;
 800384c:	4835      	ldr	r0, [pc, #212]	; (8003924 <DMA_init+0x1ac>)
 800384e:	f8c4 00f0 	str.w	r0, [r4, #240]	; 0xf0
	hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003852:	f8c4 10f4 	str.w	r1, [r4, #244]	; 0xf4
	hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003856:	f8c4 50f8 	str.w	r5, [r4, #248]	; 0xf8
	hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800385a:	f8c4 50fc 	str.w	r5, [r4, #252]	; 0xfc
	hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800385e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003862:	f8c4 5104 	str.w	r5, [r4, #260]	; 0x104
	hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003866:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
	hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800386a:	f8c4 510c 	str.w	r5, [r4, #268]	; 0x10c
	hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800386e:	f8c4 2110 	str.w	r2, [r4, #272]	; 0x110
	hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003872:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
	hdma_usart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003876:	f8c4 6118 	str.w	r6, [r4, #280]	; 0x118
	hdma_usart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800387a:	f8c4 511c 	str.w	r5, [r4, #284]	; 0x11c
	hdma_usart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800387e:	f8c4 5120 	str.w	r5, [r4, #288]	; 0x120
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);    // UART RX
 8003882:	2039      	movs	r0, #57	; 0x39
 8003884:	f000 fdda 	bl	800443c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8003888:	462a      	mov	r2, r5
 800388a:	2106      	movs	r1, #6
 800388c:	2039      	movs	r0, #57	; 0x39
 800388e:	f000 fd9f 	bl	80043d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);    // USB RX
 8003892:	2044      	movs	r0, #68	; 0x44
 8003894:	f000 fdd2 	bl	800443c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 6, 1);
 8003898:	2201      	movs	r2, #1
 800389a:	2106      	movs	r1, #6
 800389c:	2044      	movs	r0, #68	; 0x44
 800389e:	f000 fd97 	bl	80043d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);    // UART TX
 80038a2:	2045      	movs	r0, #69	; 0x45
 80038a4:	f000 fdca 	bl	800443c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 6, 2);
 80038a8:	2202      	movs	r2, #2
 80038aa:	2106      	movs	r1, #6
 80038ac:	2045      	movs	r0, #69	; 0x45
 80038ae:	f000 fd8f 	bl	80043d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);    // USB TX
 80038b2:	2046      	movs	r0, #70	; 0x46
 80038b4:	f000 fdc2 	bl	800443c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 6, 3);
 80038b8:	4632      	mov	r2, r6
 80038ba:	2106      	movs	r1, #6
 80038bc:	2046      	movs	r0, #70	; 0x46
 80038be:	f000 fd87 	bl	80043d0 <HAL_NVIC_SetPriority>
	HAL_DMA_Init(&hdma_usart1_rx);
 80038c2:	f504 77a8 	add.w	r7, r4, #336	; 0x150
 80038c6:	4638      	mov	r0, r7
 80038c8:	f000 fe44 	bl	8004554 <HAL_DMA_Init>
	HAL_DMA_Init(&hdma_usart1_tx);
 80038cc:	f504 7804 	add.w	r8, r4, #528	; 0x210
 80038d0:	4640      	mov	r0, r8
 80038d2:	f000 fe3f 	bl	8004554 <HAL_DMA_Init>
	HAL_DMA_Init(&hdma_usart6_rx);
 80038d6:	f104 05f0 	add.w	r5, r4, #240	; 0xf0
 80038da:	4628      	mov	r0, r5
 80038dc:	f000 fe3a 	bl	8004554 <HAL_DMA_Init>
	HAL_DMA_Init(&hdma_usart6_tx);
 80038e0:	f504 76d8 	add.w	r6, r4, #432	; 0x1b0
 80038e4:	4630      	mov	r0, r6
 80038e6:	f000 fe35 	bl	8004554 <HAL_DMA_Init>
	__HAL_LINKDMA(&USB_UART, hdmatx, hdma_usart1_tx);
 80038ea:	4b0f      	ldr	r3, [pc, #60]	; (8003928 <DMA_init+0x1b0>)
 80038ec:	f8c3 8070 	str.w	r8, [r3, #112]	; 0x70
 80038f0:	f8c4 3248 	str.w	r3, [r4, #584]	; 0x248
	__HAL_LINKDMA(&USB_UART, hdmarx, hdma_usart1_rx);
 80038f4:	675f      	str	r7, [r3, #116]	; 0x74
 80038f6:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
	__HAL_LINKDMA(&DISCO_UART, hdmatx, hdma_usart6_tx);
 80038fa:	f8c4 60c8 	str.w	r6, [r4, #200]	; 0xc8
 80038fe:	f104 0358 	add.w	r3, r4, #88	; 0x58
 8003902:	f8c4 31e8 	str.w	r3, [r4, #488]	; 0x1e8
	__HAL_LINKDMA(&DISCO_UART, hdmarx, hdma_usart6_rx);
 8003906:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800390a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
}
 800390e:	b002      	add	sp, #8
 8003910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003914:	40023800 	.word	0x40023800
 8003918:	20004dc8 	.word	0x20004dc8
 800391c:	400264b8 	.word	0x400264b8
 8003920:	40026488 	.word	0x40026488
 8003924:	40026428 	.word	0x40026428
 8003928:	20005138 	.word	0x20005138

0800392c <UART_init>:
void UART_init() {
 800392c:	b538      	push	{r3, r4, r5, lr}
	USB_UART_ptr->Instance = USART1;
 800392e:	4817      	ldr	r0, [pc, #92]	; (800398c <UART_init+0x60>)
 8003930:	4b17      	ldr	r3, [pc, #92]	; (8003990 <UART_init+0x64>)
 8003932:	6003      	str	r3, [r0, #0]
	USB_UART_ptr->Init.BaudRate = 115200;
 8003934:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003938:	6043      	str	r3, [r0, #4]
	USB_UART_ptr->Init.WordLength = UART_WORDLENGTH_8B;
 800393a:	2400      	movs	r4, #0
 800393c:	6084      	str	r4, [r0, #8]
	USB_UART_ptr->Init.StopBits = UART_STOPBITS_1;
 800393e:	60c4      	str	r4, [r0, #12]
	USB_UART_ptr->Init.Parity = UART_PARITY_NONE;
 8003940:	6104      	str	r4, [r0, #16]
	USB_UART_ptr->Init.Mode = UART_MODE_TX_RX;
 8003942:	250c      	movs	r5, #12
 8003944:	6145      	str	r5, [r0, #20]
	USB_UART_ptr->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003946:	6184      	str	r4, [r0, #24]
	HAL_UART_Init(&USB_UART);
 8003948:	f004 fb98 	bl	800807c <HAL_UART_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800394c:	4622      	mov	r2, r4
 800394e:	2105      	movs	r1, #5
 8003950:	2025      	movs	r0, #37	; 0x25
 8003952:	f000 fd3d 	bl	80043d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003956:	2025      	movs	r0, #37	; 0x25
 8003958:	f000 fd70 	bl	800443c <HAL_NVIC_EnableIRQ>
	DISCO_UART_ptr->Instance = USART6;
 800395c:	480d      	ldr	r0, [pc, #52]	; (8003994 <UART_init+0x68>)
 800395e:	4b0e      	ldr	r3, [pc, #56]	; (8003998 <UART_init+0x6c>)
 8003960:	6583      	str	r3, [r0, #88]	; 0x58
	DISCO_UART_ptr->Init.BaudRate = 38400;
 8003962:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8003966:	65c3      	str	r3, [r0, #92]	; 0x5c
	DISCO_UART_ptr->Init.WordLength = UART_WORDLENGTH_8B;
 8003968:	6604      	str	r4, [r0, #96]	; 0x60
	DISCO_UART_ptr->Init.StopBits = UART_STOPBITS_1;
 800396a:	6644      	str	r4, [r0, #100]	; 0x64
	DISCO_UART_ptr->Init.Parity = UART_PARITY_NONE;
 800396c:	6684      	str	r4, [r0, #104]	; 0x68
	DISCO_UART_ptr->Init.Mode = UART_MODE_TX_RX;
 800396e:	66c5      	str	r5, [r0, #108]	; 0x6c
	DISCO_UART_ptr->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003970:	6704      	str	r4, [r0, #112]	; 0x70
	HAL_UART_Init(&DISCO_UART);
 8003972:	3058      	adds	r0, #88	; 0x58
 8003974:	f004 fb82 	bl	800807c <HAL_UART_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 2);
 8003978:	2202      	movs	r2, #2
 800397a:	2105      	movs	r1, #5
 800397c:	2047      	movs	r0, #71	; 0x47
 800397e:	f000 fd27 	bl	80043d0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003982:	2047      	movs	r0, #71	; 0x47
 8003984:	f000 fd5a 	bl	800443c <HAL_NVIC_EnableIRQ>
}
 8003988:	bd38      	pop	{r3, r4, r5, pc}
 800398a:	bf00      	nop
 800398c:	20005138 	.word	0x20005138
 8003990:	40011000 	.word	0x40011000
 8003994:	20004dc8 	.word	0x20004dc8
 8003998:	40011400 	.word	0x40011400

0800399c <UART_Thread>:
void UART_Thread(void *argument) {
 800399c:	b508      	push	{r3, lr}
	DMA_init();
 800399e:	f7ff feeb 	bl	8003778 <DMA_init>
	UART_init();
 80039a2:	f7ff ffc3 	bl	800392c <UART_init>
	while (1) {
 80039a6:	e7fe      	b.n	80039a6 <UART_Thread+0xa>

080039a8 <HAL_Delay>:
	}
}


void HAL_Delay( uint32_t ulDelayMs )
{
 80039a8:	b508      	push	{r3, lr}
    vTaskDelay(ulDelayMs);
 80039aa:	f7fe fd95 	bl	80024d8 <vTaskDelay>
}
 80039ae:	bd08      	pop	{r3, pc}

080039b0 <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 80039b0:	b500      	push	{lr}
 80039b2:	b093      	sub	sp, #76	; 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039b4:	2301      	movs	r3, #1
 80039b6:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039bc:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039be:	2302      	movs	r3, #2
 80039c0:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039c2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80039c6:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 80039c8:	2219      	movs	r2, #25
 80039ca:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 80039cc:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 80039d0:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80039d2:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80039d4:	2309      	movs	r3, #9
 80039d6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 80039d8:	2307      	movs	r3, #7
 80039da:	930c      	str	r3, [sp, #48]	; 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80039dc:	4668      	mov	r0, sp
 80039de:	f002 fbb1 	bl	8006144 <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 80039e2:	b100      	cbz	r0, 80039e6 <SystemClock_Config+0x36>
    while(1) { ; }
 80039e4:	e7fe      	b.n	80039e4 <SystemClock_Config+0x34>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 80039e6:	f002 fb6f 	bl	80060c8 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 80039ea:	b100      	cbz	r0, 80039ee <SystemClock_Config+0x3e>
    while(1) { ; }
 80039ec:	e7fe      	b.n	80039ec <SystemClock_Config+0x3c>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80039ee:	230f      	movs	r3, #15
 80039f0:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039f2:	2302      	movs	r3, #2
 80039f4:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039f6:	2300      	movs	r3, #0
 80039f8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80039fa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80039fe:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003a00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a04:	9311      	str	r3, [sp, #68]	; 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 8003a06:	2107      	movs	r1, #7
 8003a08:	a80d      	add	r0, sp, #52	; 0x34
 8003a0a:	f002 fe11 	bl	8006630 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 8003a0e:	b100      	cbz	r0, 8003a12 <SystemClock_Config+0x62>
    while(1) { ; }
 8003a10:	e7fe      	b.n	8003a10 <SystemClock_Config+0x60>
  }
}
 8003a12:	b013      	add	sp, #76	; 0x4c
 8003a14:	f85d fb04 	ldr.w	pc, [sp], #4

08003a18 <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 8003a18:	b410      	push	{r4}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a1e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003a22:	4b1c      	ldr	r3, [pc, #112]	; (8003a94 <CPU_CACHE_Enable+0x7c>)
 8003a24:	2100      	movs	r1, #0
 8003a26:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003a2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a2e:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003a32:	695a      	ldr	r2, [r3, #20]
 8003a34:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003a38:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a3a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a3e:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8003a42:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003a46:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8003a4a:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003a4e:	f3c4 304e 	ubfx	r0, r4, #13, #15
 8003a52:	e000      	b.n	8003a56 <CPU_CACHE_Enable+0x3e>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 8003a54:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003a56:	f3c4 02c9 	ubfx	r2, r4, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003a5a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8003a5e:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 8003a62:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8003a66:	490b      	ldr	r1, [pc, #44]	; (8003a94 <CPU_CACHE_Enable+0x7c>)
 8003a68:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	3a01      	subs	r2, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1f2      	bne.n	8003a5a <CPU_CACHE_Enable+0x42>
    } while(sets-- != 0U);
 8003a74:	1e43      	subs	r3, r0, #1
 8003a76:	2800      	cmp	r0, #0
 8003a78:	d1ec      	bne.n	8003a54 <CPU_CACHE_Enable+0x3c>
 8003a7a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003a7e:	694b      	ldr	r3, [r1, #20]
 8003a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a84:	614b      	str	r3, [r1, #20]
 8003a86:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a8a:	f3bf 8f6f 	isb	sy
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 8003a8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	e000ed00 	.word	0xe000ed00

08003a98 <Clock_Inits>:
	initUart(&USB_UART, 115200, USART1);
	setbuf(stdout, NULL);
}

// Initializes clocks for various peripherals. Some might need to be added!
void Clock_Inits(void) {
 8003a98:	b0a2      	sub	sp, #136	; 0x88
	// Clock all GPIO ports and Timers.
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003a9a:	4b9a      	ldr	r3, [pc, #616]	; (8003d04 <Clock_Inits+0x26c>)
 8003a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a9e:	f042 0201 	orr.w	r2, r2, #1
 8003aa2:	631a      	str	r2, [r3, #48]	; 0x30
 8003aa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aa6:	f002 0201 	and.w	r2, r2, #1
 8003aaa:	9200      	str	r2, [sp, #0]
 8003aac:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ab0:	f042 0202 	orr.w	r2, r2, #2
 8003ab4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ab6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ab8:	f002 0202 	and.w	r2, r2, #2
 8003abc:	9201      	str	r2, [sp, #4]
 8003abe:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ac2:	f042 0204 	orr.w	r2, r2, #4
 8003ac6:	631a      	str	r2, [r3, #48]	; 0x30
 8003ac8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aca:	f002 0204 	and.w	r2, r2, #4
 8003ace:	9202      	str	r2, [sp, #8]
 8003ad0:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003ad2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ad4:	f042 0208 	orr.w	r2, r2, #8
 8003ad8:	631a      	str	r2, [r3, #48]	; 0x30
 8003ada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003adc:	f002 0208 	and.w	r2, r2, #8
 8003ae0:	9203      	str	r2, [sp, #12]
 8003ae2:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8003ae4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ae6:	f042 0210 	orr.w	r2, r2, #16
 8003aea:	631a      	str	r2, [r3, #48]	; 0x30
 8003aec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aee:	f002 0210 	and.w	r2, r2, #16
 8003af2:	9204      	str	r2, [sp, #16]
 8003af4:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8003af6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003af8:	f042 0220 	orr.w	r2, r2, #32
 8003afc:	631a      	str	r2, [r3, #48]	; 0x30
 8003afe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b00:	f002 0220 	and.w	r2, r2, #32
 8003b04:	9205      	str	r2, [sp, #20]
 8003b06:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8003b08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b0e:	631a      	str	r2, [r3, #48]	; 0x30
 8003b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b12:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8003b16:	9206      	str	r2, [sp, #24]
 8003b18:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8003b1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b20:	631a      	str	r2, [r3, #48]	; 0x30
 8003b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b24:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003b28:	9207      	str	r2, [sp, #28]
 8003b2a:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 8003b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b32:	631a      	str	r2, [r3, #48]	; 0x30
 8003b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b36:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003b3a:	9208      	str	r2, [sp, #32]
 8003b3c:	9a08      	ldr	r2, [sp, #32]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 8003b3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b44:	631a      	str	r2, [r3, #48]	; 0x30
 8003b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b48:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8003b4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
	__HAL_RCC_GPIOK_CLK_ENABLE();
 8003b50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b52:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b56:	631a      	str	r2, [r3, #48]	; 0x30
 8003b58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b5a:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8003b5e:	920a      	str	r2, [sp, #40]	; 0x28
 8003b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b64:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b68:	645a      	str	r2, [r3, #68]	; 0x44
 8003b6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b6c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003b70:	920b      	str	r2, [sp, #44]	; 0x2c
 8003b72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	__HAL_RCC_TIM1_CLK_ENABLE();
 8003b74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b76:	f042 0201 	orr.w	r2, r2, #1
 8003b7a:	645a      	str	r2, [r3, #68]	; 0x44
 8003b7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b7e:	f002 0201 	and.w	r2, r2, #1
 8003b82:	920c      	str	r2, [sp, #48]	; 0x30
 8003b84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	__HAL_RCC_TIM2_CLK_ENABLE();
 8003b86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b88:	f042 0201 	orr.w	r2, r2, #1
 8003b8c:	641a      	str	r2, [r3, #64]	; 0x40
 8003b8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b90:	f002 0201 	and.w	r2, r2, #1
 8003b94:	920d      	str	r2, [sp, #52]	; 0x34
 8003b96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	__HAL_RCC_TIM3_CLK_ENABLE();
 8003b98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b9a:	f042 0202 	orr.w	r2, r2, #2
 8003b9e:	641a      	str	r2, [r3, #64]	; 0x40
 8003ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ba2:	f002 0202 	and.w	r2, r2, #2
 8003ba6:	920e      	str	r2, [sp, #56]	; 0x38
 8003ba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	__HAL_RCC_TIM4_CLK_ENABLE();
 8003baa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bac:	f042 0204 	orr.w	r2, r2, #4
 8003bb0:	641a      	str	r2, [r3, #64]	; 0x40
 8003bb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bb4:	f002 0204 	and.w	r2, r2, #4
 8003bb8:	920f      	str	r2, [sp, #60]	; 0x3c
 8003bba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
	__HAL_RCC_TIM5_CLK_ENABLE();
 8003bbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bbe:	f042 0208 	orr.w	r2, r2, #8
 8003bc2:	641a      	str	r2, [r3, #64]	; 0x40
 8003bc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bc6:	f002 0208 	and.w	r2, r2, #8
 8003bca:	9210      	str	r2, [sp, #64]	; 0x40
 8003bcc:	9a10      	ldr	r2, [sp, #64]	; 0x40
	__HAL_RCC_TIM6_CLK_ENABLE();
 8003bce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bd0:	f042 0210 	orr.w	r2, r2, #16
 8003bd4:	641a      	str	r2, [r3, #64]	; 0x40
 8003bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bd8:	f002 0210 	and.w	r2, r2, #16
 8003bdc:	9211      	str	r2, [sp, #68]	; 0x44
 8003bde:	9a11      	ldr	r2, [sp, #68]	; 0x44
	__HAL_RCC_TIM7_CLK_ENABLE();
 8003be0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003be2:	f042 0220 	orr.w	r2, r2, #32
 8003be6:	641a      	str	r2, [r3, #64]	; 0x40
 8003be8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bea:	f002 0220 	and.w	r2, r2, #32
 8003bee:	9212      	str	r2, [sp, #72]	; 0x48
 8003bf0:	9a12      	ldr	r2, [sp, #72]	; 0x48
	__HAL_RCC_TIM8_CLK_ENABLE();
 8003bf2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bf4:	f042 0202 	orr.w	r2, r2, #2
 8003bf8:	645a      	str	r2, [r3, #68]	; 0x44
 8003bfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bfc:	f002 0202 	and.w	r2, r2, #2
 8003c00:	9213      	str	r2, [sp, #76]	; 0x4c
 8003c02:	9a13      	ldr	r2, [sp, #76]	; 0x4c
	__HAL_RCC_TIM9_CLK_ENABLE();
 8003c04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c06:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003c0a:	645a      	str	r2, [r3, #68]	; 0x44
 8003c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c0e:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8003c12:	9214      	str	r2, [sp, #80]	; 0x50
 8003c14:	9a14      	ldr	r2, [sp, #80]	; 0x50
	__HAL_RCC_TIM10_CLK_ENABLE();
 8003c16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c18:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003c1c:	645a      	str	r2, [r3, #68]	; 0x44
 8003c1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c20:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003c24:	9215      	str	r2, [sp, #84]	; 0x54
 8003c26:	9a15      	ldr	r2, [sp, #84]	; 0x54
	__HAL_RCC_TIM11_CLK_ENABLE();
 8003c28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c2a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003c2e:	645a      	str	r2, [r3, #68]	; 0x44
 8003c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c32:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003c36:	9216      	str	r2, [sp, #88]	; 0x58
 8003c38:	9a16      	ldr	r2, [sp, #88]	; 0x58
	__HAL_RCC_TIM12_CLK_ENABLE();
 8003c3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c40:	641a      	str	r2, [r3, #64]	; 0x40
 8003c42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c44:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8003c48:	9217      	str	r2, [sp, #92]	; 0x5c
 8003c4a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
	__HAL_RCC_TIM13_CLK_ENABLE();
 8003c4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c52:	641a      	str	r2, [r3, #64]	; 0x40
 8003c54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c56:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003c5a:	9218      	str	r2, [sp, #96]	; 0x60
 8003c5c:	9a18      	ldr	r2, [sp, #96]	; 0x60
	__HAL_RCC_TIM14_CLK_ENABLE();
 8003c5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c64:	641a      	str	r2, [r3, #64]	; 0x40
 8003c66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c68:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003c6c:	9219      	str	r2, [sp, #100]	; 0x64
 8003c6e:	9a19      	ldr	r2, [sp, #100]	; 0x64

	// Enable SPI2 clock
	__HAL_RCC_SPI2_CLK_ENABLE();
 8003c70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c76:	641a      	str	r2, [r3, #64]	; 0x40
 8003c78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c7a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003c7e:	921a      	str	r2, [sp, #104]	; 0x68
 8003c80:	9a1a      	ldr	r2, [sp, #104]	; 0x68

	// ADC and DAC
	__HAL_RCC_DAC_CLK_ENABLE();
 8003c82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c84:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003c88:	641a      	str	r2, [r3, #64]	; 0x40
 8003c8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c8c:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003c90:	921b      	str	r2, [sp, #108]	; 0x6c
 8003c92:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
	__HAL_RCC_ADC1_CLK_ENABLE();
 8003c94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c9a:	645a      	str	r2, [r3, #68]	; 0x44
 8003c9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c9e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003ca2:	921c      	str	r2, [sp, #112]	; 0x70
 8003ca4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
	__HAL_RCC_ADC2_CLK_ENABLE();
 8003ca6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ca8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cac:	645a      	str	r2, [r3, #68]	; 0x44
 8003cae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cb0:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003cb4:	921d      	str	r2, [sp, #116]	; 0x74
 8003cb6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
	__HAL_RCC_ADC3_CLK_ENABLE();
 8003cb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003cbe:	645a      	str	r2, [r3, #68]	; 0x44
 8003cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cc2:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8003cc6:	921e      	str	r2, [sp, #120]	; 0x78
 8003cc8:	9a1e      	ldr	r2, [sp, #120]	; 0x78

	// DMA Clocks
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003cca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ccc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003cd0:	631a      	str	r2, [r3, #48]	; 0x30
 8003cd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cd4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003cd8:	921f      	str	r2, [sp, #124]	; 0x7c
 8003cda:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
	__HAL_RCC_DMA2_CLK_ENABLE();
 8003cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cde:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003ce2:	631a      	str	r2, [r3, #48]	; 0x30
 8003ce4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ce6:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8003cea:	9220      	str	r2, [sp, #128]	; 0x80
 8003cec:	9a20      	ldr	r2, [sp, #128]	; 0x80

	// I2C Clock
	__HAL_RCC_I2C1_CLK_ENABLE();
 8003cee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cf0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003cf4:	641a      	str	r2, [r3, #64]	; 0x40
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cfc:	9321      	str	r3, [sp, #132]	; 0x84
 8003cfe:	9b21      	ldr	r3, [sp, #132]	; 0x84

}
 8003d00:	b022      	add	sp, #136	; 0x88
 8003d02:	4770      	bx	lr
 8003d04:	40023800 	.word	0x40023800

08003d08 <Sys_Init>:
void Sys_Init(void) {
 8003d08:	b508      	push	{r3, lr}
	CPU_CACHE_Enable();		// Enable CPU Caching
 8003d0a:	f7ff fe85 	bl	8003a18 <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 8003d0e:	f000 fb31 	bl	8004374 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 8003d12:	f7ff fe4d 	bl	80039b0 <SystemClock_Config>
	Clock_Inits();
 8003d16:	f7ff febf 	bl	8003a98 <Clock_Inits>
	initUart(&USB_UART, 115200, USART1);
 8003d1a:	4a06      	ldr	r2, [pc, #24]	; (8003d34 <Sys_Init+0x2c>)
 8003d1c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8003d20:	4805      	ldr	r0, [pc, #20]	; (8003d38 <Sys_Init+0x30>)
 8003d22:	f000 fac7 	bl	80042b4 <initUart>
	setbuf(stdout, NULL);
 8003d26:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <Sys_Init+0x34>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	6898      	ldr	r0, [r3, #8]
 8003d2e:	f004 fbcf 	bl	80084d0 <setbuf>
}
 8003d32:	bd08      	pop	{r3, pc}
 8003d34:	40011000 	.word	0x40011000
 8003d38:	20005138 	.word	0x20005138
 8003d3c:	2000010c 	.word	0x2000010c

08003d40 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8003d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d44:	b086      	sub	sp, #24
 8003d46:	4605      	mov	r5, r0
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8003d48:	2364      	movs	r3, #100	; 0x64
 8003d4a:	9302      	str	r3, [sp, #8]
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	9301      	str	r3, [sp, #4]
 8003d50:	f10d 0217 	add.w	r2, sp, #23
 8003d54:	9200      	str	r2, [sp, #0]
 8003d56:	2275      	movs	r2, #117	; 0x75
 8003d58:	21d0      	movs	r1, #208	; 0xd0
 8003d5a:	f001 fecd 	bl	8005af8 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8003d5e:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8003d62:	2b68      	cmp	r3, #104	; 0x68
 8003d64:	d003      	beq.n	8003d6e <MPU6050_Init+0x2e>
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
        return 0;
    }
    return 1;
 8003d66:	2001      	movs	r0, #1
}
 8003d68:	b006      	add	sp, #24
 8003d6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        Data = 0;
 8003d6e:	2400      	movs	r4, #0
 8003d70:	f88d 4016 	strb.w	r4, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8003d74:	f04f 0864 	mov.w	r8, #100	; 0x64
 8003d78:	f8cd 8008 	str.w	r8, [sp, #8]
 8003d7c:	2601      	movs	r6, #1
 8003d7e:	9601      	str	r6, [sp, #4]
 8003d80:	f10d 0716 	add.w	r7, sp, #22
 8003d84:	9700      	str	r7, [sp, #0]
 8003d86:	4633      	mov	r3, r6
 8003d88:	226b      	movs	r2, #107	; 0x6b
 8003d8a:	21d0      	movs	r1, #208	; 0xd0
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	f001 fddd 	bl	800594c <HAL_I2C_Mem_Write>
        Data = 0x07;
 8003d92:	2307      	movs	r3, #7
 8003d94:	f88d 3016 	strb.w	r3, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8003d98:	f8cd 8008 	str.w	r8, [sp, #8]
 8003d9c:	9601      	str	r6, [sp, #4]
 8003d9e:	9700      	str	r7, [sp, #0]
 8003da0:	4633      	mov	r3, r6
 8003da2:	2219      	movs	r2, #25
 8003da4:	21d0      	movs	r1, #208	; 0xd0
 8003da6:	4628      	mov	r0, r5
 8003da8:	f001 fdd0 	bl	800594c <HAL_I2C_Mem_Write>
        Data = 0x00;
 8003dac:	f88d 4016 	strb.w	r4, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8003db0:	f8cd 8008 	str.w	r8, [sp, #8]
 8003db4:	9601      	str	r6, [sp, #4]
 8003db6:	9700      	str	r7, [sp, #0]
 8003db8:	4633      	mov	r3, r6
 8003dba:	221c      	movs	r2, #28
 8003dbc:	21d0      	movs	r1, #208	; 0xd0
 8003dbe:	4628      	mov	r0, r5
 8003dc0:	f001 fdc4 	bl	800594c <HAL_I2C_Mem_Write>
        Data = 0x00;
 8003dc4:	f88d 4016 	strb.w	r4, [sp, #22]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8003dc8:	f8cd 8008 	str.w	r8, [sp, #8]
 8003dcc:	9601      	str	r6, [sp, #4]
 8003dce:	9700      	str	r7, [sp, #0]
 8003dd0:	4633      	mov	r3, r6
 8003dd2:	221b      	movs	r2, #27
 8003dd4:	21d0      	movs	r1, #208	; 0xd0
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	f001 fdb8 	bl	800594c <HAL_I2C_Mem_Write>
        return 0;
 8003ddc:	4620      	mov	r0, r4
 8003dde:	e7c3      	b.n	8003d68 <MPU6050_Init+0x28>

08003de0 <Kalman_getAngle>:
        DataStruct->Gx = -DataStruct->Gx;
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
}

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8003de0:	ed2d 8b04 	vpush	{d8-d9}
 8003de4:	b084      	sub	sp, #16
    double rate = newRate - Kalman->bias;
 8003de6:	ed90 8b08 	vldr	d8, [r0, #32]
 8003dea:	ee31 1b48 	vsub.f64	d1, d1, d8
    Kalman->angle += dt * rate;
 8003dee:	ed90 6b06 	vldr	d6, [r0, #24]
 8003df2:	ee01 6b02 	vmla.f64	d6, d1, d2
 8003df6:	ed80 6b06 	vstr	d6, [r0, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8003dfa:	ed90 4b10 	vldr	d4, [r0, #64]	; 0x40
 8003dfe:	ee24 7b02 	vmul.f64	d7, d4, d2
 8003e02:	ed90 3b0c 	vldr	d3, [r0, #48]	; 0x30
 8003e06:	ee37 9b43 	vsub.f64	d9, d7, d3
 8003e0a:	ed90 1b0e 	vldr	d1, [r0, #56]	; 0x38
 8003e0e:	ee39 9b41 	vsub.f64	d9, d9, d1
 8003e12:	ed90 5b00 	vldr	d5, [r0]
 8003e16:	ee39 9b05 	vadd.f64	d9, d9, d5
 8003e1a:	ed90 5b0a 	vldr	d5, [r0, #40]	; 0x28
 8003e1e:	ee09 5b02 	vmla.f64	d5, d9, d2
 8003e22:	ed80 5b0a 	vstr	d5, [r0, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8003e26:	ee33 3b47 	vsub.f64	d3, d3, d7
 8003e2a:	ed80 3b0c 	vstr	d3, [r0, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8003e2e:	ee31 7b47 	vsub.f64	d7, d1, d7
 8003e32:	ed80 7b0e 	vstr	d7, [r0, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8003e36:	ed90 1b02 	vldr	d1, [r0, #8]
 8003e3a:	ee01 4b02 	vmla.f64	d4, d1, d2
 8003e3e:	ed80 4b10 	vstr	d4, [r0, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8003e42:	ed90 2b04 	vldr	d2, [r0, #16]
 8003e46:	ee35 2b02 	vadd.f64	d2, d5, d2
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8003e4a:	ee85 9b02 	vdiv.f64	d9, d5, d2
 8003e4e:	ed8d 9b00 	vstr	d9, [sp]
    K[1] = Kalman->P[1][0] / S;
 8003e52:	ee87 1b02 	vdiv.f64	d1, d7, d2
 8003e56:	ed8d 1b02 	vstr	d1, [sp, #8]

    double y = newAngle - Kalman->angle;
 8003e5a:	ee30 2b46 	vsub.f64	d2, d0, d6
    Kalman->angle += K[0] * y;
 8003e5e:	ee09 6b02 	vmla.f64	d6, d9, d2
 8003e62:	eeb0 0b46 	vmov.f64	d0, d6
 8003e66:	ed80 6b06 	vstr	d6, [r0, #24]
    Kalman->bias += K[1] * y;
 8003e6a:	ee01 8b02 	vmla.f64	d8, d1, d2
 8003e6e:	ed80 8b08 	vstr	d8, [r0, #32]

    double P00_temp = Kalman->P[0][0];
    double P01_temp = Kalman->P[0][1];

    Kalman->P[0][0] -= K[0] * P00_temp;
 8003e72:	eeb0 6b45 	vmov.f64	d6, d5
 8003e76:	ee05 6b49 	vmls.f64	d6, d5, d9
 8003e7a:	ed80 6b0a 	vstr	d6, [r0, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8003e7e:	eeb0 6b43 	vmov.f64	d6, d3
 8003e82:	ee03 6b49 	vmls.f64	d6, d3, d9
 8003e86:	ed80 6b0c 	vstr	d6, [r0, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8003e8a:	ee05 7b41 	vmls.f64	d7, d5, d1
 8003e8e:	ed80 7b0e 	vstr	d7, [r0, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8003e92:	ee03 4b41 	vmls.f64	d4, d3, d1
 8003e96:	ed80 4b10 	vstr	d4, [r0, #64]	; 0x40

    return Kalman->angle;
};
 8003e9a:	b004      	add	sp, #16
 8003e9c:	ecbd 8b04 	vpop	{d8-d9}
 8003ea0:	4770      	bx	lr
 8003ea2:	0000      	movs	r0, r0
 8003ea4:	0000      	movs	r0, r0
	...

08003ea8 <MPU6050_Read_All>:
{
 8003ea8:	b570      	push	{r4, r5, r6, lr}
 8003eaa:	ed2d 8b04 	vpush	{d8-d9}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	460c      	mov	r4, r1
    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8003eb2:	2364      	movs	r3, #100	; 0x64
 8003eb4:	9302      	str	r3, [sp, #8]
 8003eb6:	230e      	movs	r3, #14
 8003eb8:	9301      	str	r3, [sp, #4]
 8003eba:	ab04      	add	r3, sp, #16
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	223b      	movs	r2, #59	; 0x3b
 8003ec2:	21d0      	movs	r1, #208	; 0xd0
 8003ec4:	f001 fe18 	bl	8005af8 <HAL_I2C_Mem_Read>
    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8003ec8:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003ecc:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8003ed0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003ed4:	b212      	sxth	r2, r2
 8003ed6:	8022      	strh	r2, [r4, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8003ed8:	f89d 1012 	ldrb.w	r1, [sp, #18]
 8003edc:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8003ee0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003ee4:	b21b      	sxth	r3, r3
 8003ee6:	8063      	strh	r3, [r4, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8003ee8:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8003eec:	f89d 5015 	ldrb.w	r5, [sp, #21]
 8003ef0:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 8003ef4:	b22d      	sxth	r5, r5
 8003ef6:	80a5      	strh	r5, [r4, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8003ef8:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8003efc:	0209      	lsls	r1, r1, #8
 8003efe:	b209      	sxth	r1, r1
 8003f00:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8003f04:	4301      	orrs	r1, r0
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8003f06:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8003f0a:	f89d e019 	ldrb.w	lr, [sp, #25]
 8003f0e:	ea4e 2e00 	orr.w	lr, lr, r0, lsl #8
 8003f12:	fa0f fe8e 	sxth.w	lr, lr
 8003f16:	f8a4 e020 	strh.w	lr, [r4, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8003f1a:	f89d 001a 	ldrb.w	r0, [sp, #26]
 8003f1e:	f89d c01b 	ldrb.w	ip, [sp, #27]
 8003f22:	ea4c 2c00 	orr.w	ip, ip, r0, lsl #8
 8003f26:	fa0f fc8c 	sxth.w	ip, ip
 8003f2a:	f8a4 c022 	strh.w	ip, [r4, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8003f2e:	f89d 601c 	ldrb.w	r6, [sp, #28]
 8003f32:	f89d 001d 	ldrb.w	r0, [sp, #29]
 8003f36:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 8003f3a:	b200      	sxth	r0, r0
 8003f3c:	84a0      	strh	r0, [r4, #36]	; 0x24
    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8003f3e:	ee07 2a90 	vmov	s15, r2
 8003f42:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003f46:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80040f0 <MPU6050_Read_All+0x248>
 8003f4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003f4e:	ed84 7b02 	vstr	d7, [r4, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8003f52:	ee07 3a90 	vmov	s15, r3
 8003f56:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003f5a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003f5e:	ed84 7b04 	vstr	d7, [r4, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8003f62:	ee07 5a90 	vmov	s15, r5
 8003f66:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003f6a:	ed9f 5b63 	vldr	d5, [pc, #396]	; 80040f8 <MPU6050_Read_All+0x250>
 8003f6e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8003f72:	ed84 6b06 	vstr	d6, [r4, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8003f76:	ee07 1a90 	vmov	s15, r1
 8003f7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f7e:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8004130 <MPU6050_Read_All+0x288>
 8003f82:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003f86:	eddf 7a6b 	vldr	s15, [pc, #428]	; 8004134 <MPU6050_Read_All+0x28c>
 8003f8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f8e:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8003f92:	ee07 ea90 	vmov	s15, lr
 8003f96:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003f9a:	ed9f 6b59 	vldr	d6, [pc, #356]	; 8004100 <MPU6050_Read_All+0x258>
 8003f9e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8003fa2:	ed84 5b0a 	vstr	d5, [r4, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8003fa6:	ee07 ca90 	vmov	s15, ip
 8003faa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003fae:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8003fb2:	ed84 5b0c 	vstr	d5, [r4, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8003fb6:	ee07 0a90 	vmov	s15, r0
 8003fba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003fbe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8003fc2:	ed84 5b0e 	vstr	d5, [r4, #56]	; 0x38
    double dt = (double)(xTaskGetTickCount() - timer) / 1000;
 8003fc6:	f7fe f979 	bl	80022bc <xTaskGetTickCount>
 8003fca:	4d5b      	ldr	r5, [pc, #364]	; (8004138 <MPU6050_Read_All+0x290>)
 8003fcc:	682b      	ldr	r3, [r5, #0]
 8003fce:	1ac0      	subs	r0, r0, r3
 8003fd0:	ee07 0a90 	vmov	s15, r0
 8003fd4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003fd8:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 8004108 <MPU6050_Read_All+0x260>
 8003fdc:	ee87 8b06 	vdiv.f64	d8, d7, d6
    timer = xTaskGetTickCount();
 8003fe0:	f7fe f96c 	bl	80022bc <xTaskGetTickCount>
 8003fe4:	6028      	str	r0, [r5, #0]
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8003fe6:	f9b4 5000 	ldrsh.w	r5, [r4]
 8003fea:	f9b4 6004 	ldrsh.w	r6, [r4, #4]
 8003fee:	fb06 f306 	mul.w	r3, r6, r6
 8003ff2:	fb05 3305 	mla	r3, r5, r5, r3
 8003ff6:	ee00 3a10 	vmov	s0, r3
    double roll_sqrt = sqrt(
 8003ffa:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8003ffe:	f005 fb5f 	bl	80096c0 <sqrt>
    if (roll_sqrt != 0.0)
 8004002:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8004006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800400a:	d061      	beq.n	80040d0 <MPU6050_Read_All+0x228>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800400c:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8004010:	ee07 3a10 	vmov	s14, r3
 8004014:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004018:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800401c:	f005 fb70 	bl	8009700 <atan>
 8004020:	ed9f 9b3b 	vldr	d9, [pc, #236]	; 8004110 <MPU6050_Read_All+0x268>
 8004024:	ee20 9b09 	vmul.f64	d9, d0, d9
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8004028:	426b      	negs	r3, r5
 800402a:	ee00 3a10 	vmov	s0, r3
 800402e:	ee07 6a90 	vmov	s15, r6
 8004032:	eeb8 1be7 	vcvt.f64.s32	d1, s15
 8004036:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 800403a:	f005 fb3c 	bl	80096b6 <atan2>
 800403e:	ed9f 7b34 	vldr	d7, [pc, #208]	; 8004110 <MPU6050_Read_All+0x268>
 8004042:	ee20 0b07 	vmul.f64	d0, d0, d7
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8004046:	ed9f 7b34 	vldr	d7, [pc, #208]	; 8004118 <MPU6050_Read_All+0x270>
 800404a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800404e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004052:	d508      	bpl.n	8004066 <MPU6050_Read_All+0x1be>
 8004054:	ed94 6b14 	vldr	d6, [r4, #80]	; 0x50
 8004058:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8004120 <MPU6050_Read_All+0x278>
 800405c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004064:	dc0f      	bgt.n	8004086 <MPU6050_Read_All+0x1de>
 8004066:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8004120 <MPU6050_Read_All+0x278>
 800406a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800406e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004072:	dd30      	ble.n	80040d6 <MPU6050_Read_All+0x22e>
 8004074:	ed94 6b14 	vldr	d6, [r4, #80]	; 0x50
 8004078:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8004118 <MPU6050_Read_All+0x270>
 800407c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004084:	d527      	bpl.n	80040d6 <MPU6050_Read_All+0x22e>
        KalmanY.angle = pitch;
 8004086:	4b2d      	ldr	r3, [pc, #180]	; (800413c <MPU6050_Read_All+0x294>)
 8004088:	ed83 0b06 	vstr	d0, [r3, #24]
        DataStruct->KalmanAngleY = pitch;
 800408c:	ed84 0b14 	vstr	d0, [r4, #80]	; 0x50
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8004090:	ed94 7b14 	vldr	d7, [r4, #80]	; 0x50
 8004094:	eeb0 7bc7 	vabs.f64	d7, d7
 8004098:	ed9f 6b21 	vldr	d6, [pc, #132]	; 8004120 <MPU6050_Read_All+0x278>
 800409c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80040a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040a4:	dd05      	ble.n	80040b2 <MPU6050_Read_All+0x20a>
        DataStruct->Gx = -DataStruct->Gx;
 80040a6:	ed94 7b0a 	vldr	d7, [r4, #40]	; 0x28
 80040aa:	eeb1 7b47 	vneg.f64	d7, d7
 80040ae:	ed84 7b0a 	vstr	d7, [r4, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 80040b2:	eeb0 2b48 	vmov.f64	d2, d8
 80040b6:	ed94 1b0a 	vldr	d1, [r4, #40]	; 0x28
 80040ba:	eeb0 0b49 	vmov.f64	d0, d9
 80040be:	4820      	ldr	r0, [pc, #128]	; (8004140 <MPU6050_Read_All+0x298>)
 80040c0:	f7ff fe8e 	bl	8003de0 <Kalman_getAngle>
 80040c4:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
}
 80040c8:	b008      	add	sp, #32
 80040ca:	ecbd 8b04 	vpop	{d8-d9}
 80040ce:	bd70      	pop	{r4, r5, r6, pc}
        roll = 0.0;
 80040d0:	ed9f 9b15 	vldr	d9, [pc, #84]	; 8004128 <MPU6050_Read_All+0x280>
 80040d4:	e7a8      	b.n	8004028 <MPU6050_Read_All+0x180>
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80040d6:	eeb0 2b48 	vmov.f64	d2, d8
 80040da:	ed94 1b0c 	vldr	d1, [r4, #48]	; 0x30
 80040de:	4817      	ldr	r0, [pc, #92]	; (800413c <MPU6050_Read_All+0x294>)
 80040e0:	f7ff fe7e 	bl	8003de0 <Kalman_getAngle>
 80040e4:	ed84 0b14 	vstr	d0, [r4, #80]	; 0x50
 80040e8:	e7d2      	b.n	8004090 <MPU6050_Read_All+0x1e8>
 80040ea:	bf00      	nop
 80040ec:	f3af 8000 	nop.w
 80040f0:	00000000 	.word	0x00000000
 80040f4:	3f100000 	.word	0x3f100000
 80040f8:	00000000 	.word	0x00000000
 80040fc:	40cc2900 	.word	0x40cc2900
 8004100:	00000000 	.word	0x00000000
 8004104:	40606000 	.word	0x40606000
 8004108:	00000000 	.word	0x00000000
 800410c:	408f4000 	.word	0x408f4000
 8004110:	1a63c1f8 	.word	0x1a63c1f8
 8004114:	404ca5dc 	.word	0x404ca5dc
 8004118:	00000000 	.word	0x00000000
 800411c:	c0568000 	.word	0xc0568000
 8004120:	00000000 	.word	0x00000000
 8004124:	40568000 	.word	0x40568000
	...
 8004130:	43aa0000 	.word	0x43aa0000
 8004134:	42121eb8 	.word	0x42121eb8
 8004138:	200050e8 	.word	0x200050e8
 800413c:	20000018 	.word	0x20000018
 8004140:	20000060 	.word	0x20000060

08004144 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004144:	b500      	push	{lr}
 8004146:	b089      	sub	sp, #36	; 0x24
 8004148:	4601      	mov	r1, r0
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 800414a:	2200      	movs	r2, #0
 800414c:	2037      	movs	r0, #55	; 0x37
 800414e:	f000 f93f 	bl	80043d0 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004152:	2037      	movs	r0, #55	; 0x37
 8004154:	f000 f972 	bl	800443c <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8004158:	4b15      	ldr	r3, [pc, #84]	; (80041b0 <HAL_InitTick+0x6c>)
 800415a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800415c:	f042 0220 	orr.w	r2, r2, #32
 8004160:	641a      	str	r2, [r3, #64]	; 0x40
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	f003 0320 	and.w	r3, r3, #32
 8004168:	9301      	str	r3, [sp, #4]
 800416a:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800416c:	a902      	add	r1, sp, #8
 800416e:	a803      	add	r0, sp, #12
 8004170:	f002 fb3a 	bl	80067e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004174:	f002 fb18 	bl	80067a8 <HAL_RCC_GetPCLK1Freq>
 8004178:	0043      	lsls	r3, r0, #1

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800417a:	4a0e      	ldr	r2, [pc, #56]	; (80041b4 <HAL_InitTick+0x70>)
 800417c:	fba2 2303 	umull	r2, r3, r2, r3
 8004180:	0c9b      	lsrs	r3, r3, #18
 8004182:	3b01      	subs	r3, #1

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8004184:	480c      	ldr	r0, [pc, #48]	; (80041b8 <HAL_InitTick+0x74>)
 8004186:	4a0d      	ldr	r2, [pc, #52]	; (80041bc <HAL_InitTick+0x78>)
 8004188:	6002      	str	r2, [r0, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 800418a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800418e:	60c2      	str	r2, [r0, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8004190:	6043      	str	r3, [r0, #4]
  htim7.Init.ClockDivision = 0;
 8004192:	2300      	movs	r3, #0
 8004194:	6103      	str	r3, [r0, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004196:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8004198:	f003 f842 	bl	8007220 <HAL_TIM_Base_Init>
 800419c:	b118      	cbz	r0, 80041a6 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
  }

  /* Return function status */
  return HAL_ERROR;
 800419e:	2001      	movs	r0, #1
}
 80041a0:	b009      	add	sp, #36	; 0x24
 80041a2:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim7);
 80041a6:	4804      	ldr	r0, [pc, #16]	; (80041b8 <HAL_InitTick+0x74>)
 80041a8:	f002 fe98 	bl	8006edc <HAL_TIM_Base_Start_IT>
 80041ac:	e7f8      	b.n	80041a0 <HAL_InitTick+0x5c>
 80041ae:	bf00      	nop
 80041b0:	40023800 	.word	0x40023800
 80041b4:	431bde83 	.word	0x431bde83
 80041b8:	200050ec 	.word	0x200050ec
 80041bc:	40001400 	.word	0x40001400

080041c0 <TIM7_IRQHandler>:
  /* Enable TIM7 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);
}

void TIM7_IRQHandler(void)
{
 80041c0:	b508      	push	{r3, lr}
  HAL_TIM_IRQHandler(&htim7);
 80041c2:	4802      	ldr	r0, [pc, #8]	; (80041cc <TIM7_IRQHandler+0xc>)
 80041c4:	f002 fed7 	bl	8006f76 <HAL_TIM_IRQHandler>
}
 80041c8:	bd08      	pop	{r3, pc}
 80041ca:	bf00      	nop
 80041cc:	200050ec 	.word	0x200050ec

080041d0 <HAL_UART_MspInit>:

UART_HandleTypeDef USB_UART;
// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80041d0:	b530      	push	{r4, r5, lr}
 80041d2:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 80041d4:	6803      	ldr	r3, [r0, #0]
 80041d6:	4a32      	ldr	r2, [pc, #200]	; (80042a0 <HAL_UART_MspInit+0xd0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d004      	beq.n	80041e6 <HAL_UART_MspInit+0x16>
		
		// Enable Interrupt Mode
		HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
		HAL_NVIC_EnableIRQ(USART1_IRQn);

	} else if (huart->Instance == USART6) {
 80041dc:	4a31      	ldr	r2, [pc, #196]	; (80042a4 <HAL_UART_MspInit+0xd4>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d034      	beq.n	800424c <HAL_UART_MspInit+0x7c>

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 80041e2:	b00b      	add	sp, #44	; 0x2c
 80041e4:	bd30      	pop	{r4, r5, pc}
		__GPIOA_CLK_ENABLE();
 80041e6:	4c30      	ldr	r4, [pc, #192]	; (80042a8 <HAL_UART_MspInit+0xd8>)
 80041e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80041ea:	f043 0301 	orr.w	r3, r3, #1
 80041ee:	6323      	str	r3, [r4, #48]	; 0x30
 80041f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	9301      	str	r3, [sp, #4]
 80041f8:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 80041fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041fe:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8004200:	2302      	movs	r3, #2
 8004202:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8004204:	2301      	movs	r3, #1
 8004206:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 8004208:	2303      	movs	r3, #3
 800420a:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800420c:	2307      	movs	r3, #7
 800420e:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 8004210:	4d26      	ldr	r5, [pc, #152]	; (80042ac <HAL_UART_MspInit+0xdc>)
 8004212:	a905      	add	r1, sp, #20
 8004214:	4628      	mov	r0, r5
 8004216:	f001 f87d 	bl	8005314 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 800421a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800421e:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 8004220:	a905      	add	r1, sp, #20
 8004222:	4628      	mov	r0, r5
 8004224:	f001 f876 	bl	8005314 <HAL_GPIO_Init>
		__USART1_CLK_ENABLE();
 8004228:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800422a:	f043 0310 	orr.w	r3, r3, #16
 800422e:	6463      	str	r3, [r4, #68]	; 0x44
 8004230:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004232:	f003 0310 	and.w	r3, r3, #16
 8004236:	9302      	str	r3, [sp, #8]
 8004238:	9b02      	ldr	r3, [sp, #8]
		HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
 800423a:	2200      	movs	r2, #0
 800423c:	210a      	movs	r1, #10
 800423e:	2025      	movs	r0, #37	; 0x25
 8004240:	f000 f8c6 	bl	80043d0 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004244:	2025      	movs	r0, #37	; 0x25
 8004246:	f000 f8f9 	bl	800443c <HAL_NVIC_EnableIRQ>
 800424a:	e7ca      	b.n	80041e2 <HAL_UART_MspInit+0x12>
		__GPIOC_CLK_ENABLE();
 800424c:	4c16      	ldr	r4, [pc, #88]	; (80042a8 <HAL_UART_MspInit+0xd8>)
 800424e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004250:	f043 0304 	orr.w	r3, r3, #4
 8004254:	6323      	str	r3, [r4, #48]	; 0x30
 8004256:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004258:	f003 0304 	and.w	r3, r3, #4
 800425c:	9303      	str	r3, [sp, #12]
 800425e:	9b03      	ldr	r3, [sp, #12]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 8004260:	2340      	movs	r3, #64	; 0x40
 8004262:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8004264:	2302      	movs	r3, #2
 8004266:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8004268:	2301      	movs	r3, #1
 800426a:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800426c:	2303      	movs	r3, #3
 800426e:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004270:	2308      	movs	r3, #8
 8004272:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 8004274:	4d0e      	ldr	r5, [pc, #56]	; (80042b0 <HAL_UART_MspInit+0xe0>)
 8004276:	a905      	add	r1, sp, #20
 8004278:	4628      	mov	r0, r5
 800427a:	f001 f84b 	bl	8005314 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800427e:	2380      	movs	r3, #128	; 0x80
 8004280:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 8004282:	a905      	add	r1, sp, #20
 8004284:	4628      	mov	r0, r5
 8004286:	f001 f845 	bl	8005314 <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 800428a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800428c:	f043 0320 	orr.w	r3, r3, #32
 8004290:	6463      	str	r3, [r4, #68]	; 0x44
 8004292:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004294:	f003 0320 	and.w	r3, r3, #32
 8004298:	9304      	str	r3, [sp, #16]
 800429a:	9b04      	ldr	r3, [sp, #16]
}
 800429c:	e7a1      	b.n	80041e2 <HAL_UART_MspInit+0x12>
 800429e:	bf00      	nop
 80042a0:	40011000 	.word	0x40011000
 80042a4:	40011400 	.word	0x40011400
 80042a8:	40023800 	.word	0x40023800
 80042ac:	40020000 	.word	0x40020000
 80042b0:	40020800 	.word	0x40020800

080042b4 <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 80042b4:	b508      	push	{r3, lr}
	Uhand->Instance        = Tgt;
 80042b6:	6002      	str	r2, [r0, #0]

	Uhand->Init.BaudRate   = Baud;
 80042b8:	6041      	str	r1, [r0, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 80042ba:	2200      	movs	r2, #0
 80042bc:	6082      	str	r2, [r0, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 80042be:	60c2      	str	r2, [r0, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 80042c0:	6102      	str	r2, [r0, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 80042c2:	210c      	movs	r1, #12
 80042c4:	6141      	str	r1, [r0, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80042c6:	6182      	str	r2, [r0, #24]

	HAL_UART_Init(Uhand);
 80042c8:	f003 fed8 	bl	800807c <HAL_UART_Init>
}
 80042cc:	bd08      	pop	{r3, pc}
	...

080042d0 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 80042d0:	b510      	push	{r4, lr}
 80042d2:	4614      	mov	r4, r2
	// HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
	HAL_UART_Transmit_IT(&USB_UART, (uint8_t*) ptr, len);
 80042d4:	b292      	uxth	r2, r2
 80042d6:	4802      	ldr	r0, [pc, #8]	; (80042e0 <_write+0x10>)
 80042d8:	f003 f860 	bl	800739c <HAL_UART_Transmit_IT>
	return len;
}
 80042dc:	4620      	mov	r0, r4
 80042de:	bd10      	pop	{r4, pc}
 80042e0:	20005138 	.word	0x20005138

080042e4 <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 80042e4:	b508      	push	{r3, lr}
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 80042e6:	2200      	movs	r2, #0
 80042e8:	700a      	strb	r2, [r1, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80042ea:	f04f 33ff 	mov.w	r3, #4294967295
 80042ee:	2201      	movs	r2, #1
 80042f0:	4802      	ldr	r0, [pc, #8]	; (80042fc <_read+0x18>)
 80042f2:	f003 fe02 	bl	8007efa <HAL_UART_Receive>
	return len;
}
 80042f6:	2001      	movs	r0, #1
 80042f8:	bd08      	pop	{r3, pc}
 80042fa:	bf00      	nop
 80042fc:	20005138 	.word	0x20005138

08004300 <_lseek>:
	}
  return i; // The way this is set up, it will always report the wrong size
}

// These functions need to be defined for compiler version gcc-arm version 11.3__attribute__((weak)) void _close(void){}
__attribute__((weak)) void _lseek(void){}
 8004300:	4770      	bx	lr

08004302 <_fstat>:
__attribute__((weak)) void _fstat(void){}
 8004302:	4770      	bx	lr

08004304 <_isatty>:
__attribute__((weak)) void _getpid(void){}
__attribute__((weak)) void _ispid(void){}
__attribute__((weak)) void _kill(void){}
__attribute__((weak)) void _isatty(void){}
 8004304:	4770      	bx	lr
	...

08004308 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004308:	480d      	ldr	r0, [pc, #52]	; (8004340 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800430a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 800430c:	480d      	ldr	r0, [pc, #52]	; (8004344 <LoopForever+0x6>)
  ldr r1, =_edata
 800430e:	490e      	ldr	r1, [pc, #56]	; (8004348 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004310:	4a0e      	ldr	r2, [pc, #56]	; (800434c <LoopForever+0xe>)
  movs r3, #0
 8004312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004314:	e002      	b.n	800431c <LoopCopyDataInit>

08004316 <CopyDataInit>:

CopyDataInit:


  ldr r4, [r2, r3]
 8004316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800431a:	3304      	adds	r3, #4

0800431c <LoopCopyDataInit>:

LoopCopyDataInit:


  adds r4, r0, r3
 800431c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800431e:	428c      	cmp	r4, r1



  bcc CopyDataInit
 8004320:	d3f9      	bcc.n	8004316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004322:	4a0b      	ldr	r2, [pc, #44]	; (8004350 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004324:	4c0b      	ldr	r4, [pc, #44]	; (8004354 <LoopForever+0x16>)
  movs r3, #0
 8004326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004328:	e001      	b.n	800432e <LoopFillZerobss>

0800432a <FillZerobss>:

FillZerobss:

  str  r3, [r2]
 800432a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800432c:	3204      	adds	r2, #4

0800432e <LoopFillZerobss>:

LoopFillZerobss:

  cmp r2, r4
 800432e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004330:	d3fb      	bcc.n	800432a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004332:	f000 f813 	bl	800435c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8004336:	f004 fa33 	bl	80087a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800433a:	f7ff f91f 	bl	800357c <main>

0800433e <LoopForever>:

LoopForever:
    b LoopForever
 800433e:	e7fe      	b.n	800433e <LoopForever>
  ldr   r0, =_estack
 8004340:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8004344:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004348:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 800434c:	0800b7f8 	.word	0x0800b7f8
  ldr r2, =_sbss
 8004350:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8004354:	20005314 	.word	0x20005314

08004358 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004358:	e7fe      	b.n	8004358 <ADC_IRQHandler>
	...

0800435c <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 800435c:	4a03      	ldr	r2, [pc, #12]	; (800436c <SystemInit+0x10>)
 800435e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004362:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004366:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800436a:	4770      	bx	lr
 800436c:	e000ed00 	.word	0xe000ed00

08004370 <HAL_MspInit>:
 */
__weak void HAL_MspInit(void) {
	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_MspInit could be implemented in the user file
	 */
}
 8004370:	4770      	bx	lr
	...

08004374 <HAL_Init>:
HAL_StatusTypeDef HAL_Init(void) {
 8004374:	b508      	push	{r3, lr}
  __HAL_FLASH_ART_ENABLE();
 8004376:	4b09      	ldr	r3, [pc, #36]	; (800439c <HAL_Init+0x28>)
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800437e:	601a      	str	r2, [r3, #0]
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004386:	601a      	str	r2, [r3, #0]
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004388:	2003      	movs	r0, #3
 800438a:	f000 f80f 	bl	80043ac <HAL_NVIC_SetPriorityGrouping>
	HAL_InitTick(TICK_INT_PRIORITY);
 800438e:	200f      	movs	r0, #15
 8004390:	f7ff fed8 	bl	8004144 <HAL_InitTick>
	HAL_MspInit();
 8004394:	f7ff ffec 	bl	8004370 <HAL_MspInit>
}
 8004398:	2000      	movs	r0, #0
 800439a:	bd08      	pop	{r3, pc}
 800439c:	40023c00 	.word	0x40023c00

080043a0 <HAL_GetTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
	return uwTick;
 80043a0:	4b01      	ldr	r3, [pc, #4]	; (80043a8 <HAL_GetTick+0x8>)
 80043a2:	6818      	ldr	r0, [r3, #0]
}
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	200051c0 	.word	0x200051c0

080043ac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043ac:	4906      	ldr	r1, [pc, #24]	; (80043c8 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80043ae:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80043b4:	041b      	lsls	r3, r3, #16
 80043b6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043b8:	0200      	lsls	r0, r0, #8
 80043ba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043be:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80043c0:	4a02      	ldr	r2, [pc, #8]	; (80043cc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80043c2:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80043c4:	60ca      	str	r2, [r1, #12]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
}
 80043c6:	4770      	bx	lr
 80043c8:	e000ed00 	.word	0xe000ed00
 80043cc:	05fa0000 	.word	0x05fa0000

080043d0 <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 80043d0:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043d2:	4b17      	ldr	r3, [pc, #92]	; (8004430 <HAL_NVIC_SetPriority+0x60>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043da:	f1c3 0c07 	rsb	ip, r3, #7
 80043de:	f1bc 0f04 	cmp.w	ip, #4
 80043e2:	bf28      	it	cs
 80043e4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043e8:	f103 0e04 	add.w	lr, r3, #4
 80043ec:	f1be 0f06 	cmp.w	lr, #6
 80043f0:	d914      	bls.n	800441c <HAL_NVIC_SetPriority+0x4c>
 80043f2:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043f4:	f04f 3eff 	mov.w	lr, #4294967295
 80043f8:	fa0e fc0c 	lsl.w	ip, lr, ip
 80043fc:	ea21 010c 	bic.w	r1, r1, ip
 8004400:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004402:	fa0e fe03 	lsl.w	lr, lr, r3
 8004406:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800440a:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 800440c:	2800      	cmp	r0, #0
 800440e:	db07      	blt.n	8004420 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004410:	0112      	lsls	r2, r2, #4
 8004412:	b2d2      	uxtb	r2, r2
 8004414:	4b07      	ldr	r3, [pc, #28]	; (8004434 <HAL_NVIC_SetPriority+0x64>)
 8004416:	541a      	strb	r2, [r3, r0]

	prioritygroup = NVIC_GetPriorityGrouping();

	NVIC_SetPriority(IRQn,
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004418:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800441c:	2300      	movs	r3, #0
 800441e:	e7e9      	b.n	80043f4 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004420:	f000 000f 	and.w	r0, r0, #15
 8004424:	0112      	lsls	r2, r2, #4
 8004426:	b2d2      	uxtb	r2, r2
 8004428:	4b03      	ldr	r3, [pc, #12]	; (8004438 <HAL_NVIC_SetPriority+0x68>)
 800442a:	541a      	strb	r2, [r3, r0]
 800442c:	e7f4      	b.n	8004418 <HAL_NVIC_SetPriority+0x48>
 800442e:	bf00      	nop
 8004430:	e000ed00 	.word	0xe000ed00
 8004434:	e000e400 	.word	0xe000e400
 8004438:	e000ed14 	.word	0xe000ed14

0800443c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800443c:	2800      	cmp	r0, #0
 800443e:	db07      	blt.n	8004450 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004440:	f000 021f 	and.w	r2, r0, #31
 8004444:	0940      	lsrs	r0, r0, #5
 8004446:	2301      	movs	r3, #1
 8004448:	4093      	lsls	r3, r2
 800444a:	4a02      	ldr	r2, [pc, #8]	; (8004454 <HAL_NVIC_EnableIRQ+0x18>)
 800444c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
}
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	e000e100 	.word	0xe000e100

08004458 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004458:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800445a:	6805      	ldr	r5, [r0, #0]
 800445c:	682c      	ldr	r4, [r5, #0]
 800445e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8004462:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004464:	6804      	ldr	r4, [r0, #0]
 8004466:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004468:	6883      	ldr	r3, [r0, #8]
 800446a:	2b40      	cmp	r3, #64	; 0x40
 800446c:	d005      	beq.n	800447a <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 800446e:	6803      	ldr	r3, [r0, #0]
 8004470:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8004472:	6803      	ldr	r3, [r0, #0]
 8004474:	60da      	str	r2, [r3, #12]
  }
}
 8004476:	bc30      	pop	{r4, r5}
 8004478:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 800447a:	6803      	ldr	r3, [r0, #0]
 800447c:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 800447e:	6803      	ldr	r3, [r0, #0]
 8004480:	60d9      	str	r1, [r3, #12]
 8004482:	e7f8      	b.n	8004476 <DMA_SetConfig+0x1e>

08004484 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004484:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004486:	6801      	ldr	r1, [r0, #0]
 8004488:	b2ca      	uxtb	r2, r1
 800448a:	3a10      	subs	r2, #16
 800448c:	4b0a      	ldr	r3, [pc, #40]	; (80044b8 <DMA_CalcBaseAndBitshift+0x34>)
 800448e:	fba3 4302 	umull	r4, r3, r3, r2
 8004492:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004494:	4c09      	ldr	r4, [pc, #36]	; (80044bc <DMA_CalcBaseAndBitshift+0x38>)
 8004496:	5ce3      	ldrb	r3, [r4, r3]
 8004498:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 800449a:	2a5f      	cmp	r2, #95	; 0x5f
 800449c:	d907      	bls.n	80044ae <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800449e:	4b08      	ldr	r3, [pc, #32]	; (80044c0 <DMA_CalcBaseAndBitshift+0x3c>)
 80044a0:	400b      	ands	r3, r1
 80044a2:	3304      	adds	r3, #4
 80044a4:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 80044a6:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80044a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044ac:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044ae:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <DMA_CalcBaseAndBitshift+0x3c>)
 80044b0:	400b      	ands	r3, r1
 80044b2:	6583      	str	r3, [r0, #88]	; 0x58
 80044b4:	e7f7      	b.n	80044a6 <DMA_CalcBaseAndBitshift+0x22>
 80044b6:	bf00      	nop
 80044b8:	aaaaaaab 	.word	0xaaaaaaab
 80044bc:	0800b670 	.word	0x0800b670
 80044c0:	fffffc00 	.word	0xfffffc00

080044c4 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044c4:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044c6:	6982      	ldr	r2, [r0, #24]
 80044c8:	b992      	cbnz	r2, 80044f0 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d00a      	beq.n	80044e4 <DMA_CheckFifoParam+0x20>
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d002      	beq.n	80044d8 <DMA_CheckFifoParam+0x14>
 80044d2:	b10b      	cbz	r3, 80044d8 <DMA_CheckFifoParam+0x14>
 80044d4:	2000      	movs	r0, #0
 80044d6:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044d8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80044da:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80044de:	d128      	bne.n	8004532 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 80044e0:	2000      	movs	r0, #0
 80044e2:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044e4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80044e6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80044ea:	d024      	beq.n	8004536 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 80044ec:	2000      	movs	r0, #0
 80044ee:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044f0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80044f4:	d009      	beq.n	800450a <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d925      	bls.n	8004546 <DMA_CheckFifoParam+0x82>
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	d125      	bne.n	800454a <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004500:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8004504:	d123      	bne.n	800454e <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8004506:	2000      	movs	r0, #0
 8004508:	4770      	bx	lr
    switch (tmp)
 800450a:	2b03      	cmp	r3, #3
 800450c:	d803      	bhi.n	8004516 <DMA_CheckFifoParam+0x52>
 800450e:	e8df f003 	tbb	[pc, r3]
 8004512:	0414      	.short	0x0414
 8004514:	0a14      	.short	0x0a14
 8004516:	2000      	movs	r0, #0
 8004518:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800451a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800451c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8004520:	d10d      	bne.n	800453e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8004522:	2000      	movs	r0, #0
 8004524:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004526:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004528:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800452c:	d009      	beq.n	8004542 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 800452e:	2000      	movs	r0, #0
 8004530:	4770      	bx	lr
        status = HAL_ERROR;
 8004532:	2001      	movs	r0, #1
 8004534:	4770      	bx	lr
        status = HAL_ERROR;
 8004536:	2001      	movs	r0, #1
 8004538:	4770      	bx	lr
      status = HAL_ERROR;
 800453a:	2001      	movs	r0, #1
 800453c:	4770      	bx	lr
        status = HAL_ERROR;
 800453e:	2001      	movs	r0, #1
 8004540:	4770      	bx	lr
        status = HAL_ERROR;
 8004542:	2001      	movs	r0, #1
 8004544:	4770      	bx	lr
      status = HAL_ERROR;
 8004546:	2001      	movs	r0, #1
 8004548:	4770      	bx	lr
    switch (tmp)
 800454a:	2000      	movs	r0, #0
 800454c:	4770      	bx	lr
      {
        status = HAL_ERROR;
 800454e:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8004550:	4770      	bx	lr
	...

08004554 <HAL_DMA_Init>:
{
 8004554:	b570      	push	{r4, r5, r6, lr}
 8004556:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004558:	f7ff ff22 	bl	80043a0 <HAL_GetTick>
  if(hdma == NULL)
 800455c:	2c00      	cmp	r4, #0
 800455e:	d05b      	beq.n	8004618 <HAL_DMA_Init+0xc4>
 8004560:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8004562:	2302      	movs	r3, #2
 8004564:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8004568:	2300      	movs	r3, #0
 800456a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 800456e:	6822      	ldr	r2, [r4, #0]
 8004570:	6813      	ldr	r3, [r2, #0]
 8004572:	f023 0301 	bic.w	r3, r3, #1
 8004576:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	f012 0f01 	tst.w	r2, #1
 8004580:	d00a      	beq.n	8004598 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004582:	f7ff ff0d 	bl	80043a0 <HAL_GetTick>
 8004586:	1b43      	subs	r3, r0, r5
 8004588:	2b05      	cmp	r3, #5
 800458a:	d9f5      	bls.n	8004578 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800458c:	2320      	movs	r3, #32
 800458e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004590:	2003      	movs	r0, #3
 8004592:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8004596:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8004598:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800459a:	4920      	ldr	r1, [pc, #128]	; (800461c <HAL_DMA_Init+0xc8>)
 800459c:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800459e:	6862      	ldr	r2, [r4, #4]
 80045a0:	68a0      	ldr	r0, [r4, #8]
 80045a2:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045a4:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045a6:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045a8:	6920      	ldr	r0, [r4, #16]
 80045aa:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045ac:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045ae:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045b0:	69a0      	ldr	r0, [r4, #24]
 80045b2:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80045b4:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045b6:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80045b8:	6a20      	ldr	r0, [r4, #32]
 80045ba:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045bc:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045be:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80045c0:	2904      	cmp	r1, #4
 80045c2:	d01e      	beq.n	8004602 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80045c4:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80045c6:	6826      	ldr	r6, [r4, #0]
 80045c8:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045ca:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80045ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80045d0:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d107      	bne.n	80045e6 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 80045d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80045d8:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80045dc:	b11b      	cbz	r3, 80045e6 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045de:	4620      	mov	r0, r4
 80045e0:	f7ff ff70 	bl	80044c4 <DMA_CheckFifoParam>
 80045e4:	b990      	cbnz	r0, 800460c <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 80045e6:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80045e8:	4620      	mov	r0, r4
 80045ea:	f7ff ff4b 	bl	8004484 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045ee:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80045f0:	233f      	movs	r3, #63	; 0x3f
 80045f2:	4093      	lsls	r3, r2
 80045f4:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045f6:	2000      	movs	r0, #0
 80045f8:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80045fa:	2301      	movs	r3, #1
 80045fc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8004600:	e7c9      	b.n	8004596 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004602:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004604:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004606:	4301      	orrs	r1, r0
 8004608:	430a      	orrs	r2, r1
 800460a:	e7db      	b.n	80045c4 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800460c:	2340      	movs	r3, #64	; 0x40
 800460e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8004610:	2001      	movs	r0, #1
 8004612:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8004616:	e7be      	b.n	8004596 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8004618:	2001      	movs	r0, #1
 800461a:	e7bc      	b.n	8004596 <HAL_DMA_Init+0x42>
 800461c:	e010803f 	.word	0xe010803f

08004620 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8004620:	2800      	cmp	r0, #0
 8004622:	d02d      	beq.n	8004680 <HAL_DMA_DeInit+0x60>
{
 8004624:	b538      	push	{r3, r4, r5, lr}
 8004626:	4605      	mov	r5, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004628:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 800462c:	b2c0      	uxtb	r0, r0
 800462e:	2802      	cmp	r0, #2
 8004630:	d025      	beq.n	800467e <HAL_DMA_DeInit+0x5e>
  __HAL_DMA_DISABLE(hdma);
 8004632:	682a      	ldr	r2, [r5, #0]
 8004634:	6813      	ldr	r3, [r2, #0]
 8004636:	f023 0301 	bic.w	r3, r3, #1
 800463a:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 800463c:	682b      	ldr	r3, [r5, #0]
 800463e:	2400      	movs	r4, #0
 8004640:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8004642:	682b      	ldr	r3, [r5, #0]
 8004644:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 8004646:	682b      	ldr	r3, [r5, #0]
 8004648:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 800464a:	682b      	ldr	r3, [r5, #0]
 800464c:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 800464e:	682b      	ldr	r3, [r5, #0]
 8004650:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8004652:	682b      	ldr	r3, [r5, #0]
 8004654:	2221      	movs	r2, #33	; 0x21
 8004656:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004658:	4628      	mov	r0, r5
 800465a:	f7ff ff13 	bl	8004484 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800465e:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8004660:	233f      	movs	r3, #63	; 0x3f
 8004662:	4093      	lsls	r3, r2
 8004664:	6083      	str	r3, [r0, #8]
  hdma->XferCpltCallback = NULL;
 8004666:	63ec      	str	r4, [r5, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004668:	642c      	str	r4, [r5, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800466a:	646c      	str	r4, [r5, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800466c:	64ac      	str	r4, [r5, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800466e:	64ec      	str	r4, [r5, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8004670:	652c      	str	r4, [r5, #80]	; 0x50
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004672:	656c      	str	r4, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 8004674:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8004678:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  return HAL_OK;
 800467c:	4620      	mov	r0, r4
}
 800467e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8004680:	2001      	movs	r0, #1
}
 8004682:	4770      	bx	lr

08004684 <HAL_DMA_Start_IT>:
{
 8004684:	b538      	push	{r3, r4, r5, lr}
 8004686:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004688:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800468a:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800468e:	2801      	cmp	r0, #1
 8004690:	d030      	beq.n	80046f4 <HAL_DMA_Start_IT+0x70>
 8004692:	2001      	movs	r0, #1
 8004694:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004698:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 800469c:	b2c0      	uxtb	r0, r0
 800469e:	2801      	cmp	r0, #1
 80046a0:	d004      	beq.n	80046ac <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 80046a2:	2300      	movs	r3, #0
 80046a4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 80046a8:	2002      	movs	r0, #2
}
 80046aa:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80046ac:	2002      	movs	r0, #2
 80046ae:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046b2:	2000      	movs	r0, #0
 80046b4:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046b6:	4620      	mov	r0, r4
 80046b8:	f7ff fece 	bl	8004458 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046bc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80046be:	233f      	movs	r3, #63	; 0x3f
 80046c0:	4093      	lsls	r3, r2
 80046c2:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80046c4:	6822      	ldr	r2, [r4, #0]
 80046c6:	6813      	ldr	r3, [r2, #0]
 80046c8:	f043 0316 	orr.w	r3, r3, #22
 80046cc:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80046ce:	6822      	ldr	r2, [r4, #0]
 80046d0:	6953      	ldr	r3, [r2, #20]
 80046d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046d6:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80046d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046da:	b123      	cbz	r3, 80046e6 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 80046dc:	6822      	ldr	r2, [r4, #0]
 80046de:	6813      	ldr	r3, [r2, #0]
 80046e0:	f043 0308 	orr.w	r3, r3, #8
 80046e4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80046e6:	6822      	ldr	r2, [r4, #0]
 80046e8:	6813      	ldr	r3, [r2, #0]
 80046ea:	f043 0301 	orr.w	r3, r3, #1
 80046ee:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046f0:	2000      	movs	r0, #0
 80046f2:	e7da      	b.n	80046aa <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 80046f4:	2002      	movs	r0, #2
 80046f6:	e7d8      	b.n	80046aa <HAL_DMA_Start_IT+0x26>

080046f8 <HAL_DMA_Abort>:
{
 80046f8:	b570      	push	{r4, r5, r6, lr}
 80046fa:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046fc:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 80046fe:	f7ff fe4f 	bl	80043a0 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004702:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2b02      	cmp	r3, #2
 800470a:	d006      	beq.n	800471a <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800470c:	2380      	movs	r3, #128	; 0x80
 800470e:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8004710:	2300      	movs	r3, #0
 8004712:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8004716:	2001      	movs	r0, #1
}
 8004718:	bd70      	pop	{r4, r5, r6, pc}
 800471a:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800471c:	6822      	ldr	r2, [r4, #0]
 800471e:	6813      	ldr	r3, [r2, #0]
 8004720:	f023 0316 	bic.w	r3, r3, #22
 8004724:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004726:	6822      	ldr	r2, [r4, #0]
 8004728:	6953      	ldr	r3, [r2, #20]
 800472a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800472e:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004730:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004732:	b1e3      	cbz	r3, 800476e <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004734:	6822      	ldr	r2, [r4, #0]
 8004736:	6813      	ldr	r3, [r2, #0]
 8004738:	f023 0308 	bic.w	r3, r3, #8
 800473c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800473e:	6822      	ldr	r2, [r4, #0]
 8004740:	6813      	ldr	r3, [r2, #0]
 8004742:	f023 0301 	bic.w	r3, r3, #1
 8004746:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004748:	6823      	ldr	r3, [r4, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f013 0f01 	tst.w	r3, #1
 8004750:	d011      	beq.n	8004776 <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004752:	f7ff fe25 	bl	80043a0 <HAL_GetTick>
 8004756:	1b43      	subs	r3, r0, r5
 8004758:	2b05      	cmp	r3, #5
 800475a:	d9f5      	bls.n	8004748 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800475c:	2320      	movs	r3, #32
 800475e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004760:	2003      	movs	r0, #3
 8004762:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8004766:	2300      	movs	r3, #0
 8004768:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 800476c:	e7d4      	b.n	8004718 <HAL_DMA_Abort+0x20>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800476e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1df      	bne.n	8004734 <HAL_DMA_Abort+0x3c>
 8004774:	e7e3      	b.n	800473e <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004776:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004778:	233f      	movs	r3, #63	; 0x3f
 800477a:	4093      	lsls	r3, r2
 800477c:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 800477e:	2301      	movs	r3, #1
 8004780:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8004784:	2000      	movs	r0, #0
 8004786:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  return HAL_OK;
 800478a:	e7c5      	b.n	8004718 <HAL_DMA_Abort+0x20>

0800478c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800478c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d003      	beq.n	800479e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004796:	2380      	movs	r3, #128	; 0x80
 8004798:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800479a:	2001      	movs	r0, #1
 800479c:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 800479e:	2305      	movs	r3, #5
 80047a0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80047a4:	6802      	ldr	r2, [r0, #0]
 80047a6:	6813      	ldr	r3, [r2, #0]
 80047a8:	f023 0301 	bic.w	r3, r3, #1
 80047ac:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80047ae:	2000      	movs	r0, #0
}
 80047b0:	4770      	bx	lr
	...

080047b4 <HAL_DMA_IRQHandler>:
{
 80047b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047b6:	b083      	sub	sp, #12
 80047b8:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 80047ba:	2300      	movs	r3, #0
 80047bc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 80047be:	4b72      	ldr	r3, [pc, #456]	; (8004988 <HAL_DMA_IRQHandler+0x1d4>)
 80047c0:	681d      	ldr	r5, [r3, #0]
 80047c2:	4b72      	ldr	r3, [pc, #456]	; (800498c <HAL_DMA_IRQHandler+0x1d8>)
 80047c4:	fba3 3505 	umull	r3, r5, r3, r5
 80047c8:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047ca:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 80047cc:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80047ce:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80047d0:	2308      	movs	r3, #8
 80047d2:	4093      	lsls	r3, r2
 80047d4:	4233      	tst	r3, r6
 80047d6:	d010      	beq.n	80047fa <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80047d8:	6803      	ldr	r3, [r0, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	f012 0f04 	tst.w	r2, #4
 80047e0:	d00b      	beq.n	80047fa <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	f022 0204 	bic.w	r2, r2, #4
 80047e8:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80047ea:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80047ec:	2308      	movs	r3, #8
 80047ee:	4093      	lsls	r3, r2
 80047f0:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80047f2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80047f4:	f043 0301 	orr.w	r3, r3, #1
 80047f8:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80047fa:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80047fc:	2301      	movs	r3, #1
 80047fe:	4093      	lsls	r3, r2
 8004800:	4233      	tst	r3, r6
 8004802:	d009      	beq.n	8004818 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004804:	6822      	ldr	r2, [r4, #0]
 8004806:	6952      	ldr	r2, [r2, #20]
 8004808:	f012 0f80 	tst.w	r2, #128	; 0x80
 800480c:	d004      	beq.n	8004818 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800480e:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004810:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004812:	f043 0302 	orr.w	r3, r3, #2
 8004816:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004818:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800481a:	2304      	movs	r3, #4
 800481c:	4093      	lsls	r3, r2
 800481e:	4233      	tst	r3, r6
 8004820:	d009      	beq.n	8004836 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004822:	6822      	ldr	r2, [r4, #0]
 8004824:	6812      	ldr	r2, [r2, #0]
 8004826:	f012 0f02 	tst.w	r2, #2
 800482a:	d004      	beq.n	8004836 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800482c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800482e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004830:	f043 0304 	orr.w	r3, r3, #4
 8004834:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004836:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004838:	2310      	movs	r3, #16
 800483a:	4093      	lsls	r3, r2
 800483c:	4233      	tst	r3, r6
 800483e:	d024      	beq.n	800488a <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004840:	6822      	ldr	r2, [r4, #0]
 8004842:	6812      	ldr	r2, [r2, #0]
 8004844:	f012 0f08 	tst.w	r2, #8
 8004848:	d01f      	beq.n	800488a <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800484a:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8004854:	d00d      	beq.n	8004872 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800485c:	d104      	bne.n	8004868 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 800485e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004860:	b19b      	cbz	r3, 800488a <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8004862:	4620      	mov	r0, r4
 8004864:	4798      	blx	r3
 8004866:	e010      	b.n	800488a <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004868:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800486a:	b173      	cbz	r3, 800488a <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 800486c:	4620      	mov	r0, r4
 800486e:	4798      	blx	r3
 8004870:	e00b      	b.n	800488a <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004878:	d103      	bne.n	8004882 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	f022 0208 	bic.w	r2, r2, #8
 8004880:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8004882:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004884:	b10b      	cbz	r3, 800488a <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8004886:	4620      	mov	r0, r4
 8004888:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800488a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800488c:	2320      	movs	r3, #32
 800488e:	4093      	lsls	r3, r2
 8004890:	4233      	tst	r3, r6
 8004892:	d055      	beq.n	8004940 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004894:	6822      	ldr	r2, [r4, #0]
 8004896:	6812      	ldr	r2, [r2, #0]
 8004898:	f012 0f10 	tst.w	r2, #16
 800489c:	d050      	beq.n	8004940 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800489e:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048a0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b05      	cmp	r3, #5
 80048a8:	d00e      	beq.n	80048c8 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80048b2:	d033      	beq.n	800491c <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80048ba:	d12a      	bne.n	8004912 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 80048bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d03e      	beq.n	8004940 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 80048c2:	4620      	mov	r0, r4
 80048c4:	4798      	blx	r3
 80048c6:	e03b      	b.n	8004940 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048c8:	6822      	ldr	r2, [r4, #0]
 80048ca:	6813      	ldr	r3, [r2, #0]
 80048cc:	f023 0316 	bic.w	r3, r3, #22
 80048d0:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048d2:	6822      	ldr	r2, [r4, #0]
 80048d4:	6953      	ldr	r3, [r2, #20]
 80048d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048da:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048de:	b1a3      	cbz	r3, 800490a <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048e0:	6822      	ldr	r2, [r4, #0]
 80048e2:	6813      	ldr	r3, [r2, #0]
 80048e4:	f023 0308 	bic.w	r3, r3, #8
 80048e8:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048ea:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80048ec:	233f      	movs	r3, #63	; 0x3f
 80048ee:	4093      	lsls	r3, r2
 80048f0:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80048f2:	2301      	movs	r3, #1
 80048f4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80048f8:	2300      	movs	r3, #0
 80048fa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 80048fe:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004900:	2b00      	cmp	r3, #0
 8004902:	d03f      	beq.n	8004984 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8004904:	4620      	mov	r0, r4
 8004906:	4798      	blx	r3
        return;
 8004908:	e03c      	b.n	8004984 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800490a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1e7      	bne.n	80048e0 <HAL_DMA_IRQHandler+0x12c>
 8004910:	e7eb      	b.n	80048ea <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8004912:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004914:	b1a3      	cbz	r3, 8004940 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8004916:	4620      	mov	r0, r4
 8004918:	4798      	blx	r3
 800491a:	e011      	b.n	8004940 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004922:	d109      	bne.n	8004938 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	f022 0210 	bic.w	r2, r2, #16
 800492a:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800492c:	2301      	movs	r3, #1
 800492e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8004932:	2300      	movs	r3, #0
 8004934:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8004938:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800493a:	b10b      	cbz	r3, 8004940 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 800493c:	4620      	mov	r0, r4
 800493e:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004940:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004942:	b1fb      	cbz	r3, 8004984 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004944:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004946:	f013 0f01 	tst.w	r3, #1
 800494a:	d017      	beq.n	800497c <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 800494c:	2305      	movs	r3, #5
 800494e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8004952:	6822      	ldr	r2, [r4, #0]
 8004954:	6813      	ldr	r3, [r2, #0]
 8004956:	f023 0301 	bic.w	r3, r3, #1
 800495a:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 800495c:	9b01      	ldr	r3, [sp, #4]
 800495e:	3301      	adds	r3, #1
 8004960:	9301      	str	r3, [sp, #4]
 8004962:	42ab      	cmp	r3, r5
 8004964:	d804      	bhi.n	8004970 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004966:	6823      	ldr	r3, [r4, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f013 0f01 	tst.w	r3, #1
 800496e:	d1f5      	bne.n	800495c <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8004970:	2301      	movs	r3, #1
 8004972:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8004976:	2300      	movs	r3, #0
 8004978:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 800497c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800497e:	b10b      	cbz	r3, 8004984 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8004980:	4620      	mov	r0, r4
 8004982:	4798      	blx	r3
}
 8004984:	b003      	add	sp, #12
 8004986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004988:	200000a8 	.word	0x200000a8
 800498c:	1b4e81b5 	.word	0x1b4e81b5

08004990 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8004990:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8004992:	4770      	bx	lr

08004994 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004994:	b430      	push	{r4, r5}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004996:	6805      	ldr	r5, [r0, #0]
 8004998:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 800499a:	f004 4c40 	and.w	ip, r4, #3221225472	; 0xc0000000
 800499e:	9c02      	ldr	r4, [sp, #8]
 80049a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80049a4:	ea4c 0404 	orr.w	r4, ip, r4
 80049a8:	646c      	str	r4, [r5, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80049aa:	6803      	ldr	r3, [r0, #0]
 80049ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80049ae:	6843      	ldr	r3, [r0, #4]
 80049b0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80049b4:	d003      	beq.n	80049be <DMA2D_SetConfig+0x2a>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80049b6:	6803      	ldr	r3, [r0, #0]
 80049b8:	60d9      	str	r1, [r3, #12]
  }
}
 80049ba:	bc30      	pop	{r4, r5}
 80049bc:	4770      	bx	lr
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80049be:	f001 4c7f 	and.w	ip, r1, #4278190080	; 0xff000000
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80049c2:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80049c6:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80049ca:	b2ca      	uxtb	r2, r1
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80049cc:	6884      	ldr	r4, [r0, #8]
 80049ce:	b19c      	cbz	r4, 80049f8 <DMA2D_SetConfig+0x64>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80049d0:	2c01      	cmp	r4, #1
 80049d2:	d00f      	beq.n	80049f4 <DMA2D_SetConfig+0x60>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80049d4:	2c02      	cmp	r4, #2
 80049d6:	d012      	beq.n	80049fe <DMA2D_SetConfig+0x6a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80049d8:	2c03      	cmp	r4, #3
 80049da:	d018      	beq.n	8004a0e <DMA2D_SetConfig+0x7a>
      tmp1 = (tmp1 >> 28U);
 80049dc:	ea4f 7c1c 	mov.w	ip, ip, lsr #28
      tmp2 = (tmp2 >> 20U);
 80049e0:	0d1b      	lsrs	r3, r3, #20
      tmp3 = (tmp3 >> 12U);
 80049e2:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80049e4:	021b      	lsls	r3, r3, #8
 80049e6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 80049ea:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 80049ee:	ea43 1112 	orr.w	r1, r3, r2, lsr #4
 80049f2:	e001      	b.n	80049f8 <DMA2D_SetConfig+0x64>
      tmp = (tmp3 | tmp2 | tmp4);
 80049f4:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80049f8:	6803      	ldr	r3, [r0, #0]
 80049fa:	6399      	str	r1, [r3, #56]	; 0x38
 80049fc:	e7dd      	b.n	80049ba <DMA2D_SetConfig+0x26>
      tmp2 = (tmp2 >> 19U);
 80049fe:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10U);
 8004a00:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004a02:	02db      	lsls	r3, r3, #11
 8004a04:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8004a08:	ea43 01d2 	orr.w	r1, r3, r2, lsr #3
 8004a0c:	e7f4      	b.n	80049f8 <DMA2D_SetConfig+0x64>
      tmp1 = (tmp1 >> 31U);
 8004a0e:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
      tmp2 = (tmp2 >> 19U);
 8004a12:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 8004a14:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004a16:	029b      	lsls	r3, r3, #10
 8004a18:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8004a1c:	ea43 33cc 	orr.w	r3, r3, ip, lsl #15
 8004a20:	ea43 01d2 	orr.w	r1, r3, r2, lsr #3
 8004a24:	e7e8      	b.n	80049f8 <DMA2D_SetConfig+0x64>

08004a26 <HAL_DMA2D_MspInit>:
}
 8004a26:	4770      	bx	lr

08004a28 <HAL_DMA2D_Init>:
  if (hdma2d == NULL)
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d032      	beq.n	8004a92 <HAL_DMA2D_Init+0x6a>
{
 8004a2c:	b510      	push	{r4, lr}
 8004a2e:	4604      	mov	r4, r0
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004a30:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8004a34:	b343      	cbz	r3, 8004a88 <HAL_DMA2D_Init+0x60>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004a36:	2302      	movs	r3, #2
 8004a38:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004a3c:	6822      	ldr	r2, [r4, #0]
 8004a3e:	6813      	ldr	r3, [r2, #0]
 8004a40:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004a44:	6861      	ldr	r1, [r4, #4]
 8004a46:	430b      	orrs	r3, r1
 8004a48:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004a4a:	6822      	ldr	r2, [r4, #0]
 8004a4c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8004a4e:	f023 0307 	bic.w	r3, r3, #7
 8004a52:	68a1      	ldr	r1, [r4, #8]
 8004a54:	430b      	orrs	r3, r1
 8004a56:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004a58:	6822      	ldr	r2, [r4, #0]
 8004a5a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8004a5c:	4b0e      	ldr	r3, [pc, #56]	; (8004a98 <HAL_DMA2D_Init+0x70>)
 8004a5e:	400b      	ands	r3, r1
 8004a60:	68e1      	ldr	r1, [r4, #12]
 8004a62:	430b      	orrs	r3, r1
 8004a64:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8004a66:	6821      	ldr	r1, [r4, #0]
 8004a68:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8004a6a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004a6e:	6920      	ldr	r0, [r4, #16]
 8004a70:	6962      	ldr	r2, [r4, #20]
 8004a72:	0552      	lsls	r2, r2, #21
 8004a74:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	634b      	str	r3, [r1, #52]	; 0x34
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	6560      	str	r0, [r4, #84]	; 0x54
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004a80:	2301      	movs	r3, #1
 8004a82:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8004a86:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8004a88:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_DMA2D_MspInit(hdma2d);
 8004a8c:	f7ff ffcb 	bl	8004a26 <HAL_DMA2D_MspInit>
 8004a90:	e7d1      	b.n	8004a36 <HAL_DMA2D_Init+0xe>
    return HAL_ERROR;
 8004a92:	2001      	movs	r0, #1
}
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	ffffc000 	.word	0xffffc000

08004a9c <HAL_DMA2D_Start>:
{
 8004a9c:	b510      	push	{r4, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	4604      	mov	r4, r0
  __HAL_LOCK(hdma2d);
 8004aa2:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8004aa6:	2801      	cmp	r0, #1
 8004aa8:	d012      	beq.n	8004ad0 <HAL_DMA2D_Start+0x34>
 8004aaa:	2001      	movs	r0, #1
 8004aac:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004ab0:	2002      	movs	r0, #2
 8004ab2:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004ab6:	9804      	ldr	r0, [sp, #16]
 8004ab8:	9000      	str	r0, [sp, #0]
 8004aba:	4620      	mov	r0, r4
 8004abc:	f7ff ff6a 	bl	8004994 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 8004ac0:	6822      	ldr	r2, [r4, #0]
 8004ac2:	6813      	ldr	r3, [r2, #0]
 8004ac4:	f043 0301 	orr.w	r3, r3, #1
 8004ac8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004aca:	2000      	movs	r0, #0
}
 8004acc:	b002      	add	sp, #8
 8004ace:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma2d);
 8004ad0:	2002      	movs	r0, #2
 8004ad2:	e7fb      	b.n	8004acc <HAL_DMA2D_Start+0x30>

08004ad4 <HAL_DMA2D_PollForTransfer>:
{
 8004ad4:	b570      	push	{r4, r5, r6, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	4604      	mov	r4, r0
 8004ada:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 8004adc:	2300      	movs	r3, #0
 8004ade:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004ae0:	6803      	ldr	r3, [r0, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f013 0f01 	tst.w	r3, #1
 8004ae8:	d111      	bne.n	8004b0e <HAL_DMA2D_PollForTransfer+0x3a>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004aea:	6822      	ldr	r2, [r4, #0]
 8004aec:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004aee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004af0:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 8004af2:	f013 0f20 	tst.w	r3, #32
 8004af6:	d147      	bne.n	8004b88 <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8004af8:	6823      	ldr	r3, [r4, #0]
 8004afa:	2212      	movs	r2, #18
 8004afc:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004afe:	2301      	movs	r3, #1
 8004b00:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hdma2d);
 8004b04:	2000      	movs	r0, #0
 8004b06:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
}
 8004b0a:	b002      	add	sp, #8
 8004b0c:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 8004b0e:	f7ff fc47 	bl	80043a0 <HAL_GetTick>
 8004b12:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004b14:	6823      	ldr	r3, [r4, #0]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	f012 0f02 	tst.w	r2, #2
 8004b1c:	d1e5      	bne.n	8004aea <HAL_DMA2D_PollForTransfer+0x16>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004b1e:	685a      	ldr	r2, [r3, #4]
 8004b20:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004b22:	9a01      	ldr	r2, [sp, #4]
 8004b24:	f012 0f21 	tst.w	r2, #33	; 0x21
 8004b28:	d114      	bne.n	8004b54 <HAL_DMA2D_PollForTransfer+0x80>
      if (Timeout != HAL_MAX_DELAY)
 8004b2a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004b2e:	d0f1      	beq.n	8004b14 <HAL_DMA2D_PollForTransfer+0x40>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004b30:	f7ff fc36 	bl	80043a0 <HAL_GetTick>
 8004b34:	1b80      	subs	r0, r0, r6
 8004b36:	42a8      	cmp	r0, r5
 8004b38:	d801      	bhi.n	8004b3e <HAL_DMA2D_PollForTransfer+0x6a>
 8004b3a:	2d00      	cmp	r5, #0
 8004b3c:	d1ea      	bne.n	8004b14 <HAL_DMA2D_PollForTransfer+0x40>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004b3e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004b40:	f043 0320 	orr.w	r3, r3, #32
 8004b44:	6563      	str	r3, [r4, #84]	; 0x54
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004b46:	2003      	movs	r0, #3
 8004b48:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
          __HAL_UNLOCK(hdma2d);
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
          return HAL_TIMEOUT;
 8004b52:	e7da      	b.n	8004b0a <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004b54:	9a01      	ldr	r2, [sp, #4]
 8004b56:	f012 0f20 	tst.w	r2, #32
 8004b5a:	d003      	beq.n	8004b64 <HAL_DMA2D_PollForTransfer+0x90>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004b5c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004b5e:	f042 0202 	orr.w	r2, r2, #2
 8004b62:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004b64:	9a01      	ldr	r2, [sp, #4]
 8004b66:	f012 0f01 	tst.w	r2, #1
 8004b6a:	d003      	beq.n	8004b74 <HAL_DMA2D_PollForTransfer+0xa0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004b6c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004b74:	2221      	movs	r2, #33	; 0x21
 8004b76:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004b78:	2304      	movs	r3, #4
 8004b7a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hdma2d);
 8004b7e:	2300      	movs	r3, #0
 8004b80:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_ERROR;
 8004b84:	2001      	movs	r0, #1
 8004b86:	e7c0      	b.n	8004b0a <HAL_DMA2D_PollForTransfer+0x36>
    tickstart = HAL_GetTick();
 8004b88:	f7ff fc0a 	bl	80043a0 <HAL_GetTick>
 8004b8c:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	f012 0f10 	tst.w	r2, #16
 8004b96:	d1af      	bne.n	8004af8 <HAL_DMA2D_PollForTransfer+0x24>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004b9c:	9a01      	ldr	r2, [sp, #4]
 8004b9e:	f012 0f29 	tst.w	r2, #41	; 0x29
 8004ba2:	d114      	bne.n	8004bce <HAL_DMA2D_PollForTransfer+0xfa>
      if (Timeout != HAL_MAX_DELAY)
 8004ba4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004ba8:	d0f1      	beq.n	8004b8e <HAL_DMA2D_PollForTransfer+0xba>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004baa:	f7ff fbf9 	bl	80043a0 <HAL_GetTick>
 8004bae:	1b80      	subs	r0, r0, r6
 8004bb0:	42a8      	cmp	r0, r5
 8004bb2:	d801      	bhi.n	8004bb8 <HAL_DMA2D_PollForTransfer+0xe4>
 8004bb4:	2d00      	cmp	r5, #0
 8004bb6:	d1ea      	bne.n	8004b8e <HAL_DMA2D_PollForTransfer+0xba>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004bb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004bba:	f043 0320 	orr.w	r3, r3, #32
 8004bbe:	6563      	str	r3, [r4, #84]	; 0x54
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004bc0:	2003      	movs	r0, #3
 8004bc2:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
          __HAL_UNLOCK(hdma2d);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
          return HAL_TIMEOUT;
 8004bcc:	e79d      	b.n	8004b0a <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004bce:	9a01      	ldr	r2, [sp, #4]
 8004bd0:	f012 0f08 	tst.w	r2, #8
 8004bd4:	d003      	beq.n	8004bde <HAL_DMA2D_PollForTransfer+0x10a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004bd6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004bd8:	f042 0204 	orr.w	r2, r2, #4
 8004bdc:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004bde:	9a01      	ldr	r2, [sp, #4]
 8004be0:	f012 0f20 	tst.w	r2, #32
 8004be4:	d003      	beq.n	8004bee <HAL_DMA2D_PollForTransfer+0x11a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004be6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004be8:	f042 0202 	orr.w	r2, r2, #2
 8004bec:	6562      	str	r2, [r4, #84]	; 0x54
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004bee:	9a01      	ldr	r2, [sp, #4]
 8004bf0:	f012 0f01 	tst.w	r2, #1
 8004bf4:	d003      	beq.n	8004bfe <HAL_DMA2D_PollForTransfer+0x12a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004bf6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004bf8:	f042 0201 	orr.w	r2, r2, #1
 8004bfc:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004bfe:	2229      	movs	r2, #41	; 0x29
 8004c00:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004c02:	2304      	movs	r3, #4
 8004c04:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hdma2d);
 8004c08:	2300      	movs	r3, #0
 8004c0a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_ERROR;
 8004c0e:	2001      	movs	r0, #1
 8004c10:	e77b      	b.n	8004b0a <HAL_DMA2D_PollForTransfer+0x36>
	...

08004c14 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8004c14:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8004c18:	2a01      	cmp	r2, #1
 8004c1a:	d067      	beq.n	8004cec <HAL_DMA2D_ConfigLayer+0xd8>
{
 8004c1c:	b430      	push	{r4, r5}
 8004c1e:	4603      	mov	r3, r0
  __HAL_LOCK(hdma2d);
 8004c20:	2201      	movs	r2, #1
 8004c22:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004c26:	2202      	movs	r2, #2
 8004c28:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004c2c:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8004c30:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8004c34:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004c36:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8004c38:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8004c3c:	6b05      	ldr	r5, [r0, #48]	; 0x30
 8004c3e:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8004c42:	6b40      	ldr	r0, [r0, #52]	; 0x34
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8004c44:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c48:	3c09      	subs	r4, #9
 8004c4a:	2c01      	cmp	r4, #1
 8004c4c:	d920      	bls.n	8004c90 <HAL_DMA2D_ConfigLayer+0x7c>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004c4e:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8004c52:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8004c56:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004c58:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004c5c:	bb59      	cbnz	r1, 8004cb6 <HAL_DMA2D_ConfigLayer+0xa2>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004c5e:	681c      	ldr	r4, [r3, #0]
 8004c60:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004c62:	4823      	ldr	r0, [pc, #140]	; (8004cf0 <HAL_DMA2D_ConfigLayer+0xdc>)
 8004c64:	4028      	ands	r0, r5
 8004c66:	4310      	orrs	r0, r2
 8004c68:	6260      	str	r0, [r4, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004c6a:	6818      	ldr	r0, [r3, #0]
 8004c6c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8004c70:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8004c74:	6a14      	ldr	r4, [r2, #32]
 8004c76:	6184      	str	r4, [r0, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c7a:	3a09      	subs	r2, #9
 8004c7c:	2a01      	cmp	r2, #1
 8004c7e:	d910      	bls.n	8004ca2 <HAL_DMA2D_ConfigLayer+0x8e>
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hdma2d);
 8004c86:	2000      	movs	r0, #0
 8004c88:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
}
 8004c8c:	bc30      	pop	{r4, r5}
 8004c8e:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004c90:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8004c94:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8004c98:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004c9a:	f000 407f 	and.w	r0, r0, #4278190080	; 0xff000000
 8004c9e:	4302      	orrs	r2, r0
 8004ca0:	e7dc      	b.n	8004c5c <HAL_DMA2D_ConfigLayer+0x48>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004ca2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004ca6:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004caa:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8004cac:	6819      	ldr	r1, [r3, #0]
 8004cae:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004cb2:	628a      	str	r2, [r1, #40]	; 0x28
 8004cb4:	e7e4      	b.n	8004c80 <HAL_DMA2D_ConfigLayer+0x6c>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004cb6:	681c      	ldr	r4, [r3, #0]
 8004cb8:	69e5      	ldr	r5, [r4, #28]
 8004cba:	480d      	ldr	r0, [pc, #52]	; (8004cf0 <HAL_DMA2D_ConfigLayer+0xdc>)
 8004cbc:	4028      	ands	r0, r5
 8004cbe:	4310      	orrs	r0, r2
 8004cc0:	61e0      	str	r0, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8004cc8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8004ccc:	6a14      	ldr	r4, [r2, #32]
 8004cce:	6104      	str	r4, [r0, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004cd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004cd2:	3a09      	subs	r2, #9
 8004cd4:	2a01      	cmp	r2, #1
 8004cd6:	d8d3      	bhi.n	8004c80 <HAL_DMA2D_ConfigLayer+0x6c>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004cd8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004cdc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004ce0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8004ce2:	6819      	ldr	r1, [r3, #0]
 8004ce4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004ce8:	620a      	str	r2, [r1, #32]
 8004cea:	e7c9      	b.n	8004c80 <HAL_DMA2D_ConfigLayer+0x6c>
  __HAL_LOCK(hdma2d);
 8004cec:	2002      	movs	r0, #2
}
 8004cee:	4770      	bx	lr
 8004cf0:	00ccfff0 	.word	0x00ccfff0

08004cf4 <DSI_ConfigPacketHeader>:
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8004cf4:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8004cf8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8004cfc:	9b00      	ldr	r3, [sp, #0]
 8004cfe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004d02:	66c2      	str	r2, [r0, #108]	; 0x6c
}
 8004d04:	4770      	bx	lr

08004d06 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8004d06:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d0a:	4605      	mov	r5, r0
 8004d0c:	4689      	mov	r9, r1
 8004d0e:	4617      	mov	r7, r2
 8004d10:	4698      	mov	r8, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d12:	f7ff fb45 	bl	80043a0 <HAL_GetTick>
 8004d16:	4606      	mov	r6, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004d18:	682c      	ldr	r4, [r5, #0]
 8004d1a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004d1c:	f013 0f01 	tst.w	r3, #1
 8004d20:	d107      	bne.n	8004d32 <DSI_ShortWrite+0x2c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004d22:	f7ff fb3d 	bl	80043a0 <HAL_GetTick>
 8004d26:	1b80      	subs	r0, r0, r6
 8004d28:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004d2c:	d9f4      	bls.n	8004d18 <DSI_ShortWrite+0x12>
    {
      return HAL_TIMEOUT;
 8004d2e:	2003      	movs	r0, #3
 8004d30:	e008      	b.n	8004d44 <DSI_ShortWrite+0x3e>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8004d32:	ea47 1389 	orr.w	r3, r7, r9, lsl #6
 8004d36:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
 8004d3a:	9a08      	ldr	r2, [sp, #32]
 8004d3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d40:	66e3      	str	r3, [r4, #108]	; 0x6c

  return HAL_OK;
 8004d42:	2000      	movs	r0, #0
}
 8004d44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004d48 <HAL_DSI_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 8004d48:	4770      	bx	lr
	...

08004d4c <HAL_DSI_Init>:
  if (hdsi == NULL)
 8004d4c:	2800      	cmp	r0, #0
 8004d4e:	f000 80bd 	beq.w	8004ecc <HAL_DSI_Init+0x180>
{
 8004d52:	b570      	push	{r4, r5, r6, lr}
 8004d54:	b082      	sub	sp, #8
 8004d56:	460d      	mov	r5, r1
 8004d58:	4604      	mov	r4, r0
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8004d5a:	7c43      	ldrb	r3, [r0, #17]
 8004d5c:	b31b      	cbz	r3, 8004da6 <HAL_DSI_Init+0x5a>
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	7463      	strb	r3, [r4, #17]
  __HAL_DSI_REG_ENABLE(hdsi);
 8004d62:	2300      	movs	r3, #0
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	6822      	ldr	r2, [r4, #0]
 8004d68:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8004d6c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d70:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004d7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	9b00      	ldr	r3, [sp, #0]
  tickstart = HAL_GetTick();
 8004d82:	f7ff fb0d 	bl	80043a0 <HAL_GetTick>
 8004d86:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8004d8e:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8004d92:	d10b      	bne.n	8004dac <HAL_DSI_Init+0x60>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004d94:	f7ff fb04 	bl	80043a0 <HAL_GetTick>
 8004d98:	1b80      	subs	r0, r0, r6
 8004d9a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004d9e:	d9f3      	bls.n	8004d88 <HAL_DSI_Init+0x3c>
      return HAL_TIMEOUT;
 8004da0:	2003      	movs	r0, #3
}
 8004da2:	b002      	add	sp, #8
 8004da4:	bd70      	pop	{r4, r5, r6, pc}
    HAL_DSI_MspInit(hdsi);
 8004da6:	f7ff ffcf 	bl	8004d48 <HAL_DSI_MspInit>
 8004daa:	e7d8      	b.n	8004d5e <HAL_DSI_Init+0x12>
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8004dac:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8004db0:	4a47      	ldr	r2, [pc, #284]	; (8004ed0 <HAL_DSI_Init+0x184>)
 8004db2:	400a      	ands	r2, r1
 8004db4:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004db8:	6821      	ldr	r1, [r4, #0]
 8004dba:	f8d1 2430 	ldr.w	r2, [r1, #1072]	; 0x430
 8004dbe:	6828      	ldr	r0, [r5, #0]
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004dc0:	686b      	ldr	r3, [r5, #4]
 8004dc2:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004dc4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8004dc8:	68a8      	ldr	r0, [r5, #8]
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8004dca:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	f8c1 3430 	str.w	r3, [r1, #1072]	; 0x430
  __HAL_DSI_PLL_ENABLE(hdsi);
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	9301      	str	r3, [sp, #4]
 8004dd8:	6822      	ldr	r2, [r4, #0]
 8004dda:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8004dde:	f043 0301 	orr.w	r3, r3, #1
 8004de2:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 8004de6:	6823      	ldr	r3, [r4, #0]
 8004de8:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	9301      	str	r3, [sp, #4]
 8004df2:	9b01      	ldr	r3, [sp, #4]
  HAL_Delay(1);
 8004df4:	2001      	movs	r0, #1
 8004df6:	f7fe fdd7 	bl	80039a8 <HAL_Delay>
  tickstart = HAL_GetTick();
 8004dfa:	f7ff fad1 	bl	80043a0 <HAL_GetTick>
 8004dfe:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8004e00:	6823      	ldr	r3, [r4, #0]
 8004e02:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8004e06:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004e0a:	d107      	bne.n	8004e1c <HAL_DSI_Init+0xd0>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004e0c:	f7ff fac8 	bl	80043a0 <HAL_GetTick>
 8004e10:	1b80      	subs	r0, r0, r6
 8004e12:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004e16:	d9f3      	bls.n	8004e00 <HAL_DSI_Init+0xb4>
      return HAL_TIMEOUT;
 8004e18:	2003      	movs	r0, #3
 8004e1a:	e7c2      	b.n	8004da2 <HAL_DSI_Init+0x56>
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004e1c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004e20:	f042 0206 	orr.w	r2, r2, #6
 8004e24:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8004e28:	6822      	ldr	r2, [r4, #0]
 8004e2a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004e2e:	f023 0303 	bic.w	r3, r3, #3
 8004e32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8004e36:	6822      	ldr	r2, [r4, #0]
 8004e38:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004e3c:	6861      	ldr	r1, [r4, #4]
 8004e3e:	430b      	orrs	r3, r1
 8004e40:	f043 0301 	orr.w	r3, r3, #1
 8004e44:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8004e48:	6822      	ldr	r2, [r4, #0]
 8004e4a:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 8004e4e:	f023 0303 	bic.w	r3, r3, #3
 8004e52:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8004e56:	6822      	ldr	r2, [r4, #0]
 8004e58:	f8d2 30a4 	ldr.w	r3, [r2, #164]	; 0xa4
 8004e5c:	68e1      	ldr	r1, [r4, #12]
 8004e5e:	430b      	orrs	r3, r1
 8004e60:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8004e64:	6822      	ldr	r2, [r4, #0]
 8004e66:	6893      	ldr	r3, [r2, #8]
 8004e68:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e6c:	6093      	str	r3, [r2, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8004e6e:	6822      	ldr	r2, [r4, #0]
 8004e70:	6893      	ldr	r3, [r2, #8]
 8004e72:	68a1      	ldr	r1, [r4, #8]
 8004e74:	430b      	orrs	r3, r1
 8004e76:	6093      	str	r3, [r2, #8]
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8004e78:	686b      	ldr	r3, [r5, #4]
 8004e7a:	b903      	cbnz	r3, 8004e7e <HAL_DSI_Init+0x132>
 8004e7c:	2301      	movs	r3, #1
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8004e7e:	4a15      	ldr	r2, [pc, #84]	; (8004ed4 <HAL_DSI_Init+0x188>)
 8004e80:	fb02 f303 	mul.w	r3, r2, r3
 8004e84:	68aa      	ldr	r2, [r5, #8]
 8004e86:	f002 0203 	and.w	r2, r2, #3
 8004e8a:	4093      	lsls	r3, r2
 8004e8c:	682a      	ldr	r2, [r5, #0]
 8004e8e:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8004e92:	fb01 f202 	mul.w	r2, r1, r2
 8004e96:	fbb3 f3f2 	udiv	r3, r3, r2
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8004e9a:	6821      	ldr	r1, [r4, #0]
 8004e9c:	f8d1 2418 	ldr.w	r2, [r1, #1048]	; 0x418
 8004ea0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004ea4:	f8c1 2418 	str.w	r2, [r1, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8004ea8:	6821      	ldr	r1, [r4, #0]
 8004eaa:	f8d1 2418 	ldr.w	r2, [r1, #1048]	; 0x418
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 3418 	str.w	r3, [r1, #1048]	; 0x418
  hdsi->Instance->IER[0U] = 0U;
 8004eb4:	6823      	ldr	r3, [r4, #0]
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	f8c3 00c4 	str.w	r0, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8004ec2:	61a0      	str	r0, [r4, #24]
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8004ec4:	6160      	str	r0, [r4, #20]
  hdsi->State = HAL_DSI_STATE_READY;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	7463      	strb	r3, [r4, #17]
  return HAL_OK;
 8004eca:	e76a      	b.n	8004da2 <HAL_DSI_Init+0x56>
    return HAL_ERROR;
 8004ecc:	2001      	movs	r0, #1
}
 8004ece:	4770      	bx	lr
 8004ed0:	fffc8603 	.word	0xfffc8603
 8004ed4:	003d0900 	.word	0x003d0900

08004ed8 <HAL_DSI_MspDeInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 8004ed8:	4770      	bx	lr

08004eda <HAL_DSI_DeInit>:
  if (hdsi == NULL)
 8004eda:	2800      	cmp	r0, #0
 8004edc:	d04a      	beq.n	8004f74 <HAL_DSI_DeInit+0x9a>
{
 8004ede:	b530      	push	{r4, r5, lr}
 8004ee0:	b085      	sub	sp, #20
 8004ee2:	4604      	mov	r4, r0
  hdsi->State = HAL_DSI_STATE_BUSY;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	7443      	strb	r3, [r0, #17]
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8004ee8:	2500      	movs	r5, #0
 8004eea:	9500      	str	r5, [sp, #0]
 8004eec:	6802      	ldr	r2, [r0, #0]
 8004eee:	f8d2 3404 	ldr.w	r3, [r2, #1028]	; 0x404
 8004ef2:	f023 0308 	bic.w	r3, r3, #8
 8004ef6:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
 8004efa:	6803      	ldr	r3, [r0, #0]
 8004efc:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004f00:	f002 0208 	and.w	r2, r2, #8
 8004f04:	9200      	str	r2, [sp, #0]
 8004f06:	9a00      	ldr	r2, [sp, #0]
  __HAL_DSI_DISABLE(hdsi);
 8004f08:	9501      	str	r5, [sp, #4]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	f022 0201 	bic.w	r2, r2, #1
 8004f10:	605a      	str	r2, [r3, #4]
 8004f12:	6803      	ldr	r3, [r0, #0]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	f002 0201 	and.w	r2, r2, #1
 8004f1a:	9201      	str	r2, [sp, #4]
 8004f1c:	9a01      	ldr	r2, [sp, #4]
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8004f1e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004f22:	f022 0206 	bic.w	r2, r2, #6
 8004f26:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  __HAL_DSI_PLL_DISABLE(hdsi);
 8004f2a:	9502      	str	r5, [sp, #8]
 8004f2c:	6802      	ldr	r2, [r0, #0]
 8004f2e:	f8d2 3430 	ldr.w	r3, [r2, #1072]	; 0x430
 8004f32:	f023 0301 	bic.w	r3, r3, #1
 8004f36:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
 8004f3a:	6803      	ldr	r3, [r0, #0]
 8004f3c:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004f40:	f002 0201 	and.w	r2, r2, #1
 8004f44:	9202      	str	r2, [sp, #8]
 8004f46:	9a02      	ldr	r2, [sp, #8]
  __HAL_DSI_REG_DISABLE(hdsi);
 8004f48:	9503      	str	r5, [sp, #12]
 8004f4a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8004f4e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004f52:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8004f56:	6803      	ldr	r3, [r0, #0]
 8004f58:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8004f5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f60:	9303      	str	r3, [sp, #12]
 8004f62:	9b03      	ldr	r3, [sp, #12]
  HAL_DSI_MspDeInit(hdsi);
 8004f64:	f7ff ffb8 	bl	8004ed8 <HAL_DSI_MspDeInit>
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8004f68:	6165      	str	r5, [r4, #20]
  hdsi->State = HAL_DSI_STATE_RESET;
 8004f6a:	7465      	strb	r5, [r4, #17]
  __HAL_UNLOCK(hdsi);
 8004f6c:	7425      	strb	r5, [r4, #16]
  return HAL_OK;
 8004f6e:	4628      	mov	r0, r5
}
 8004f70:	b005      	add	sp, #20
 8004f72:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8004f74:	2001      	movs	r0, #1
}
 8004f76:	4770      	bx	lr

08004f78 <HAL_DSI_ConfigVideoMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004f78:	7c02      	ldrb	r2, [r0, #16]
 8004f7a:	2a01      	cmp	r2, #1
 8004f7c:	f000 8123 	beq.w	80051c6 <HAL_DSI_ConfigVideoMode+0x24e>
{
 8004f80:	b430      	push	{r4, r5}
 8004f82:	4603      	mov	r3, r0
  __HAL_LOCK(hdsi);
 8004f84:	2201      	movs	r2, #1
 8004f86:	7402      	strb	r2, [r0, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8004f88:	6800      	ldr	r0, [r0, #0]
 8004f8a:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8004f8c:	f022 0201 	bic.w	r2, r2, #1
 8004f90:	6342      	str	r2, [r0, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8004f92:	6818      	ldr	r0, [r3, #0]
 8004f94:	f8d0 2400 	ldr.w	r2, [r0, #1024]	; 0x400
 8004f98:	f022 0201 	bic.w	r2, r2, #1
 8004f9c:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8004fa0:	6818      	ldr	r0, [r3, #0]
 8004fa2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004fa4:	f022 0203 	bic.w	r2, r2, #3
 8004fa8:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8004fae:	68cc      	ldr	r4, [r1, #12]
 8004fb0:	4322      	orrs	r2, r4
 8004fb2:	6382      	str	r2, [r0, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8004fb4:	6818      	ldr	r0, [r3, #0]
 8004fb6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004fb8:	4a84      	ldr	r2, [pc, #528]	; (80051cc <HAL_DSI_ConfigVideoMode+0x254>)
 8004fba:	4022      	ands	r2, r4
 8004fbc:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8004fbe:	6818      	ldr	r0, [r3, #0]
 8004fc0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004fc2:	690c      	ldr	r4, [r1, #16]
 8004fc4:	4322      	orrs	r2, r4
 8004fc6:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8004fc8:	6818      	ldr	r0, [r3, #0]
 8004fca:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004fcc:	4c80      	ldr	r4, [pc, #512]	; (80051d0 <HAL_DSI_ConfigVideoMode+0x258>)
 8004fce:	4022      	ands	r2, r4
 8004fd0:	6402      	str	r2, [r0, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8004fd2:	6818      	ldr	r0, [r3, #0]
 8004fd4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004fd6:	694d      	ldr	r5, [r1, #20]
 8004fd8:	432a      	orrs	r2, r5
 8004fda:	6402      	str	r2, [r0, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8004fdc:	6818      	ldr	r0, [r3, #0]
 8004fde:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004fe0:	4022      	ands	r2, r4
 8004fe2:	6442      	str	r2, [r0, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8004fe4:	6818      	ldr	r0, [r3, #0]
 8004fe6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004fe8:	698c      	ldr	r4, [r1, #24]
 8004fea:	4322      	orrs	r2, r4
 8004fec:	6442      	str	r2, [r0, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8004fee:	6818      	ldr	r0, [r3, #0]
 8004ff0:	68c2      	ldr	r2, [r0, #12]
 8004ff2:	f022 0203 	bic.w	r2, r2, #3
 8004ff6:	60c2      	str	r2, [r0, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8004ff8:	6818      	ldr	r0, [r3, #0]
 8004ffa:	68c2      	ldr	r2, [r0, #12]
 8004ffc:	680c      	ldr	r4, [r1, #0]
 8004ffe:	4322      	orrs	r2, r4
 8005000:	60c2      	str	r2, [r0, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8005002:	6818      	ldr	r0, [r3, #0]
 8005004:	6942      	ldr	r2, [r0, #20]
 8005006:	f022 0207 	bic.w	r2, r2, #7
 800500a:	6142      	str	r2, [r0, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800500c:	681c      	ldr	r4, [r3, #0]
 800500e:	6960      	ldr	r0, [r4, #20]
 8005010:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8005012:	6a0d      	ldr	r5, [r1, #32]
 8005014:	432a      	orrs	r2, r5
 8005016:	69cd      	ldr	r5, [r1, #28]
 8005018:	432a      	orrs	r2, r5
 800501a:	4302      	orrs	r2, r0
 800501c:	6162      	str	r2, [r4, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 800501e:	6818      	ldr	r0, [r3, #0]
 8005020:	6902      	ldr	r2, [r0, #16]
 8005022:	f022 020f 	bic.w	r2, r2, #15
 8005026:	6102      	str	r2, [r0, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	6902      	ldr	r2, [r0, #16]
 800502c:	684c      	ldr	r4, [r1, #4]
 800502e:	4322      	orrs	r2, r4
 8005030:	6102      	str	r2, [r0, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8005032:	6818      	ldr	r0, [r3, #0]
 8005034:	f8d0 2400 	ldr.w	r2, [r0, #1024]	; 0x400
 8005038:	f022 020e 	bic.w	r2, r2, #14
 800503c:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	f8d0 2400 	ldr.w	r2, [r0, #1024]	; 0x400
 8005046:	684c      	ldr	r4, [r1, #4]
 8005048:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 800504c:	f8c0 2400 	str.w	r2, [r0, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8005050:	684a      	ldr	r2, [r1, #4]
 8005052:	2a03      	cmp	r2, #3
 8005054:	f000 80ac 	beq.w	80051b0 <HAL_DSI_ConfigVideoMode+0x238>
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8005058:	6818      	ldr	r0, [r3, #0]
 800505a:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800505c:	4c5d      	ldr	r4, [pc, #372]	; (80051d4 <HAL_DSI_ConfigVideoMode+0x25c>)
 800505e:	4022      	ands	r2, r4
 8005060:	6482      	str	r2, [r0, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8005062:	6818      	ldr	r0, [r3, #0]
 8005064:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8005066:	6a8d      	ldr	r5, [r1, #40]	; 0x28
 8005068:	432a      	orrs	r2, r5
 800506a:	6482      	str	r2, [r0, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8005070:	4022      	ands	r2, r4
 8005072:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8005074:	6818      	ldr	r0, [r3, #0]
 8005076:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8005078:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 800507a:	4322      	orrs	r2, r4
 800507c:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 800507e:	6818      	ldr	r0, [r3, #0]
 8005080:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8005082:	4a55      	ldr	r2, [pc, #340]	; (80051d8 <HAL_DSI_ConfigVideoMode+0x260>)
 8005084:	4022      	ands	r2, r4
 8005086:	6502      	str	r2, [r0, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800508c:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 800508e:	4322      	orrs	r2, r4
 8005090:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8005092:	681c      	ldr	r4, [r3, #0]
 8005094:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005096:	4851      	ldr	r0, [pc, #324]	; (80051dc <HAL_DSI_ConfigVideoMode+0x264>)
 8005098:	4002      	ands	r2, r0
 800509a:	6562      	str	r2, [r4, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 800509c:	681c      	ldr	r4, [r3, #0]
 800509e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80050a0:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 80050a2:	432a      	orrs	r2, r5
 80050a4:	6562      	str	r2, [r4, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80050a6:	681c      	ldr	r4, [r3, #0]
 80050a8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80050aa:	4002      	ands	r2, r0
 80050ac:	65a2      	str	r2, [r4, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80050ae:	681c      	ldr	r4, [r3, #0]
 80050b0:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80050b2:	6b8d      	ldr	r5, [r1, #56]	; 0x38
 80050b4:	432a      	orrs	r2, r5
 80050b6:	65a2      	str	r2, [r4, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80050b8:	681c      	ldr	r4, [r3, #0]
 80050ba:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80050bc:	4002      	ands	r2, r0
 80050be:	65e2      	str	r2, [r4, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80050c0:	6818      	ldr	r0, [r3, #0]
 80050c2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80050c4:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 80050c6:	4322      	orrs	r2, r4
 80050c8:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 80050ca:	6818      	ldr	r0, [r3, #0]
 80050cc:	6e04      	ldr	r4, [r0, #96]	; 0x60
 80050ce:	4a3f      	ldr	r2, [pc, #252]	; (80051cc <HAL_DSI_ConfigVideoMode+0x254>)
 80050d0:	4022      	ands	r2, r4
 80050d2:	6602      	str	r2, [r0, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80050d8:	6c0c      	ldr	r4, [r1, #64]	; 0x40
 80050da:	4322      	orrs	r2, r4
 80050dc:	6602      	str	r2, [r0, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 80050de:	6818      	ldr	r0, [r3, #0]
 80050e0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80050e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050e6:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 80050e8:	6818      	ldr	r0, [r3, #0]
 80050ea:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80050ec:	6c4c      	ldr	r4, [r1, #68]	; 0x44
 80050ee:	4322      	orrs	r2, r4
 80050f0:	6382      	str	r2, [r0, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 80050f2:	6818      	ldr	r0, [r3, #0]
 80050f4:	6982      	ldr	r2, [r0, #24]
 80050f6:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80050fa:	6182      	str	r2, [r0, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 80050fc:	6818      	ldr	r0, [r3, #0]
 80050fe:	6982      	ldr	r2, [r0, #24]
 8005100:	6c8c      	ldr	r4, [r1, #72]	; 0x48
 8005102:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005106:	6182      	str	r2, [r0, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8005108:	6818      	ldr	r0, [r3, #0]
 800510a:	6982      	ldr	r2, [r0, #24]
 800510c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005110:	6182      	str	r2, [r0, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8005112:	6818      	ldr	r0, [r3, #0]
 8005114:	6982      	ldr	r2, [r0, #24]
 8005116:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8005118:	4322      	orrs	r2, r4
 800511a:	6182      	str	r2, [r0, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800511c:	6818      	ldr	r0, [r3, #0]
 800511e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005120:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005124:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8005126:	6818      	ldr	r0, [r3, #0]
 8005128:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800512a:	6d0c      	ldr	r4, [r1, #80]	; 0x50
 800512c:	4322      	orrs	r2, r4
 800512e:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8005130:	6818      	ldr	r0, [r3, #0]
 8005132:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005134:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005138:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 800513a:	6818      	ldr	r0, [r3, #0]
 800513c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800513e:	6d4c      	ldr	r4, [r1, #84]	; 0x54
 8005140:	4322      	orrs	r2, r4
 8005142:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8005144:	6818      	ldr	r0, [r3, #0]
 8005146:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005148:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800514c:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 800514e:	6818      	ldr	r0, [r3, #0]
 8005150:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005152:	6d8c      	ldr	r4, [r1, #88]	; 0x58
 8005154:	4322      	orrs	r2, r4
 8005156:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8005158:	6818      	ldr	r0, [r3, #0]
 800515a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800515c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005160:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8005162:	6818      	ldr	r0, [r3, #0]
 8005164:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005166:	6dcc      	ldr	r4, [r1, #92]	; 0x5c
 8005168:	4322      	orrs	r2, r4
 800516a:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 800516c:	6818      	ldr	r0, [r3, #0]
 800516e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005170:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005174:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8005176:	6818      	ldr	r0, [r3, #0]
 8005178:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800517a:	6e0c      	ldr	r4, [r1, #96]	; 0x60
 800517c:	4322      	orrs	r2, r4
 800517e:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8005180:	6818      	ldr	r0, [r3, #0]
 8005182:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005184:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005188:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 800518a:	6818      	ldr	r0, [r3, #0]
 800518c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800518e:	6e4c      	ldr	r4, [r1, #100]	; 0x64
 8005190:	4322      	orrs	r2, r4
 8005192:	6382      	str	r2, [r0, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8005194:	6818      	ldr	r0, [r3, #0]
 8005196:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8005198:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800519c:	6382      	str	r2, [r0, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800519e:	6818      	ldr	r0, [r3, #0]
 80051a0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80051a2:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80051a4:	430a      	orrs	r2, r1
 80051a6:	6382      	str	r2, [r0, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80051a8:	2000      	movs	r0, #0
 80051aa:	7418      	strb	r0, [r3, #16]

  return HAL_OK;
}
 80051ac:	bc30      	pop	{r4, r5}
 80051ae:	4770      	bx	lr
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80051b0:	6818      	ldr	r0, [r3, #0]
 80051b2:	6902      	ldr	r2, [r0, #16]
 80051b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051b8:	6102      	str	r2, [r0, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80051ba:	6818      	ldr	r0, [r3, #0]
 80051bc:	6902      	ldr	r2, [r0, #16]
 80051be:	688c      	ldr	r4, [r1, #8]
 80051c0:	4322      	orrs	r2, r4
 80051c2:	6102      	str	r2, [r0, #16]
 80051c4:	e748      	b.n	8005058 <HAL_DSI_ConfigVideoMode+0xe0>
  __HAL_LOCK(hdsi);
 80051c6:	2002      	movs	r0, #2
}
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	ffffc000 	.word	0xffffc000
 80051d0:	ffffe000 	.word	0xffffe000
 80051d4:	fffff000 	.word	0xfffff000
 80051d8:	ffff8000 	.word	0xffff8000
 80051dc:	fffffc00 	.word	0xfffffc00

080051e0 <HAL_DSI_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 80051e0:	7c02      	ldrb	r2, [r0, #16]
 80051e2:	2a01      	cmp	r2, #1
 80051e4:	d021      	beq.n	800522a <HAL_DSI_Start+0x4a>
{
 80051e6:	b082      	sub	sp, #8
 80051e8:	4603      	mov	r3, r0
  __HAL_LOCK(hdsi);
 80051ea:	2201      	movs	r2, #1
 80051ec:	7402      	strb	r2, [r0, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 80051ee:	2000      	movs	r0, #0
 80051f0:	9000      	str	r0, [sp, #0]
 80051f2:	6819      	ldr	r1, [r3, #0]
 80051f4:	684a      	ldr	r2, [r1, #4]
 80051f6:	f042 0201 	orr.w	r2, r2, #1
 80051fa:	604a      	str	r2, [r1, #4]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	6851      	ldr	r1, [r2, #4]
 8005200:	f001 0101 	and.w	r1, r1, #1
 8005204:	9100      	str	r1, [sp, #0]
 8005206:	9900      	ldr	r1, [sp, #0]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8005208:	9001      	str	r0, [sp, #4]
 800520a:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
 800520e:	f041 0108 	orr.w	r1, r1, #8
 8005212:	f8c2 1404 	str.w	r1, [r2, #1028]	; 0x404
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 800521c:	f002 0208 	and.w	r2, r2, #8
 8005220:	9201      	str	r2, [sp, #4]
 8005222:	9a01      	ldr	r2, [sp, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005224:	7418      	strb	r0, [r3, #16]

  return HAL_OK;
}
 8005226:	b002      	add	sp, #8
 8005228:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 800522a:	2002      	movs	r0, #2
}
 800522c:	4770      	bx	lr

0800522e <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 800522e:	b510      	push	{r4, lr}
 8005230:	b082      	sub	sp, #8
 8005232:	4604      	mov	r4, r0
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8005234:	7c00      	ldrb	r0, [r0, #16]
 8005236:	2801      	cmp	r0, #1
 8005238:	d00a      	beq.n	8005250 <HAL_DSI_ShortWrite+0x22>
 800523a:	2001      	movs	r0, #1
 800523c:	7420      	strb	r0, [r4, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 800523e:	9804      	ldr	r0, [sp, #16]
 8005240:	9000      	str	r0, [sp, #0]
 8005242:	4620      	mov	r0, r4
 8005244:	f7ff fd5f 	bl	8004d06 <DSI_ShortWrite>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005248:	2300      	movs	r3, #0
 800524a:	7423      	strb	r3, [r4, #16]

  return status;
}
 800524c:	b002      	add	sp, #8
 800524e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdsi);
 8005250:	2002      	movs	r0, #2
 8005252:	e7fb      	b.n	800524c <HAL_DSI_ShortWrite+0x1e>

08005254 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8005254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005258:	b082      	sub	sp, #8
 800525a:	461d      	mov	r5, r3
 800525c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800525e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;

  /* Process locked */
  __HAL_LOCK(hdsi);
 8005262:	7c03      	ldrb	r3, [r0, #16]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d053      	beq.n	8005310 <HAL_DSI_LongWrite+0xbc>
 8005268:	4604      	mov	r4, r0
 800526a:	468a      	mov	sl, r1
 800526c:	4617      	mov	r7, r2
 800526e:	2301      	movs	r3, #1
 8005270:	7403      	strb	r3, [r0, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8005272:	f7ff f895 	bl	80043a0 <HAL_GetTick>
 8005276:	4681      	mov	r9, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8005278:	6822      	ldr	r2, [r4, #0]
 800527a:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800527c:	f013 0f01 	tst.w	r3, #1
 8005280:	d10a      	bne.n	8005298 <HAL_DSI_LongWrite+0x44>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005282:	f7ff f88d 	bl	80043a0 <HAL_GetTick>
 8005286:	eba0 0009 	sub.w	r0, r0, r9
 800528a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800528e:	d9f3      	bls.n	8005278 <HAL_DSI_LongWrite+0x24>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8005290:	2300      	movs	r3, #0
 8005292:	7423      	strb	r3, [r4, #16]

      return HAL_TIMEOUT;
 8005294:	2003      	movs	r0, #3
 8005296:	e038      	b.n	800530a <HAL_DSI_LongWrite+0xb6>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8005298:	46ac      	mov	ip, r5
 800529a:	2d03      	cmp	r5, #3
 800529c:	bf28      	it	cs
 800529e:	f04f 0c03 	movcs.w	ip, #3

  for (count = 0U; count < nbBytes; count++)
 80052a2:	2300      	movs	r3, #0
 80052a4:	e005      	b.n	80052b2 <HAL_DSI_LongWrite+0x5e>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 80052a6:	f818 1003 	ldrb.w	r1, [r8, r3]
 80052aa:	3301      	adds	r3, #1
 80052ac:	00d8      	lsls	r0, r3, #3
 80052ae:	4081      	lsls	r1, r0
 80052b0:	430e      	orrs	r6, r1
  for (count = 0U; count < nbBytes; count++)
 80052b2:	4563      	cmp	r3, ip
 80052b4:	d3f7      	bcc.n	80052a6 <HAL_DSI_LongWrite+0x52>
  }
  hdsi->Instance->GPDR = fifoword;
 80052b6:	6716      	str	r6, [r2, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 80052b8:	eba5 060c 	sub.w	r6, r5, ip
  pparams += nbBytes;
 80052bc:	eb08 000c 	add.w	r0, r8, ip
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 80052c0:	e00f      	b.n	80052e2 <HAL_DSI_LongWrite+0x8e>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
    fifoword = 0U;
    for (count = 0U; count < nbBytes; count++)
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 80052c2:	f810 e00c 	ldrb.w	lr, [r0, ip]
 80052c6:	ea4f 02cc 	mov.w	r2, ip, lsl #3
 80052ca:	fa0e fe02 	lsl.w	lr, lr, r2
 80052ce:	ea43 030e 	orr.w	r3, r3, lr
    for (count = 0U; count < nbBytes; count++)
 80052d2:	f10c 0c01 	add.w	ip, ip, #1
 80052d6:	458c      	cmp	ip, r1
 80052d8:	d3f3      	bcc.n	80052c2 <HAL_DSI_LongWrite+0x6e>
    }
    hdsi->Instance->GPDR = fifoword;
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	6713      	str	r3, [r2, #112]	; 0x70

    uicounter -= nbBytes;
 80052de:	1a76      	subs	r6, r6, r1
    pparams += nbBytes;
 80052e0:	4408      	add	r0, r1
  while (uicounter != 0U)
 80052e2:	b136      	cbz	r6, 80052f2 <HAL_DSI_LongWrite+0x9e>
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 80052e4:	4631      	mov	r1, r6
 80052e6:	2e04      	cmp	r6, #4
 80052e8:	bf28      	it	cs
 80052ea:	2104      	movcs	r1, #4
    fifoword = 0U;
 80052ec:	2300      	movs	r3, #0
    for (count = 0U; count < nbBytes; count++)
 80052ee:	469c      	mov	ip, r3
 80052f0:	e7f1      	b.n	80052d6 <HAL_DSI_LongWrite+0x82>

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 80052f2:	1c6b      	adds	r3, r5, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 80052f4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80052f8:	9200      	str	r2, [sp, #0]
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	463a      	mov	r2, r7
 80052fe:	4651      	mov	r1, sl
 8005300:	6820      	ldr	r0, [r4, #0]
 8005302:	f7ff fcf7 	bl	8004cf4 <DSI_ConfigPacketHeader>
                         (((NbParams + 1U) & 0xFF00U) >> 8U));

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005306:	2000      	movs	r0, #0
 8005308:	7420      	strb	r0, [r4, #16]

  return HAL_OK;
}
 800530a:	b002      	add	sp, #8
 800530c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hdsi);
 8005310:	2002      	movs	r0, #2
 8005312:	e7fa      	b.n	800530a <HAL_DSI_LongWrite+0xb6>

08005314 <HAL_GPIO_Init>:
	assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

	/* Configure the port pins */
	for (position = 0; position < GPIO_NUMBER; position++) {
 8005314:	2300      	movs	r3, #0
 8005316:	2b0f      	cmp	r3, #15
 8005318:	f200 80f4 	bhi.w	8005504 <HAL_GPIO_Init+0x1f0>
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 800531c:	b570      	push	{r4, r5, r6, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	e066      	b.n	80053f0 <HAL_GPIO_Init+0xdc>
			if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT)
					|| ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)) {
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 8005322:	6885      	ldr	r5, [r0, #8]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005324:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8005328:	2403      	movs	r4, #3
 800532a:	fa04 f40e 	lsl.w	r4, r4, lr
 800532e:	ea25 0504 	bic.w	r5, r5, r4
				temp |= (GPIO_Init->Speed << (position * 2));
 8005332:	68cc      	ldr	r4, [r1, #12]
 8005334:	fa04 f40e 	lsl.w	r4, r4, lr
 8005338:	432c      	orrs	r4, r5
				GPIOx->OSPEEDR = temp;
 800533a:	6084      	str	r4, [r0, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 800533c:	6844      	ldr	r4, [r0, #4]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 800533e:	ea24 0402 	bic.w	r4, r4, r2
				temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos)
 8005342:	684a      	ldr	r2, [r1, #4]
 8005344:	f3c2 1200 	ubfx	r2, r2, #4, #1
						<< position);
 8005348:	409a      	lsls	r2, r3
				temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos)
 800534a:	4322      	orrs	r2, r4
				GPIOx->OTYPER = temp;
 800534c:	6042      	str	r2, [r0, #4]
 800534e:	e05d      	b.n	800540c <HAL_GPIO_Init+0xf8>
			if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) {
				/* Check the Alternate function parameter */
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3];
 8005350:	08dc      	lsrs	r4, r3, #3
 8005352:	3408      	adds	r4, #8
 8005354:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
				temp &= ~((uint32_t) 0xF
						<< ((uint32_t) (position & (uint32_t) 0x07) * 4));
 8005358:	f003 0507 	and.w	r5, r3, #7
 800535c:	00ad      	lsls	r5, r5, #2
 800535e:	f04f 0e0f 	mov.w	lr, #15
 8005362:	fa0e fe05 	lsl.w	lr, lr, r5
				temp &= ~((uint32_t) 0xF
 8005366:	ea22 0e0e 	bic.w	lr, r2, lr
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 800536a:	690a      	ldr	r2, [r1, #16]
						<< (((uint32_t) position & (uint32_t) 0x07) * 4));
 800536c:	40aa      	lsls	r2, r5
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 800536e:	ea42 020e 	orr.w	r2, r2, lr
				GPIOx->AFR[position >> 3] = temp;
 8005372:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8005376:	e05d      	b.n	8005434 <HAL_GPIO_Init+0x120>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();

				temp = SYSCFG->EXTICR[position >> 2];
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8005378:	2209      	movs	r2, #9
 800537a:	e000      	b.n	800537e <HAL_GPIO_Init+0x6a>
 800537c:	2200      	movs	r2, #0
						<< (4 * (position & 0x03)));
 800537e:	fa02 f20e 	lsl.w	r2, r2, lr
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8005382:	432a      	orrs	r2, r5
				SYSCFG->EXTICR[position >> 2] = temp;
 8005384:	3402      	adds	r4, #2
 8005386:	4d60      	ldr	r5, [pc, #384]	; (8005508 <HAL_GPIO_Init+0x1f4>)
 8005388:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 800538c:	4a5f      	ldr	r2, [pc, #380]	; (800550c <HAL_GPIO_Init+0x1f8>)
 800538e:	6894      	ldr	r4, [r2, #8]
				temp &= ~((uint32_t) iocurrent);
 8005390:	ea6f 020c 	mvn.w	r2, ip
 8005394:	ea24 050c 	bic.w	r5, r4, ip
				if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u) {
 8005398:	684e      	ldr	r6, [r1, #4]
 800539a:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
 800539e:	d001      	beq.n	80053a4 <HAL_GPIO_Init+0x90>
					temp |= iocurrent;
 80053a0:	ea4c 0504 	orr.w	r5, ip, r4
				}
				EXTI->RTSR = temp;
 80053a4:	4c59      	ldr	r4, [pc, #356]	; (800550c <HAL_GPIO_Init+0x1f8>)
 80053a6:	60a5      	str	r5, [r4, #8]

				temp = EXTI->FTSR;
 80053a8:	68e4      	ldr	r4, [r4, #12]
				temp &= ~((uint32_t) iocurrent);
 80053aa:	ea02 0504 	and.w	r5, r2, r4
				if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u) {
 80053ae:	684e      	ldr	r6, [r1, #4]
 80053b0:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80053b4:	d001      	beq.n	80053ba <HAL_GPIO_Init+0xa6>
					temp |= iocurrent;
 80053b6:	ea4c 0504 	orr.w	r5, ip, r4
				}
				EXTI->FTSR = temp;
 80053ba:	4c54      	ldr	r4, [pc, #336]	; (800550c <HAL_GPIO_Init+0x1f8>)
 80053bc:	60e5      	str	r5, [r4, #12]

				temp = EXTI->EMR;
 80053be:	6864      	ldr	r4, [r4, #4]
				temp &= ~((uint32_t) iocurrent);
 80053c0:	ea02 0504 	and.w	r5, r2, r4
				if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u) {
 80053c4:	684e      	ldr	r6, [r1, #4]
 80053c6:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 80053ca:	d001      	beq.n	80053d0 <HAL_GPIO_Init+0xbc>
					temp |= iocurrent;
 80053cc:	ea4c 0504 	orr.w	r5, ip, r4
				}
				EXTI->EMR = temp;
 80053d0:	4c4e      	ldr	r4, [pc, #312]	; (800550c <HAL_GPIO_Init+0x1f8>)
 80053d2:	6065      	str	r5, [r4, #4]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 80053d4:	6824      	ldr	r4, [r4, #0]
				temp &= ~((uint32_t) iocurrent);
 80053d6:	4022      	ands	r2, r4
				if ((GPIO_Init->Mode & EXTI_IT) != 0x00u) {
 80053d8:	684d      	ldr	r5, [r1, #4]
 80053da:	f415 3f80 	tst.w	r5, #65536	; 0x10000
 80053de:	d001      	beq.n	80053e4 <HAL_GPIO_Init+0xd0>
					temp |= iocurrent;
 80053e0:	ea4c 0204 	orr.w	r2, ip, r4
				}
				EXTI->IMR = temp;
 80053e4:	4c49      	ldr	r4, [pc, #292]	; (800550c <HAL_GPIO_Init+0x1f8>)
 80053e6:	6022      	str	r2, [r4, #0]
	for (position = 0; position < GPIO_NUMBER; position++) {
 80053e8:	3301      	adds	r3, #1
 80053ea:	2b0f      	cmp	r3, #15
 80053ec:	f200 8088 	bhi.w	8005500 <HAL_GPIO_Init+0x1ec>
		ioposition = ((uint32_t) 0x01) << position;
 80053f0:	2201      	movs	r2, #1
 80053f2:	409a      	lsls	r2, r3
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 80053f4:	680c      	ldr	r4, [r1, #0]
 80053f6:	ea04 0c02 	and.w	ip, r4, r2
		if (iocurrent == ioposition) {
 80053fa:	ea32 0404 	bics.w	r4, r2, r4
 80053fe:	d1f3      	bne.n	80053e8 <HAL_GPIO_Init+0xd4>
			if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT)
 8005400:	684c      	ldr	r4, [r1, #4]
 8005402:	f004 0403 	and.w	r4, r4, #3
					|| ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)) {
 8005406:	3c01      	subs	r4, #1
			if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT)
 8005408:	2c01      	cmp	r4, #1
 800540a:	d98a      	bls.n	8005322 <HAL_GPIO_Init+0xe>
			if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) {
 800540c:	684a      	ldr	r2, [r1, #4]
 800540e:	f002 0203 	and.w	r2, r2, #3
 8005412:	2a03      	cmp	r2, #3
 8005414:	d009      	beq.n	800542a <HAL_GPIO_Init+0x116>
				temp = GPIOx->PUPDR;
 8005416:	68c4      	ldr	r4, [r0, #12]
				temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005418:	005d      	lsls	r5, r3, #1
 800541a:	2203      	movs	r2, #3
 800541c:	40aa      	lsls	r2, r5
 800541e:	ea24 0402 	bic.w	r4, r4, r2
				temp |= ((GPIO_Init->Pull) << (position * 2));
 8005422:	688a      	ldr	r2, [r1, #8]
 8005424:	40aa      	lsls	r2, r5
 8005426:	4322      	orrs	r2, r4
				GPIOx->PUPDR = temp;
 8005428:	60c2      	str	r2, [r0, #12]
			if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) {
 800542a:	684a      	ldr	r2, [r1, #4]
 800542c:	f002 0203 	and.w	r2, r2, #3
 8005430:	2a02      	cmp	r2, #2
 8005432:	d08d      	beq.n	8005350 <HAL_GPIO_Init+0x3c>
			temp = GPIOx->MODER;
 8005434:	6804      	ldr	r4, [r0, #0]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005436:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800543a:	2203      	movs	r2, #3
 800543c:	fa02 f20e 	lsl.w	r2, r2, lr
 8005440:	ea24 0402 	bic.w	r4, r4, r2
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005444:	684a      	ldr	r2, [r1, #4]
 8005446:	f002 0203 	and.w	r2, r2, #3
 800544a:	fa02 f20e 	lsl.w	r2, r2, lr
 800544e:	4322      	orrs	r2, r4
			GPIOx->MODER = temp;
 8005450:	6002      	str	r2, [r0, #0]
			if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u) {
 8005452:	684a      	ldr	r2, [r1, #4]
 8005454:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8005458:	d0c6      	beq.n	80053e8 <HAL_GPIO_Init+0xd4>
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 800545a:	4a2d      	ldr	r2, [pc, #180]	; (8005510 <HAL_GPIO_Init+0x1fc>)
 800545c:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800545e:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8005462:	6454      	str	r4, [r2, #68]	; 0x44
 8005464:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005466:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800546a:	9201      	str	r2, [sp, #4]
 800546c:	9a01      	ldr	r2, [sp, #4]
				temp = SYSCFG->EXTICR[position >> 2];
 800546e:	089c      	lsrs	r4, r3, #2
 8005470:	1ca5      	adds	r5, r4, #2
 8005472:	4a25      	ldr	r2, [pc, #148]	; (8005508 <HAL_GPIO_Init+0x1f4>)
 8005474:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
 8005478:	f003 0e03 	and.w	lr, r3, #3
 800547c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8005480:	220f      	movs	r2, #15
 8005482:	fa02 f20e 	lsl.w	r2, r2, lr
 8005486:	ea25 0502 	bic.w	r5, r5, r2
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 800548a:	4a22      	ldr	r2, [pc, #136]	; (8005514 <HAL_GPIO_Init+0x200>)
 800548c:	4290      	cmp	r0, r2
 800548e:	f43f af75 	beq.w	800537c <HAL_GPIO_Init+0x68>
 8005492:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005496:	4290      	cmp	r0, r2
 8005498:	d022      	beq.n	80054e0 <HAL_GPIO_Init+0x1cc>
 800549a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800549e:	4290      	cmp	r0, r2
 80054a0:	d020      	beq.n	80054e4 <HAL_GPIO_Init+0x1d0>
 80054a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054a6:	4290      	cmp	r0, r2
 80054a8:	d01e      	beq.n	80054e8 <HAL_GPIO_Init+0x1d4>
 80054aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054ae:	4290      	cmp	r0, r2
 80054b0:	d01c      	beq.n	80054ec <HAL_GPIO_Init+0x1d8>
 80054b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054b6:	4290      	cmp	r0, r2
 80054b8:	d01a      	beq.n	80054f0 <HAL_GPIO_Init+0x1dc>
 80054ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054be:	4290      	cmp	r0, r2
 80054c0:	d018      	beq.n	80054f4 <HAL_GPIO_Init+0x1e0>
 80054c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054c6:	4290      	cmp	r0, r2
 80054c8:	d016      	beq.n	80054f8 <HAL_GPIO_Init+0x1e4>
 80054ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054ce:	4290      	cmp	r0, r2
 80054d0:	d014      	beq.n	80054fc <HAL_GPIO_Init+0x1e8>
 80054d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80054d6:	4290      	cmp	r0, r2
 80054d8:	f43f af4e 	beq.w	8005378 <HAL_GPIO_Init+0x64>
 80054dc:	220a      	movs	r2, #10
 80054de:	e74e      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054e0:	2201      	movs	r2, #1
 80054e2:	e74c      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054e4:	2202      	movs	r2, #2
 80054e6:	e74a      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054e8:	2203      	movs	r2, #3
 80054ea:	e748      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054ec:	2204      	movs	r2, #4
 80054ee:	e746      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054f0:	2205      	movs	r2, #5
 80054f2:	e744      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054f4:	2206      	movs	r2, #6
 80054f6:	e742      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054f8:	2207      	movs	r2, #7
 80054fa:	e740      	b.n	800537e <HAL_GPIO_Init+0x6a>
 80054fc:	2208      	movs	r2, #8
 80054fe:	e73e      	b.n	800537e <HAL_GPIO_Init+0x6a>
			}
		}
	}
}
 8005500:	b002      	add	sp, #8
 8005502:	bd70      	pop	{r4, r5, r6, pc}
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	40013800 	.word	0x40013800
 800550c:	40013c00 	.word	0x40013c00
 8005510:	40023800 	.word	0x40023800
 8005514:	40020000 	.word	0x40020000

08005518 <HAL_GPIO_WritePin>:
		GPIO_PinState PinState) {
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 8005518:	b10a      	cbz	r2, 800551e <HAL_GPIO_WritePin+0x6>
		GPIOx->BSRR = GPIO_Pin;
 800551a:	6181      	str	r1, [r0, #24]
 800551c:	4770      	bx	lr
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
 800551e:	0409      	lsls	r1, r1, #16
 8005520:	6181      	str	r1, [r0, #24]
	}
}
 8005522:	4770      	bx	lr

08005524 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005524:	6803      	ldr	r3, [r0, #0]
 8005526:	699a      	ldr	r2, [r3, #24]
 8005528:	f012 0f02 	tst.w	r2, #2
 800552c:	d001      	beq.n	8005532 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 800552e:	2200      	movs	r2, #0
 8005530:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005532:	6803      	ldr	r3, [r0, #0]
 8005534:	699a      	ldr	r2, [r3, #24]
 8005536:	f012 0f01 	tst.w	r2, #1
 800553a:	d103      	bne.n	8005544 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800553c:	699a      	ldr	r2, [r3, #24]
 800553e:	f042 0201 	orr.w	r2, r2, #1
 8005542:	619a      	str	r2, [r3, #24]
  }
}
 8005544:	4770      	bx	lr

08005546 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005546:	b410      	push	{r4}
 8005548:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800554a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800554e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005552:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005554:	4321      	orrs	r1, r4
 8005556:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800555a:	6802      	ldr	r2, [r0, #0]
 800555c:	6853      	ldr	r3, [r2, #4]
 800555e:	0d64      	lsrs	r4, r4, #21
 8005560:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8005564:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8005568:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 800556c:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8005570:	f044 0403 	orr.w	r4, r4, #3
 8005574:	ea23 0304 	bic.w	r3, r3, r4
 8005578:	430b      	orrs	r3, r1
 800557a:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800557c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005580:	4770      	bx	lr

08005582 <I2C_IsErrorOccurred>:
{
 8005582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005586:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8005588:	6803      	ldr	r3, [r0, #0]
 800558a:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800558c:	f016 0610 	ands.w	r6, r6, #16
 8005590:	d07e      	beq.n	8005690 <I2C_IsErrorOccurred+0x10e>
 8005592:	460d      	mov	r5, r1
 8005594:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005596:	2210      	movs	r2, #16
 8005598:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 800559a:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 800559c:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800559e:	6823      	ldr	r3, [r4, #0]
 80055a0:	6998      	ldr	r0, [r3, #24]
 80055a2:	f010 0f20 	tst.w	r0, #32
 80055a6:	d132      	bne.n	800560e <I2C_IsErrorOccurred+0x8c>
 80055a8:	bb8f      	cbnz	r7, 800560e <I2C_IsErrorOccurred+0x8c>
      if (Timeout != HAL_MAX_DELAY)
 80055aa:	f1b5 3fff 	cmp.w	r5, #4294967295
 80055ae:	d0f6      	beq.n	800559e <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80055b0:	f7fe fef6 	bl	80043a0 <HAL_GetTick>
 80055b4:	eba0 0008 	sub.w	r0, r0, r8
 80055b8:	42a8      	cmp	r0, r5
 80055ba:	d801      	bhi.n	80055c0 <I2C_IsErrorOccurred+0x3e>
 80055bc:	2d00      	cmp	r5, #0
 80055be:	d1ee      	bne.n	800559e <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80055c0:	6821      	ldr	r1, [r4, #0]
 80055c2:	684a      	ldr	r2, [r1, #4]
 80055c4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
          tmp2 = hi2c->Mode;
 80055c8:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80055cc:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80055ce:	6988      	ldr	r0, [r1, #24]
 80055d0:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80055d4:	d004      	beq.n	80055e0 <I2C_IsErrorOccurred+0x5e>
              (tmp2 != HAL_I2C_MODE_SLAVE))
 80055d6:	3b20      	subs	r3, #32
 80055d8:	bf18      	it	ne
 80055da:	2301      	movne	r3, #1
              (tmp1 != I2C_CR2_STOP) && \
 80055dc:	b902      	cbnz	r2, 80055e0 <I2C_IsErrorOccurred+0x5e>
 80055de:	b973      	cbnz	r3, 80055fe <I2C_IsErrorOccurred+0x7c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	699b      	ldr	r3, [r3, #24]
 80055e4:	f013 0f20 	tst.w	r3, #32
 80055e8:	d1d9      	bne.n	800559e <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80055ea:	f7fe fed9 	bl	80043a0 <HAL_GetTick>
 80055ee:	eba0 0008 	sub.w	r0, r0, r8
 80055f2:	2819      	cmp	r0, #25
 80055f4:	d9f4      	bls.n	80055e0 <I2C_IsErrorOccurred+0x5e>
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80055f6:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 80055fa:	2701      	movs	r7, #1
              break;
 80055fc:	e7cf      	b.n	800559e <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055fe:	684b      	ldr	r3, [r1, #4]
 8005600:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005604:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8005606:	f7fe fecb 	bl	80043a0 <HAL_GetTick>
 800560a:	4680      	mov	r8, r0
 800560c:	e7e8      	b.n	80055e0 <I2C_IsErrorOccurred+0x5e>
    if (status == HAL_OK)
 800560e:	b90f      	cbnz	r7, 8005614 <I2C_IsErrorOccurred+0x92>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005610:	2220      	movs	r2, #32
 8005612:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8005614:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 8005618:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 800561a:	6822      	ldr	r2, [r4, #0]
 800561c:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800561e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005622:	d005      	beq.n	8005630 <I2C_IsErrorOccurred+0xae>
    error_code |= HAL_I2C_ERROR_BERR;
 8005624:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005628:	f44f 7180 	mov.w	r1, #256	; 0x100
 800562c:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 800562e:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005630:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005634:	d006      	beq.n	8005644 <I2C_IsErrorOccurred+0xc2>
    error_code |= HAL_I2C_ERROR_OVR;
 8005636:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800563a:	6822      	ldr	r2, [r4, #0]
 800563c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005640:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8005642:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005644:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005648:	d024      	beq.n	8005694 <I2C_IsErrorOccurred+0x112>
    error_code |= HAL_I2C_ERROR_ARLO;
 800564a:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005654:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8005656:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8005658:	4620      	mov	r0, r4
 800565a:	f7ff ff63 	bl	8005524 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800565e:	6822      	ldr	r2, [r4, #0]
 8005660:	6853      	ldr	r3, [r2, #4]
 8005662:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005666:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800566a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800566e:	f023 0301 	bic.w	r3, r3, #1
 8005672:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8005674:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005676:	4333      	orrs	r3, r6
 8005678:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800567a:	2320      	movs	r3, #32
 800567c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005680:	2300      	movs	r3, #0
 8005682:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005686:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 800568a:	4628      	mov	r0, r5
 800568c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005690:	2500      	movs	r5, #0
 8005692:	e7c2      	b.n	800561a <I2C_IsErrorOccurred+0x98>
  if (status != HAL_OK)
 8005694:	2d00      	cmp	r5, #0
 8005696:	d0f8      	beq.n	800568a <I2C_IsErrorOccurred+0x108>
 8005698:	e7de      	b.n	8005658 <I2C_IsErrorOccurred+0xd6>

0800569a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800569a:	b570      	push	{r4, r5, r6, lr}
 800569c:	4604      	mov	r4, r0
 800569e:	460d      	mov	r5, r1
 80056a0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	699b      	ldr	r3, [r3, #24]
 80056a6:	f013 0f02 	tst.w	r3, #2
 80056aa:	d11d      	bne.n	80056e8 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80056ac:	4632      	mov	r2, r6
 80056ae:	4629      	mov	r1, r5
 80056b0:	4620      	mov	r0, r4
 80056b2:	f7ff ff66 	bl	8005582 <I2C_IsErrorOccurred>
 80056b6:	b9c8      	cbnz	r0, 80056ec <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 80056b8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80056bc:	d0f1      	beq.n	80056a2 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056be:	f7fe fe6f 	bl	80043a0 <HAL_GetTick>
 80056c2:	1b80      	subs	r0, r0, r6
 80056c4:	42a8      	cmp	r0, r5
 80056c6:	d801      	bhi.n	80056cc <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80056c8:	2d00      	cmp	r5, #0
 80056ca:	d1ea      	bne.n	80056a2 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80056ce:	f043 0320 	orr.w	r3, r3, #32
 80056d2:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80056d4:	2320      	movs	r3, #32
 80056d6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056da:	2300      	movs	r3, #0
 80056dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80056e0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80056e4:	2001      	movs	r0, #1
 80056e6:	e000      	b.n	80056ea <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 80056e8:	2000      	movs	r0, #0
}
 80056ea:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80056ec:	2001      	movs	r0, #1
 80056ee:	e7fc      	b.n	80056ea <I2C_WaitOnTXISFlagUntilTimeout+0x50>

080056f0 <I2C_WaitOnFlagUntilTimeout>:
{
 80056f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056f4:	4606      	mov	r6, r0
 80056f6:	4688      	mov	r8, r1
 80056f8:	4617      	mov	r7, r2
 80056fa:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056fc:	6834      	ldr	r4, [r6, #0]
 80056fe:	69a4      	ldr	r4, [r4, #24]
 8005700:	ea38 0404 	bics.w	r4, r8, r4
 8005704:	bf0c      	ite	eq
 8005706:	2401      	moveq	r4, #1
 8005708:	2400      	movne	r4, #0
 800570a:	42bc      	cmp	r4, r7
 800570c:	d118      	bne.n	8005740 <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800570e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005712:	d0f3      	beq.n	80056fc <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005714:	f7fe fe44 	bl	80043a0 <HAL_GetTick>
 8005718:	9b06      	ldr	r3, [sp, #24]
 800571a:	1ac0      	subs	r0, r0, r3
 800571c:	42a8      	cmp	r0, r5
 800571e:	d801      	bhi.n	8005724 <I2C_WaitOnFlagUntilTimeout+0x34>
 8005720:	2d00      	cmp	r5, #0
 8005722:	d1eb      	bne.n	80056fc <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005724:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8005726:	f043 0320 	orr.w	r3, r3, #32
 800572a:	6473      	str	r3, [r6, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800572c:	2320      	movs	r3, #32
 800572e:	f886 3041 	strb.w	r3, [r6, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005732:	2300      	movs	r3, #0
 8005734:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8005738:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 800573c:	2001      	movs	r0, #1
 800573e:	e000      	b.n	8005742 <I2C_WaitOnFlagUntilTimeout+0x52>
  return HAL_OK;
 8005740:	2000      	movs	r0, #0
}
 8005742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005748 <I2C_RequestMemoryWrite>:
{
 8005748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800574c:	b082      	sub	sp, #8
 800574e:	4604      	mov	r4, r0
 8005750:	4690      	mov	r8, r2
 8005752:	461d      	mov	r5, r3
 8005754:	9e08      	ldr	r6, [sp, #32]
 8005756:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005758:	4b19      	ldr	r3, [pc, #100]	; (80057c0 <I2C_RequestMemoryWrite+0x78>)
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005760:	b2ea      	uxtb	r2, r5
 8005762:	f7ff fef0 	bl	8005546 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005766:	463a      	mov	r2, r7
 8005768:	4631      	mov	r1, r6
 800576a:	4620      	mov	r0, r4
 800576c:	f7ff ff95 	bl	800569a <I2C_WaitOnTXISFlagUntilTimeout>
 8005770:	b9f8      	cbnz	r0, 80057b2 <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005772:	2d01      	cmp	r5, #1
 8005774:	d10e      	bne.n	8005794 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	fa5f f288 	uxtb.w	r2, r8
 800577c:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800577e:	9700      	str	r7, [sp, #0]
 8005780:	4633      	mov	r3, r6
 8005782:	2200      	movs	r2, #0
 8005784:	2180      	movs	r1, #128	; 0x80
 8005786:	4620      	mov	r0, r4
 8005788:	f7ff ffb2 	bl	80056f0 <I2C_WaitOnFlagUntilTimeout>
 800578c:	b9a8      	cbnz	r0, 80057ba <I2C_RequestMemoryWrite+0x72>
}
 800578e:	b002      	add	sp, #8
 8005790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	ea4f 2218 	mov.w	r2, r8, lsr #8
 800579a:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800579c:	463a      	mov	r2, r7
 800579e:	4631      	mov	r1, r6
 80057a0:	4620      	mov	r0, r4
 80057a2:	f7ff ff7a 	bl	800569a <I2C_WaitOnTXISFlagUntilTimeout>
 80057a6:	b930      	cbnz	r0, 80057b6 <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057a8:	6823      	ldr	r3, [r4, #0]
 80057aa:	fa5f f288 	uxtb.w	r2, r8
 80057ae:	629a      	str	r2, [r3, #40]	; 0x28
 80057b0:	e7e5      	b.n	800577e <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 80057b2:	2001      	movs	r0, #1
 80057b4:	e7eb      	b.n	800578e <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 80057b6:	2001      	movs	r0, #1
 80057b8:	e7e9      	b.n	800578e <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 80057ba:	2001      	movs	r0, #1
 80057bc:	e7e7      	b.n	800578e <I2C_RequestMemoryWrite+0x46>
 80057be:	bf00      	nop
 80057c0:	80002000 	.word	0x80002000

080057c4 <I2C_RequestMemoryRead>:
{
 80057c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057c8:	b082      	sub	sp, #8
 80057ca:	4604      	mov	r4, r0
 80057cc:	4690      	mov	r8, r2
 80057ce:	461d      	mov	r5, r3
 80057d0:	9e08      	ldr	r6, [sp, #32]
 80057d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80057d4:	4b18      	ldr	r3, [pc, #96]	; (8005838 <I2C_RequestMemoryRead+0x74>)
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	2300      	movs	r3, #0
 80057da:	b2ea      	uxtb	r2, r5
 80057dc:	f7ff feb3 	bl	8005546 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057e0:	463a      	mov	r2, r7
 80057e2:	4631      	mov	r1, r6
 80057e4:	4620      	mov	r0, r4
 80057e6:	f7ff ff58 	bl	800569a <I2C_WaitOnTXISFlagUntilTimeout>
 80057ea:	b9f8      	cbnz	r0, 800582c <I2C_RequestMemoryRead+0x68>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057ec:	2d01      	cmp	r5, #1
 80057ee:	d10e      	bne.n	800580e <I2C_RequestMemoryRead+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057f0:	6823      	ldr	r3, [r4, #0]
 80057f2:	fa5f f288 	uxtb.w	r2, r8
 80057f6:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80057f8:	9700      	str	r7, [sp, #0]
 80057fa:	4633      	mov	r3, r6
 80057fc:	2200      	movs	r2, #0
 80057fe:	2140      	movs	r1, #64	; 0x40
 8005800:	4620      	mov	r0, r4
 8005802:	f7ff ff75 	bl	80056f0 <I2C_WaitOnFlagUntilTimeout>
 8005806:	b9a8      	cbnz	r0, 8005834 <I2C_RequestMemoryRead+0x70>
}
 8005808:	b002      	add	sp, #8
 800580a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8005814:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005816:	463a      	mov	r2, r7
 8005818:	4631      	mov	r1, r6
 800581a:	4620      	mov	r0, r4
 800581c:	f7ff ff3d 	bl	800569a <I2C_WaitOnTXISFlagUntilTimeout>
 8005820:	b930      	cbnz	r0, 8005830 <I2C_RequestMemoryRead+0x6c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	fa5f f288 	uxtb.w	r2, r8
 8005828:	629a      	str	r2, [r3, #40]	; 0x28
 800582a:	e7e5      	b.n	80057f8 <I2C_RequestMemoryRead+0x34>
    return HAL_ERROR;
 800582c:	2001      	movs	r0, #1
 800582e:	e7eb      	b.n	8005808 <I2C_RequestMemoryRead+0x44>
      return HAL_ERROR;
 8005830:	2001      	movs	r0, #1
 8005832:	e7e9      	b.n	8005808 <I2C_RequestMemoryRead+0x44>
    return HAL_ERROR;
 8005834:	2001      	movs	r0, #1
 8005836:	e7e7      	b.n	8005808 <I2C_RequestMemoryRead+0x44>
 8005838:	80002000 	.word	0x80002000

0800583c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800583c:	b570      	push	{r4, r5, r6, lr}
 800583e:	4605      	mov	r5, r0
 8005840:	460c      	mov	r4, r1
 8005842:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005844:	682b      	ldr	r3, [r5, #0]
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	f013 0f20 	tst.w	r3, #32
 800584c:	d11a      	bne.n	8005884 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800584e:	4632      	mov	r2, r6
 8005850:	4621      	mov	r1, r4
 8005852:	4628      	mov	r0, r5
 8005854:	f7ff fe95 	bl	8005582 <I2C_IsErrorOccurred>
 8005858:	b9b0      	cbnz	r0, 8005888 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800585a:	f7fe fda1 	bl	80043a0 <HAL_GetTick>
 800585e:	1b80      	subs	r0, r0, r6
 8005860:	42a0      	cmp	r0, r4
 8005862:	d801      	bhi.n	8005868 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8005864:	2c00      	cmp	r4, #0
 8005866:	d1ed      	bne.n	8005844 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005868:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800586a:	f043 0320 	orr.w	r3, r3, #32
 800586e:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005870:	2320      	movs	r3, #32
 8005872:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005876:	2300      	movs	r3, #0
 8005878:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800587c:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8005880:	2001      	movs	r0, #1
}
 8005882:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8005884:	2000      	movs	r0, #0
 8005886:	e7fc      	b.n	8005882 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8005888:	2001      	movs	r0, #1
 800588a:	e7fa      	b.n	8005882 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

0800588c <HAL_I2C_MspInit>:
}
 800588c:	4770      	bx	lr
	...

08005890 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8005890:	2800      	cmp	r0, #0
 8005892:	d057      	beq.n	8005944 <HAL_I2C_Init+0xb4>
{
 8005894:	b510      	push	{r4, lr}
 8005896:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005898:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800589c:	2b00      	cmp	r3, #0
 800589e:	d041      	beq.n	8005924 <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80058a0:	2324      	movs	r3, #36	; 0x24
 80058a2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80058a6:	6822      	ldr	r2, [r4, #0]
 80058a8:	6813      	ldr	r3, [r2, #0]
 80058aa:	f023 0301 	bic.w	r3, r3, #1
 80058ae:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80058b0:	6863      	ldr	r3, [r4, #4]
 80058b2:	6822      	ldr	r2, [r4, #0]
 80058b4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80058b8:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80058ba:	6822      	ldr	r2, [r4, #0]
 80058bc:	6893      	ldr	r3, [r2, #8]
 80058be:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80058c2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058c4:	68e3      	ldr	r3, [r4, #12]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d031      	beq.n	800592e <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80058ca:	68a3      	ldr	r3, [r4, #8]
 80058cc:	6822      	ldr	r2, [r4, #0]
 80058ce:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80058d2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80058d4:	68e3      	ldr	r3, [r4, #12]
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d02f      	beq.n	800593a <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80058da:	6822      	ldr	r2, [r4, #0]
 80058dc:	6851      	ldr	r1, [r2, #4]
 80058de:	4b1a      	ldr	r3, [pc, #104]	; (8005948 <HAL_I2C_Init+0xb8>)
 80058e0:	430b      	orrs	r3, r1
 80058e2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80058e4:	6822      	ldr	r2, [r4, #0]
 80058e6:	68d3      	ldr	r3, [r2, #12]
 80058e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80058ec:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058ee:	6923      	ldr	r3, [r4, #16]
 80058f0:	6962      	ldr	r2, [r4, #20]
 80058f2:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80058f4:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058f6:	6822      	ldr	r2, [r4, #0]
 80058f8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80058fc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80058fe:	69e3      	ldr	r3, [r4, #28]
 8005900:	6a21      	ldr	r1, [r4, #32]
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	430b      	orrs	r3, r1
 8005906:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005908:	6822      	ldr	r2, [r4, #0]
 800590a:	6813      	ldr	r3, [r2, #0]
 800590c:	f043 0301 	orr.w	r3, r3, #1
 8005910:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005912:	2000      	movs	r0, #0
 8005914:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005916:	2320      	movs	r3, #32
 8005918:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800591c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800591e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8005922:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8005924:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8005928:	f7ff ffb0 	bl	800588c <HAL_I2C_MspInit>
 800592c:	e7b8      	b.n	80058a0 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800592e:	68a3      	ldr	r3, [r4, #8]
 8005930:	6822      	ldr	r2, [r4, #0]
 8005932:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005936:	6093      	str	r3, [r2, #8]
 8005938:	e7cc      	b.n	80058d4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800593a:	6823      	ldr	r3, [r4, #0]
 800593c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005940:	605a      	str	r2, [r3, #4]
 8005942:	e7ca      	b.n	80058da <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8005944:	2001      	movs	r0, #1
}
 8005946:	4770      	bx	lr
 8005948:	02008000 	.word	0x02008000

0800594c <HAL_I2C_Mem_Write>:
{
 800594c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005950:	b083      	sub	sp, #12
 8005952:	460d      	mov	r5, r1
 8005954:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8005958:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 800595a:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 800595e:	b2c9      	uxtb	r1, r1
 8005960:	2920      	cmp	r1, #32
 8005962:	f040 80bc 	bne.w	8005ade <HAL_I2C_Mem_Write+0x192>
 8005966:	4604      	mov	r4, r0
 8005968:	4690      	mov	r8, r2
 800596a:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 800596c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800596e:	f1ba 0f00 	cmp.w	sl, #0
 8005972:	bf18      	it	ne
 8005974:	2b00      	cmpne	r3, #0
 8005976:	d016      	beq.n	80059a6 <HAL_I2C_Mem_Write+0x5a>
    __HAL_LOCK(hi2c);
 8005978:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800597c:	2b01      	cmp	r3, #1
 800597e:	f000 80b2 	beq.w	8005ae6 <HAL_I2C_Mem_Write+0x19a>
 8005982:	f04f 0b01 	mov.w	fp, #1
 8005986:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800598a:	f7fe fd09 	bl	80043a0 <HAL_GetTick>
 800598e:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005990:	9000      	str	r0, [sp, #0]
 8005992:	2319      	movs	r3, #25
 8005994:	465a      	mov	r2, fp
 8005996:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800599a:	4620      	mov	r0, r4
 800599c:	f7ff fea8 	bl	80056f0 <I2C_WaitOnFlagUntilTimeout>
 80059a0:	b130      	cbz	r0, 80059b0 <HAL_I2C_Mem_Write+0x64>
      return HAL_ERROR;
 80059a2:	2001      	movs	r0, #1
 80059a4:	e09c      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80059a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059aa:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 80059ac:	2001      	movs	r0, #1
 80059ae:	e097      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80059b0:	2321      	movs	r3, #33	; 0x21
 80059b2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80059b6:	2340      	movs	r3, #64	; 0x40
 80059b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059bc:	2300      	movs	r3, #0
 80059be:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80059c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059c2:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80059c4:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80059c8:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80059ca:	9601      	str	r6, [sp, #4]
 80059cc:	9700      	str	r7, [sp, #0]
 80059ce:	464b      	mov	r3, r9
 80059d0:	4642      	mov	r2, r8
 80059d2:	4629      	mov	r1, r5
 80059d4:	4620      	mov	r0, r4
 80059d6:	f7ff feb7 	bl	8005748 <I2C_RequestMemoryWrite>
 80059da:	b970      	cbnz	r0, 80059fa <HAL_I2C_Mem_Write+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80059de:	b29b      	uxth	r3, r3
 80059e0:	2bff      	cmp	r3, #255	; 0xff
 80059e2:	d90f      	bls.n	8005a04 <HAL_I2C_Mem_Write+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80059e4:	22ff      	movs	r2, #255	; 0xff
 80059e6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80059e8:	2300      	movs	r3, #0
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80059f0:	4629      	mov	r1, r5
 80059f2:	4620      	mov	r0, r4
 80059f4:	f7ff fda7 	bl	8005546 <I2C_TransferConfig>
 80059f8:	e021      	b.n	8005a3e <HAL_I2C_Mem_Write+0xf2>
      __HAL_UNLOCK(hi2c);
 80059fa:	2300      	movs	r3, #0
 80059fc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005a00:	4658      	mov	r0, fp
 8005a02:	e06d      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
      hi2c->XferSize = hi2c->XferCount;
 8005a04:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005a06:	b292      	uxth	r2, r2
 8005a08:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	9300      	str	r3, [sp, #0]
 8005a0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a12:	b2d2      	uxtb	r2, r2
 8005a14:	4629      	mov	r1, r5
 8005a16:	4620      	mov	r0, r4
 8005a18:	f7ff fd95 	bl	8005546 <I2C_TransferConfig>
 8005a1c:	e00f      	b.n	8005a3e <HAL_I2C_Mem_Write+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 8005a1e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005a20:	b292      	uxth	r2, r2
 8005a22:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a24:	2300      	movs	r3, #0
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a2c:	b2d2      	uxtb	r2, r2
 8005a2e:	4629      	mov	r1, r5
 8005a30:	4620      	mov	r0, r4
 8005a32:	f7ff fd88 	bl	8005546 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8005a36:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d033      	beq.n	8005aa6 <HAL_I2C_Mem_Write+0x15a>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a3e:	4632      	mov	r2, r6
 8005a40:	4639      	mov	r1, r7
 8005a42:	4620      	mov	r0, r4
 8005a44:	f7ff fe29 	bl	800569a <I2C_WaitOnTXISFlagUntilTimeout>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	d14e      	bne.n	8005aea <HAL_I2C_Mem_Write+0x19e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a4c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	7812      	ldrb	r2, [r2, #0]
 8005a52:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005a54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a56:	3301      	adds	r3, #1
 8005a58:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005a5a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005a64:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a6c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005a6e:	b292      	uxth	r2, r2
 8005a70:	2a00      	cmp	r2, #0
 8005a72:	d0e0      	beq.n	8005a36 <HAL_I2C_Mem_Write+0xea>
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1de      	bne.n	8005a36 <HAL_I2C_Mem_Write+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a78:	9600      	str	r6, [sp, #0]
 8005a7a:	463b      	mov	r3, r7
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	2180      	movs	r1, #128	; 0x80
 8005a80:	4620      	mov	r0, r4
 8005a82:	f7ff fe35 	bl	80056f0 <I2C_WaitOnFlagUntilTimeout>
 8005a86:	bb90      	cbnz	r0, 8005aee <HAL_I2C_Mem_Write+0x1a2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a88:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	2bff      	cmp	r3, #255	; 0xff
 8005a8e:	d9c6      	bls.n	8005a1e <HAL_I2C_Mem_Write+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a90:	22ff      	movs	r2, #255	; 0xff
 8005a92:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a94:	2300      	movs	r3, #0
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f7ff fd51 	bl	8005546 <I2C_TransferConfig>
 8005aa4:	e7c7      	b.n	8005a36 <HAL_I2C_Mem_Write+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005aa6:	4632      	mov	r2, r6
 8005aa8:	4639      	mov	r1, r7
 8005aaa:	4620      	mov	r0, r4
 8005aac:	f7ff fec6 	bl	800583c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ab0:	b9f8      	cbnz	r0, 8005af2 <HAL_I2C_Mem_Write+0x1a6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ab2:	6823      	ldr	r3, [r4, #0]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005ab8:	6821      	ldr	r1, [r4, #0]
 8005aba:	684b      	ldr	r3, [r1, #4]
 8005abc:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005ac0:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005ac4:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005ac8:	f023 0301 	bic.w	r3, r3, #1
 8005acc:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005ace:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005ad8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005adc:	e000      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
    return HAL_BUSY;
 8005ade:	2002      	movs	r0, #2
}
 8005ae0:	b003      	add	sp, #12
 8005ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8005ae6:	2002      	movs	r0, #2
 8005ae8:	e7fa      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
        return HAL_ERROR;
 8005aea:	2001      	movs	r0, #1
 8005aec:	e7f8      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
          return HAL_ERROR;
 8005aee:	2001      	movs	r0, #1
 8005af0:	e7f6      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
      return HAL_ERROR;
 8005af2:	2001      	movs	r0, #1
 8005af4:	e7f4      	b.n	8005ae0 <HAL_I2C_Mem_Write+0x194>
	...

08005af8 <HAL_I2C_Mem_Read>:
{
 8005af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005afc:	b083      	sub	sp, #12
 8005afe:	460d      	mov	r5, r1
 8005b00:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8005b04:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b06:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005b0a:	b2c9      	uxtb	r1, r1
 8005b0c:	2920      	cmp	r1, #32
 8005b0e:	f040 80bd 	bne.w	8005c8c <HAL_I2C_Mem_Read+0x194>
 8005b12:	4604      	mov	r4, r0
 8005b14:	4690      	mov	r8, r2
 8005b16:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8005b18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b1a:	f1ba 0f00 	cmp.w	sl, #0
 8005b1e:	bf18      	it	ne
 8005b20:	2b00      	cmpne	r3, #0
 8005b22:	d016      	beq.n	8005b52 <HAL_I2C_Mem_Read+0x5a>
    __HAL_LOCK(hi2c);
 8005b24:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	f000 80b3 	beq.w	8005c94 <HAL_I2C_Mem_Read+0x19c>
 8005b2e:	f04f 0b01 	mov.w	fp, #1
 8005b32:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005b36:	f7fe fc33 	bl	80043a0 <HAL_GetTick>
 8005b3a:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b3c:	9000      	str	r0, [sp, #0]
 8005b3e:	2319      	movs	r3, #25
 8005b40:	465a      	mov	r2, fp
 8005b42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b46:	4620      	mov	r0, r4
 8005b48:	f7ff fdd2 	bl	80056f0 <I2C_WaitOnFlagUntilTimeout>
 8005b4c:	b130      	cbz	r0, 8005b5c <HAL_I2C_Mem_Read+0x64>
      return HAL_ERROR;
 8005b4e:	2001      	movs	r0, #1
 8005b50:	e09d      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005b52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b56:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8005b58:	2001      	movs	r0, #1
 8005b5a:	e098      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b5c:	2322      	movs	r3, #34	; 0x22
 8005b5e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b62:	2340      	movs	r3, #64	; 0x40
 8005b64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005b6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b6e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005b70:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005b74:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b76:	9601      	str	r6, [sp, #4]
 8005b78:	9700      	str	r7, [sp, #0]
 8005b7a:	464b      	mov	r3, r9
 8005b7c:	4642      	mov	r2, r8
 8005b7e:	4629      	mov	r1, r5
 8005b80:	4620      	mov	r0, r4
 8005b82:	f7ff fe1f 	bl	80057c4 <I2C_RequestMemoryRead>
 8005b86:	b970      	cbnz	r0, 8005ba6 <HAL_I2C_Mem_Read+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b88:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	2bff      	cmp	r3, #255	; 0xff
 8005b8e:	d90f      	bls.n	8005bb0 <HAL_I2C_Mem_Read+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b90:	22ff      	movs	r2, #255	; 0xff
 8005b92:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b94:	4b43      	ldr	r3, [pc, #268]	; (8005ca4 <HAL_I2C_Mem_Read+0x1ac>)
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005b9c:	4629      	mov	r1, r5
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	f7ff fcd1 	bl	8005546 <I2C_TransferConfig>
 8005ba4:	e021      	b.n	8005bea <HAL_I2C_Mem_Read+0xf2>
      __HAL_UNLOCK(hi2c);
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005bac:	4658      	mov	r0, fp
 8005bae:	e06e      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
      hi2c->XferSize = hi2c->XferCount;
 8005bb0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005bb2:	b292      	uxth	r2, r2
 8005bb4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005bb6:	4b3b      	ldr	r3, [pc, #236]	; (8005ca4 <HAL_I2C_Mem_Read+0x1ac>)
 8005bb8:	9300      	str	r3, [sp, #0]
 8005bba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	4620      	mov	r0, r4
 8005bc4:	f7ff fcbf 	bl	8005546 <I2C_TransferConfig>
 8005bc8:	e00f      	b.n	8005bea <HAL_I2C_Mem_Read+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 8005bca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005bcc:	b292      	uxth	r2, r2
 8005bce:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bd8:	b2d2      	uxtb	r2, r2
 8005bda:	4629      	mov	r1, r5
 8005bdc:	4620      	mov	r0, r4
 8005bde:	f7ff fcb2 	bl	8005546 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8005be2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d034      	beq.n	8005c54 <HAL_I2C_Mem_Read+0x15c>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005bea:	9600      	str	r6, [sp, #0]
 8005bec:	463b      	mov	r3, r7
 8005bee:	2200      	movs	r2, #0
 8005bf0:	2104      	movs	r1, #4
 8005bf2:	4620      	mov	r0, r4
 8005bf4:	f7ff fd7c 	bl	80056f0 <I2C_WaitOnFlagUntilTimeout>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d14d      	bne.n	8005c98 <HAL_I2C_Mem_Read+0x1a0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005bfc:	6823      	ldr	r3, [r4, #0]
 8005bfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c02:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005c04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c06:	3301      	adds	r3, #1
 8005c08:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8005c0a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8005c0c:	3a01      	subs	r2, #1
 8005c0e:	b292      	uxth	r2, r2
 8005c10:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005c12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c1c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d0de      	beq.n	8005be2 <HAL_I2C_Mem_Read+0xea>
 8005c24:	2a00      	cmp	r2, #0
 8005c26:	d1dc      	bne.n	8005be2 <HAL_I2C_Mem_Read+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c28:	9600      	str	r6, [sp, #0]
 8005c2a:	463b      	mov	r3, r7
 8005c2c:	2180      	movs	r1, #128	; 0x80
 8005c2e:	4620      	mov	r0, r4
 8005c30:	f7ff fd5e 	bl	80056f0 <I2C_WaitOnFlagUntilTimeout>
 8005c34:	bb90      	cbnz	r0, 8005c9c <HAL_I2C_Mem_Read+0x1a4>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c36:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	2bff      	cmp	r3, #255	; 0xff
 8005c3c:	d9c5      	bls.n	8005bca <HAL_I2C_Mem_Read+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c3e:	22ff      	movs	r2, #255	; 0xff
 8005c40:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005c42:	2300      	movs	r3, #0
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c4a:	4629      	mov	r1, r5
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f7ff fc7a 	bl	8005546 <I2C_TransferConfig>
 8005c52:	e7c6      	b.n	8005be2 <HAL_I2C_Mem_Read+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c54:	4632      	mov	r2, r6
 8005c56:	4639      	mov	r1, r7
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f7ff fdef 	bl	800583c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c5e:	b9f8      	cbnz	r0, 8005ca0 <HAL_I2C_Mem_Read+0x1a8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c60:	6823      	ldr	r3, [r4, #0]
 8005c62:	2220      	movs	r2, #32
 8005c64:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005c66:	6821      	ldr	r1, [r4, #0]
 8005c68:	684b      	ldr	r3, [r1, #4]
 8005c6a:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005c6e:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005c72:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005c76:	f023 0301 	bic.w	r3, r3, #1
 8005c7a:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005c7c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c80:	2300      	movs	r3, #0
 8005c82:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005c86:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005c8a:	e000      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
    return HAL_BUSY;
 8005c8c:	2002      	movs	r0, #2
}
 8005c8e:	b003      	add	sp, #12
 8005c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8005c94:	2002      	movs	r0, #2
 8005c96:	e7fa      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
        return HAL_ERROR;
 8005c98:	2001      	movs	r0, #1
 8005c9a:	e7f8      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
          return HAL_ERROR;
 8005c9c:	2001      	movs	r0, #1
 8005c9e:	e7f6      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
      return HAL_ERROR;
 8005ca0:	2001      	movs	r0, #1
 8005ca2:	e7f4      	b.n	8005c8e <HAL_I2C_Mem_Read+0x196>
 8005ca4:	80002400 	.word	0x80002400

08005ca8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005ca8:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005caa:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005cae:	b2d2      	uxtb	r2, r2
 8005cb0:	2a20      	cmp	r2, #32
 8005cb2:	d123      	bne.n	8005cfc <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cb4:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8005cb8:	2a01      	cmp	r2, #1
 8005cba:	d021      	beq.n	8005d00 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cc2:	2224      	movs	r2, #36	; 0x24
 8005cc4:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cc8:	6800      	ldr	r0, [r0, #0]
 8005cca:	6802      	ldr	r2, [r0, #0]
 8005ccc:	f022 0201 	bic.w	r2, r2, #1
 8005cd0:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005cd2:	6818      	ldr	r0, [r3, #0]
 8005cd4:	6802      	ldr	r2, [r0, #0]
 8005cd6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cda:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005cdc:	6818      	ldr	r0, [r3, #0]
 8005cde:	6802      	ldr	r2, [r0, #0]
 8005ce0:	4311      	orrs	r1, r2
 8005ce2:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ce4:	6819      	ldr	r1, [r3, #0]
 8005ce6:	680a      	ldr	r2, [r1, #0]
 8005ce8:	f042 0201 	orr.w	r2, r2, #1
 8005cec:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf4:	2000      	movs	r0, #0
 8005cf6:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8005cfa:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8005cfc:	2002      	movs	r0, #2
 8005cfe:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8005d00:	2002      	movs	r0, #2
  }
}
 8005d02:	4770      	bx	lr

08005d04 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d04:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d06:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	2a20      	cmp	r2, #32
 8005d0e:	d121      	bne.n	8005d54 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d10:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8005d14:	2a01      	cmp	r2, #1
 8005d16:	d01f      	beq.n	8005d58 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d1e:	2224      	movs	r2, #36	; 0x24
 8005d20:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d24:	6800      	ldr	r0, [r0, #0]
 8005d26:	6802      	ldr	r2, [r0, #0]
 8005d28:	f022 0201 	bic.w	r2, r2, #1
 8005d2c:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d2e:	6818      	ldr	r0, [r3, #0]
 8005d30:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d32:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d36:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d3a:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d3c:	6819      	ldr	r1, [r3, #0]
 8005d3e:	680a      	ldr	r2, [r1, #0]
 8005d40:	f042 0201 	orr.w	r2, r2, #1
 8005d44:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d46:	2220      	movs	r2, #32
 8005d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 8005d52:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8005d54:	2002      	movs	r0, #2
 8005d56:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8005d58:	2002      	movs	r0, #2
  }
}
 8005d5a:	4770      	bx	lr

08005d5c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005d5c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005d5e:	684d      	ldr	r5, [r1, #4]
 8005d60:	6803      	ldr	r3, [r0, #0]
 8005d62:	68dc      	ldr	r4, [r3, #12]
 8005d64:	f3c4 440b 	ubfx	r4, r4, #16, #12
 8005d68:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005d6a:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
 8005d6e:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005d72:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8005d76:	f404 4470 	and.w	r4, r4, #61440	; 0xf000
 8005d7a:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005d7e:	680b      	ldr	r3, [r1, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005d80:	6804      	ldr	r4, [r0, #0]
 8005d82:	68e6      	ldr	r6, [r4, #12]
 8005d84:	f3c6 460b 	ubfx	r6, r6, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005d88:	4433      	add	r3, r6
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005d8a:	3301      	adds	r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005d8c:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005d90:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005d94:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005d98:	68cd      	ldr	r5, [r1, #12]
 8005d9a:	6803      	ldr	r3, [r0, #0]
 8005d9c:	68dc      	ldr	r4, [r3, #12]
 8005d9e:	f3c4 040a 	ubfx	r4, r4, #0, #11
 8005da2:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005da4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005da8:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8005dac:	f404 4470 	and.w	r4, r4, #61440	; 0xf000
 8005db0:	f8c3 408c 	str.w	r4, [r3, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005db4:	688b      	ldr	r3, [r1, #8]
 8005db6:	6804      	ldr	r4, [r0, #0]
 8005db8:	68e6      	ldr	r6, [r4, #12]
 8005dba:	f3c6 0e0a 	ubfx	lr, r6, #0, #11
 8005dbe:	4473      	add	r3, lr
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8005dc6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8005dca:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005dce:	6803      	ldr	r3, [r0, #0]
 8005dd0:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005dd4:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 8005dd8:	f024 0407 	bic.w	r4, r4, #7
 8005ddc:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005de0:	6803      	ldr	r3, [r0, #0]
 8005de2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005de6:	690c      	ldr	r4, [r1, #16]
 8005de8:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005dec:	f891 e031 	ldrb.w	lr, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005df0:	f891 6032 	ldrb.w	r6, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005df4:	698d      	ldr	r5, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005df6:	6803      	ldr	r3, [r0, #0]
 8005df8:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005dfc:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8005e00:	2400      	movs	r4, #0
 8005e02:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005e06:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 8005e0a:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8005e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8005e12:	6806      	ldr	r6, [r0, #0]
 8005e14:	eb06 1ec2 	add.w	lr, r6, r2, lsl #7
 8005e18:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8005e1c:	f8ce 309c 	str.w	r3, [lr, #156]	; 0x9c
 8005e20:	f10e 0e84 	add.w	lr, lr, #132	; 0x84

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005e24:	6803      	ldr	r3, [r0, #0]
 8005e26:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005e2a:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 8005e2e:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8005e32:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005e36:	6803      	ldr	r3, [r0, #0]
 8005e38:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005e3c:	694d      	ldr	r5, [r1, #20]
 8005e3e:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005e42:	6803      	ldr	r3, [r0, #0]
 8005e44:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005e48:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8005e4c:	4d2d      	ldr	r5, [pc, #180]	; (8005f04 <LTDC_SetConfig+0x1a8>)
 8005e4e:	4035      	ands	r5, r6
 8005e50:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005e54:	6a0d      	ldr	r5, [r1, #32]
 8005e56:	6803      	ldr	r3, [r0, #0]
 8005e58:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005e5c:	69ce      	ldr	r6, [r1, #28]
 8005e5e:	4335      	orrs	r5, r6
 8005e60:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005e64:	6803      	ldr	r3, [r0, #0]
 8005e66:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005e6a:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
 8005e6e:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005e72:	6803      	ldr	r3, [r0, #0]
 8005e74:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8005e78:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8005e7a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005e7e:	690b      	ldr	r3, [r1, #16]
 8005e80:	b183      	cbz	r3, 8005ea4 <LTDC_SetConfig+0x148>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005e82:	3b01      	subs	r3, #1
 8005e84:	2b06      	cmp	r3, #6
 8005e86:	d805      	bhi.n	8005e94 <LTDC_SetConfig+0x138>
 8005e88:	e8df f003 	tbb	[pc, r3]
 8005e8c:	0608063a 	.word	0x0608063a
 8005e90:	0404      	.short	0x0404
 8005e92:	0a          	.byte	0x0a
 8005e93:	00          	.byte	0x00
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005e94:	2501      	movs	r5, #1
 8005e96:	e006      	b.n	8005ea6 <LTDC_SetConfig+0x14a>
 8005e98:	2502      	movs	r5, #2
 8005e9a:	e004      	b.n	8005ea6 <LTDC_SetConfig+0x14a>
 8005e9c:	2502      	movs	r5, #2
 8005e9e:	e002      	b.n	8005ea6 <LTDC_SetConfig+0x14a>
 8005ea0:	2502      	movs	r5, #2
 8005ea2:	e000      	b.n	8005ea6 <LTDC_SetConfig+0x14a>
    tmp = 4U;
 8005ea4:	2504      	movs	r5, #4
  {
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005ea6:	6803      	ldr	r3, [r0, #0]
 8005ea8:	4463      	add	r3, ip
 8005eaa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005eae:	f002 22e0 	and.w	r2, r2, #3758153728	; 0xe000e000
 8005eb2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005eb6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8005eb8:	fb05 f403 	mul.w	r4, r5, r3
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005ebc:	684b      	ldr	r3, [r1, #4]
 8005ebe:	680a      	ldr	r2, [r1, #0]
 8005ec0:	1a9b      	subs	r3, r3, r2
 8005ec2:	fb05 f303 	mul.w	r3, r5, r3
 8005ec6:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005ec8:	6802      	ldr	r2, [r0, #0]
 8005eca:	4462      	add	r2, ip
 8005ecc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005ed0:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005ed4:	6803      	ldr	r3, [r0, #0]
 8005ed6:	4463      	add	r3, ip
 8005ed8:	f8d3 40b4 	ldr.w	r4, [r3, #180]	; 0xb4
 8005edc:	4a0a      	ldr	r2, [pc, #40]	; (8005f08 <LTDC_SetConfig+0x1ac>)
 8005ede:	4022      	ands	r2, r4
 8005ee0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005ee4:	6803      	ldr	r3, [r0, #0]
 8005ee6:	4463      	add	r3, ip
 8005ee8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005eea:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005eee:	6803      	ldr	r3, [r0, #0]
 8005ef0:	4463      	add	r3, ip
 8005ef2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005ef6:	f042 0201 	orr.w	r2, r2, #1
 8005efa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8005efe:	bd70      	pop	{r4, r5, r6, pc}
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005f00:	2503      	movs	r5, #3
 8005f02:	e7d0      	b.n	8005ea6 <LTDC_SetConfig+0x14a>
 8005f04:	fffff8f8 	.word	0xfffff8f8
 8005f08:	fffff800 	.word	0xfffff800

08005f0c <HAL_LTDC_MspInit>:
}
 8005f0c:	4770      	bx	lr
	...

08005f10 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d072      	beq.n	8005ffa <HAL_LTDC_Init+0xea>
{
 8005f14:	b538      	push	{r3, r4, r5, lr}
 8005f16:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005f18:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d067      	beq.n	8005ff0 <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005f20:	2302      	movs	r3, #2
 8005f22:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005f26:	6822      	ldr	r2, [r4, #0]
 8005f28:	6993      	ldr	r3, [r2, #24]
 8005f2a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005f2e:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005f30:	6821      	ldr	r1, [r4, #0]
 8005f32:	698a      	ldr	r2, [r1, #24]
 8005f34:	6863      	ldr	r3, [r4, #4]
 8005f36:	68a0      	ldr	r0, [r4, #8]
 8005f38:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005f3a:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005f3c:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005f3e:	6920      	ldr	r0, [r4, #16]
 8005f40:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005f42:	4313      	orrs	r3, r2
 8005f44:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005f46:	6821      	ldr	r1, [r4, #0]
 8005f48:	688a      	ldr	r2, [r1, #8]
 8005f4a:	4b2d      	ldr	r3, [pc, #180]	; (8006000 <HAL_LTDC_Init+0xf0>)
 8005f4c:	401a      	ands	r2, r3
 8005f4e:	608a      	str	r2, [r1, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005f50:	6820      	ldr	r0, [r4, #0]
 8005f52:	6882      	ldr	r2, [r0, #8]
 8005f54:	69a1      	ldr	r1, [r4, #24]
 8005f56:	6965      	ldr	r5, [r4, #20]
 8005f58:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005f60:	6821      	ldr	r1, [r4, #0]
 8005f62:	68ca      	ldr	r2, [r1, #12]
 8005f64:	401a      	ands	r2, r3
 8005f66:	60ca      	str	r2, [r1, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005f68:	6820      	ldr	r0, [r4, #0]
 8005f6a:	68c2      	ldr	r2, [r0, #12]
 8005f6c:	6a21      	ldr	r1, [r4, #32]
 8005f6e:	69e5      	ldr	r5, [r4, #28]
 8005f70:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8005f74:	430a      	orrs	r2, r1
 8005f76:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005f78:	6821      	ldr	r1, [r4, #0]
 8005f7a:	690a      	ldr	r2, [r1, #16]
 8005f7c:	401a      	ands	r2, r3
 8005f7e:	610a      	str	r2, [r1, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005f80:	6820      	ldr	r0, [r4, #0]
 8005f82:	6902      	ldr	r2, [r0, #16]
 8005f84:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005f86:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005f88:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005f90:	6821      	ldr	r1, [r4, #0]
 8005f92:	694a      	ldr	r2, [r1, #20]
 8005f94:	4013      	ands	r3, r2
 8005f96:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005f98:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005f9a:	6821      	ldr	r1, [r4, #0]
 8005f9c:	694b      	ldr	r3, [r1, #20]
 8005f9e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005fa0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005fa8:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005fac:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8005fb0:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005fb2:	6821      	ldr	r1, [r4, #0]
 8005fb4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005fb6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005fba:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005fbc:	6821      	ldr	r1, [r4, #0]
 8005fbe:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005fc0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005fc4:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8005fc8:	4303      	orrs	r3, r0
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005fce:	6822      	ldr	r2, [r4, #0]
 8005fd0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005fd2:	f043 0306 	orr.w	r3, r3, #6
 8005fd6:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8005fd8:	6822      	ldr	r2, [r4, #0]
 8005fda:	6993      	ldr	r3, [r2, #24]
 8005fdc:	f043 0301 	orr.w	r3, r3, #1
 8005fe0:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005fe2:	2000      	movs	r0, #0
 8005fe4:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 8005fee:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8005ff0:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8005ff4:	f7ff ff8a 	bl	8005f0c <HAL_LTDC_MspInit>
 8005ff8:	e792      	b.n	8005f20 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8005ffa:	2001      	movs	r0, #1
}
 8005ffc:	4770      	bx	lr
 8005ffe:	bf00      	nop
 8006000:	f000f800 	.word	0xf000f800

08006004 <HAL_LTDC_ConfigLayer>:
{
 8006004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 8006006:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 800600a:	2b01      	cmp	r3, #1
 800600c:	d02c      	beq.n	8006068 <HAL_LTDC_ConfigLayer+0x64>
 800600e:	4604      	mov	r4, r0
 8006010:	460d      	mov	r5, r1
 8006012:	4616      	mov	r6, r2
 8006014:	2701      	movs	r7, #1
 8006016:	f880 70a0 	strb.w	r7, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800601a:	2302      	movs	r3, #2
 800601c:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006020:	f04f 0c34 	mov.w	ip, #52	; 0x34
 8006024:	fb0c 0c02 	mla	ip, ip, r2, r0
 8006028:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 800602c:	468e      	mov	lr, r1
 800602e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006032:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006036:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800603a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800603e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8006042:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8006046:	f8de 3000 	ldr.w	r3, [lr]
 800604a:	f8cc 3000 	str.w	r3, [ip]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800604e:	4632      	mov	r2, r6
 8006050:	4629      	mov	r1, r5
 8006052:	4620      	mov	r0, r4
 8006054:	f7ff fe82 	bl	8005d5c <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006058:	6823      	ldr	r3, [r4, #0]
 800605a:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 800605c:	f884 70a1 	strb.w	r7, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8006060:	2000      	movs	r0, #0
 8006062:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
}
 8006066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hltdc);
 8006068:	2002      	movs	r0, #2
 800606a:	e7fc      	b.n	8006066 <HAL_LTDC_ConfigLayer+0x62>

0800606c <HAL_LTDCEx_StructInitFromVideoConfig>:

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 800606c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                            DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 800606e:	b10b      	cbz	r3, 8006074 <HAL_LTDCEx_StructInitFromVideoConfig+0x8>
 8006070:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == \
 8006074:	60c3      	str	r3, [r0, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8006076:	6a0b      	ldr	r3, [r1, #32]
 8006078:	bb0b      	cbnz	r3, 80060be <HAL_LTDCEx_StructInitFromVideoConfig+0x52>
 800607a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800607e:	6083      	str	r3, [r0, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8006080:	69cb      	ldr	r3, [r1, #28]
 8006082:	b9f3      	cbnz	r3, 80060c2 <HAL_LTDCEx_StructInitFromVideoConfig+0x56>
 8006084:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006088:	6043      	str	r3, [r0, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 800608a:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800608c:	3b01      	subs	r3, #1
 800608e:	6183      	str	r3, [r0, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8006090:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006092:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8006094:	4413      	add	r3, r2
 8006096:	3b01      	subs	r3, #1
 8006098:	6203      	str	r3, [r0, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 800609a:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800609c:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 800609e:	4413      	add	r3, r2
                                   VidCfg->VerticalActive - 1U;
 80060a0:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 80060a2:	4413      	add	r3, r2
                                   VidCfg->VerticalActive - 1U;
 80060a4:	3b01      	subs	r3, #1
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 80060a6:	6283      	str	r3, [r0, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 80060a8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80060aa:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 80060ac:	4413      	add	r3, r2
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 80060ae:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 80060b0:	4413      	add	r3, r2
                                   VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 80060b2:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80060b4:	4413      	add	r3, r2
 80060b6:	3b01      	subs	r3, #1
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + \
 80060b8:	6303      	str	r3, [r0, #48]	; 0x30

  return HAL_OK;
}
 80060ba:	2000      	movs	r0, #0
 80060bc:	4770      	bx	lr
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 80060be:	2300      	movs	r3, #0
 80060c0:	e7dd      	b.n	800607e <HAL_LTDCEx_StructInitFromVideoConfig+0x12>
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 80060c2:	2300      	movs	r3, #0
 80060c4:	e7e0      	b.n	8006088 <HAL_LTDCEx_StructInitFromVideoConfig+0x1c>
	...

080060c8 <HAL_PWREx_EnableOverDrive>:
 *         critical tasks and when the system clock source is either HSI or HSE. 
 *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
 *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void) {
 80060c8:	b510      	push	{r4, lr}
 80060ca:	b082      	sub	sp, #8
	uint32_t tickstart = 0;

	__HAL_RCC_PWR_CLK_ENABLE();
 80060cc:	4b1b      	ldr	r3, [pc, #108]	; (800613c <HAL_PWREx_EnableOverDrive+0x74>)
 80060ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060d0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80060d4:	641a      	str	r2, [r3, #64]	; 0x40
 80060d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060dc:	9301      	str	r3, [sp, #4]
 80060de:	9b01      	ldr	r3, [sp, #4]

	/* Enable the Over-drive to extend the clock frequency to 216 MHz */
	__HAL_PWR_OVERDRIVE_ENABLE();
 80060e0:	4a17      	ldr	r2, [pc, #92]	; (8006140 <HAL_PWREx_EnableOverDrive+0x78>)
 80060e2:	6813      	ldr	r3, [r2, #0]
 80060e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060e8:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 80060ea:	f7fe f959 	bl	80043a0 <HAL_GetTick>
 80060ee:	4604      	mov	r4, r0

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY)) {
 80060f0:	4b13      	ldr	r3, [pc, #76]	; (8006140 <HAL_PWREx_EnableOverDrive+0x78>)
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80060f8:	d108      	bne.n	800610c <HAL_PWREx_EnableOverDrive+0x44>
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
 80060fa:	f7fe f951 	bl	80043a0 <HAL_GetTick>
 80060fe:	1b00      	subs	r0, r0, r4
 8006100:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006104:	d9f4      	bls.n	80060f0 <HAL_PWREx_EnableOverDrive+0x28>
			return HAL_TIMEOUT;
 8006106:	2003      	movs	r0, #3
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
			return HAL_TIMEOUT;
		}
	}
	return HAL_OK;
}
 8006108:	b002      	add	sp, #8
 800610a:	bd10      	pop	{r4, pc}
	__HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800610c:	4a0c      	ldr	r2, [pc, #48]	; (8006140 <HAL_PWREx_EnableOverDrive+0x78>)
 800610e:	6813      	ldr	r3, [r2, #0]
 8006110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006114:	6013      	str	r3, [r2, #0]
	tickstart = HAL_GetTick();
 8006116:	f7fe f943 	bl	80043a0 <HAL_GetTick>
 800611a:	4604      	mov	r4, r0
	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY)) {
 800611c:	4b08      	ldr	r3, [pc, #32]	; (8006140 <HAL_PWREx_EnableOverDrive+0x78>)
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006124:	d107      	bne.n	8006136 <HAL_PWREx_EnableOverDrive+0x6e>
		if ((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE) {
 8006126:	f7fe f93b 	bl	80043a0 <HAL_GetTick>
 800612a:	1b00      	subs	r0, r0, r4
 800612c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006130:	d9f4      	bls.n	800611c <HAL_PWREx_EnableOverDrive+0x54>
			return HAL_TIMEOUT;
 8006132:	2003      	movs	r0, #3
 8006134:	e7e8      	b.n	8006108 <HAL_PWREx_EnableOverDrive+0x40>
	return HAL_OK;
 8006136:	2000      	movs	r0, #0
 8006138:	e7e6      	b.n	8006108 <HAL_PWREx_EnableOverDrive+0x40>
 800613a:	bf00      	nop
 800613c:	40023800 	.word	0x40023800
 8006140:	40007000 	.word	0x40007000

08006144 <HAL_RCC_OscConfig>:
	uint32_t tickstart;
	uint32_t pll_config;
	FlagStatus pwrclkchanged = RESET;

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL) {
 8006144:	2800      	cmp	r0, #0
 8006146:	f000 8206 	beq.w	8006556 <HAL_RCC_OscConfig+0x412>
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) {
 800614a:	b570      	push	{r4, r5, r6, lr}
 800614c:	b082      	sub	sp, #8
 800614e:	4604      	mov	r4, r0

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8006150:	6803      	ldr	r3, [r0, #0]
 8006152:	f013 0f01 	tst.w	r3, #1
 8006156:	d029      	beq.n	80061ac <HAL_RCC_OscConfig+0x68>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006158:	4b95      	ldr	r3, [pc, #596]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 030c 	and.w	r3, r3, #12
 8006160:	2b04      	cmp	r3, #4
 8006162:	d01a      	beq.n	800619a <HAL_RCC_OscConfig+0x56>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 8006164:	4b92      	ldr	r3, [pc, #584]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	f003 030c 	and.w	r3, r3, #12
 800616c:	2b08      	cmp	r3, #8
 800616e:	d00f      	beq.n	8006190 <HAL_RCC_OscConfig+0x4c>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
				return HAL_ERROR;
			}
		} else {
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006170:	6863      	ldr	r3, [r4, #4]
 8006172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006176:	d040      	beq.n	80061fa <HAL_RCC_OscConfig+0xb6>
 8006178:	2b00      	cmp	r3, #0
 800617a:	d154      	bne.n	8006226 <HAL_RCC_OscConfig+0xe2>
 800617c:	4b8c      	ldr	r3, [pc, #560]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006184:	601a      	str	r2, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800618c:	601a      	str	r2, [r3, #0]
 800618e:	e039      	b.n	8006204 <HAL_RCC_OscConfig+0xc0>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8006190:	4b87      	ldr	r3, [pc, #540]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8006198:	d0ea      	beq.n	8006170 <HAL_RCC_OscConfig+0x2c>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800619a:	4b85      	ldr	r3, [pc, #532]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80061a2:	d003      	beq.n	80061ac <HAL_RCC_OscConfig+0x68>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 80061a4:	6863      	ldr	r3, [r4, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f000 81d7 	beq.w	800655a <HAL_RCC_OscConfig+0x416>
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 80061ac:	6823      	ldr	r3, [r4, #0]
 80061ae:	f013 0f02 	tst.w	r3, #2
 80061b2:	d074      	beq.n	800629e <HAL_RCC_OscConfig+0x15a>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80061b4:	4b7e      	ldr	r3, [pc, #504]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f013 0f0c 	tst.w	r3, #12
 80061bc:	d05e      	beq.n	800627c <HAL_RCC_OscConfig+0x138>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 80061be:	4b7c      	ldr	r3, [pc, #496]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f003 030c 	and.w	r3, r3, #12
 80061c6:	2b08      	cmp	r3, #8
 80061c8:	d053      	beq.n	8006272 <HAL_RCC_OscConfig+0x12e>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 80061ca:	68e3      	ldr	r3, [r4, #12]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f000 8089 	beq.w	80062e4 <HAL_RCC_OscConfig+0x1a0>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 80061d2:	4a77      	ldr	r2, [pc, #476]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061d4:	6813      	ldr	r3, [r2, #0]
 80061d6:	f043 0301 	orr.w	r3, r3, #1
 80061da:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80061dc:	f7fe f8e0 	bl	80043a0 <HAL_GetTick>
 80061e0:	4605      	mov	r5, r0

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80061e2:	4b73      	ldr	r3, [pc, #460]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f013 0f02 	tst.w	r3, #2
 80061ea:	d172      	bne.n	80062d2 <HAL_RCC_OscConfig+0x18e>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80061ec:	f7fe f8d8 	bl	80043a0 <HAL_GetTick>
 80061f0:	1b40      	subs	r0, r0, r5
 80061f2:	2802      	cmp	r0, #2
 80061f4:	d9f5      	bls.n	80061e2 <HAL_RCC_OscConfig+0x9e>
						return HAL_TIMEOUT;
 80061f6:	2003      	movs	r0, #3
 80061f8:	e1b4      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061fa:	4a6d      	ldr	r2, [pc, #436]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80061fc:	6813      	ldr	r3, [r2, #0]
 80061fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006202:	6013      	str	r3, [r2, #0]
			if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) {
 8006204:	6863      	ldr	r3, [r4, #4]
 8006206:	b32b      	cbz	r3, 8006254 <HAL_RCC_OscConfig+0x110>
				tickstart = HAL_GetTick();
 8006208:	f7fe f8ca 	bl	80043a0 <HAL_GetTick>
 800620c:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800620e:	4b68      	ldr	r3, [pc, #416]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006216:	d1c9      	bne.n	80061ac <HAL_RCC_OscConfig+0x68>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8006218:	f7fe f8c2 	bl	80043a0 <HAL_GetTick>
 800621c:	1b40      	subs	r0, r0, r5
 800621e:	2864      	cmp	r0, #100	; 0x64
 8006220:	d9f5      	bls.n	800620e <HAL_RCC_OscConfig+0xca>
						return HAL_TIMEOUT;
 8006222:	2003      	movs	r0, #3
 8006224:	e19e      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006226:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800622a:	d009      	beq.n	8006240 <HAL_RCC_OscConfig+0xfc>
 800622c:	4b60      	ldr	r3, [pc, #384]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800623c:	601a      	str	r2, [r3, #0]
 800623e:	e7e1      	b.n	8006204 <HAL_RCC_OscConfig+0xc0>
 8006240:	4b5b      	ldr	r3, [pc, #364]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006248:	601a      	str	r2, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006250:	601a      	str	r2, [r3, #0]
 8006252:	e7d7      	b.n	8006204 <HAL_RCC_OscConfig+0xc0>
				tickstart = HAL_GetTick();
 8006254:	f7fe f8a4 	bl	80043a0 <HAL_GetTick>
 8006258:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 800625a:	4b55      	ldr	r3, [pc, #340]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006262:	d0a3      	beq.n	80061ac <HAL_RCC_OscConfig+0x68>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8006264:	f7fe f89c 	bl	80043a0 <HAL_GetTick>
 8006268:	1b40      	subs	r0, r0, r5
 800626a:	2864      	cmp	r0, #100	; 0x64
 800626c:	d9f5      	bls.n	800625a <HAL_RCC_OscConfig+0x116>
						return HAL_TIMEOUT;
 800626e:	2003      	movs	r0, #3
 8006270:	e178      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8006272:	4b4f      	ldr	r3, [pc, #316]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800627a:	d1a6      	bne.n	80061ca <HAL_RCC_OscConfig+0x86>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800627c:	4b4c      	ldr	r3, [pc, #304]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f013 0f02 	tst.w	r3, #2
 8006284:	d003      	beq.n	800628e <HAL_RCC_OscConfig+0x14a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8006286:	68e3      	ldr	r3, [r4, #12]
 8006288:	2b01      	cmp	r3, #1
 800628a:	f040 8168 	bne.w	800655e <HAL_RCC_OscConfig+0x41a>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 800628e:	4a48      	ldr	r2, [pc, #288]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006290:	6813      	ldr	r3, [r2, #0]
 8006292:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006296:	6921      	ldr	r1, [r4, #16]
 8006298:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800629c:	6013      	str	r3, [r2, #0]
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 800629e:	6823      	ldr	r3, [r4, #0]
 80062a0:	f013 0f08 	tst.w	r3, #8
 80062a4:	d046      	beq.n	8006334 <HAL_RCC_OscConfig+0x1f0>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 80062a6:	6963      	ldr	r3, [r4, #20]
 80062a8:	b383      	cbz	r3, 800630c <HAL_RCC_OscConfig+0x1c8>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 80062aa:	4a41      	ldr	r2, [pc, #260]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062ac:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80062ae:	f043 0301 	orr.w	r3, r3, #1
 80062b2:	6753      	str	r3, [r2, #116]	; 0x74

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 80062b4:	f7fe f874 	bl	80043a0 <HAL_GetTick>
 80062b8:	4605      	mov	r5, r0

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 80062ba:	4b3d      	ldr	r3, [pc, #244]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062be:	f013 0f02 	tst.w	r3, #2
 80062c2:	d137      	bne.n	8006334 <HAL_RCC_OscConfig+0x1f0>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 80062c4:	f7fe f86c 	bl	80043a0 <HAL_GetTick>
 80062c8:	1b40      	subs	r0, r0, r5
 80062ca:	2802      	cmp	r0, #2
 80062cc:	d9f5      	bls.n	80062ba <HAL_RCC_OscConfig+0x176>
					return HAL_TIMEOUT;
 80062ce:	2003      	movs	r0, #3
 80062d0:	e148      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80062d2:	4a37      	ldr	r2, [pc, #220]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062d4:	6813      	ldr	r3, [r2, #0]
 80062d6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80062da:	6921      	ldr	r1, [r4, #16]
 80062dc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80062e0:	6013      	str	r3, [r2, #0]
 80062e2:	e7dc      	b.n	800629e <HAL_RCC_OscConfig+0x15a>
				__HAL_RCC_HSI_DISABLE();
 80062e4:	4a32      	ldr	r2, [pc, #200]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062e6:	6813      	ldr	r3, [r2, #0]
 80062e8:	f023 0301 	bic.w	r3, r3, #1
 80062ec:	6013      	str	r3, [r2, #0]
				tickstart = HAL_GetTick();
 80062ee:	f7fe f857 	bl	80043a0 <HAL_GetTick>
 80062f2:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 80062f4:	4b2e      	ldr	r3, [pc, #184]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f013 0f02 	tst.w	r3, #2
 80062fc:	d0cf      	beq.n	800629e <HAL_RCC_OscConfig+0x15a>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80062fe:	f7fe f84f 	bl	80043a0 <HAL_GetTick>
 8006302:	1b40      	subs	r0, r0, r5
 8006304:	2802      	cmp	r0, #2
 8006306:	d9f5      	bls.n	80062f4 <HAL_RCC_OscConfig+0x1b0>
						return HAL_TIMEOUT;
 8006308:	2003      	movs	r0, #3
 800630a:	e12b      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 800630c:	4a28      	ldr	r2, [pc, #160]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800630e:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8006310:	f023 0301 	bic.w	r3, r3, #1
 8006314:	6753      	str	r3, [r2, #116]	; 0x74

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8006316:	f7fe f843 	bl	80043a0 <HAL_GetTick>
 800631a:	4605      	mov	r5, r0

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 800631c:	4b24      	ldr	r3, [pc, #144]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800631e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006320:	f013 0f02 	tst.w	r3, #2
 8006324:	d006      	beq.n	8006334 <HAL_RCC_OscConfig+0x1f0>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8006326:	f7fe f83b 	bl	80043a0 <HAL_GetTick>
 800632a:	1b40      	subs	r0, r0, r5
 800632c:	2802      	cmp	r0, #2
 800632e:	d9f5      	bls.n	800631c <HAL_RCC_OscConfig+0x1d8>
					return HAL_TIMEOUT;
 8006330:	2003      	movs	r0, #3
 8006332:	e117      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	f013 0f04 	tst.w	r3, #4
 800633a:	d07d      	beq.n	8006438 <HAL_RCC_OscConfig+0x2f4>
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Update LSE configuration in Backup Domain control register    */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 800633c:	4b1c      	ldr	r3, [pc, #112]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 800633e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006340:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006344:	d11e      	bne.n	8006384 <HAL_RCC_OscConfig+0x240>
			/* Enable Power Clock*/
			__HAL_RCC_PWR_CLK_ENABLE();
 8006346:	4b1a      	ldr	r3, [pc, #104]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006348:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800634a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800634e:	641a      	str	r2, [r3, #64]	; 0x40
 8006350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006356:	9301      	str	r3, [sp, #4]
 8006358:	9b01      	ldr	r3, [sp, #4]
			pwrclkchanged = SET;
 800635a:	2501      	movs	r5, #1
		}

		if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 800635c:	4b15      	ldr	r3, [pc, #84]	; (80063b4 <HAL_RCC_OscConfig+0x270>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006364:	d010      	beq.n	8006388 <HAL_RCC_OscConfig+0x244>
				}
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006366:	68a3      	ldr	r3, [r4, #8]
 8006368:	2b01      	cmp	r3, #1
 800636a:	d025      	beq.n	80063b8 <HAL_RCC_OscConfig+0x274>
 800636c:	2b00      	cmp	r3, #0
 800636e:	d13b      	bne.n	80063e8 <HAL_RCC_OscConfig+0x2a4>
 8006370:	4b0f      	ldr	r3, [pc, #60]	; (80063b0 <HAL_RCC_OscConfig+0x26c>)
 8006372:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006374:	f022 0201 	bic.w	r2, r2, #1
 8006378:	671a      	str	r2, [r3, #112]	; 0x70
 800637a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800637c:	f022 0204 	bic.w	r2, r2, #4
 8006380:	671a      	str	r2, [r3, #112]	; 0x70
 8006382:	e01e      	b.n	80063c2 <HAL_RCC_OscConfig+0x27e>
	FlagStatus pwrclkchanged = RESET;
 8006384:	2500      	movs	r5, #0
 8006386:	e7e9      	b.n	800635c <HAL_RCC_OscConfig+0x218>
			PWR->CR1 |= PWR_CR1_DBP;
 8006388:	4a0a      	ldr	r2, [pc, #40]	; (80063b4 <HAL_RCC_OscConfig+0x270>)
 800638a:	6813      	ldr	r3, [r2, #0]
 800638c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006390:	6013      	str	r3, [r2, #0]
			tickstart = HAL_GetTick();
 8006392:	f7fe f805 	bl	80043a0 <HAL_GetTick>
 8006396:	4606      	mov	r6, r0
			while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {
 8006398:	4b06      	ldr	r3, [pc, #24]	; (80063b4 <HAL_RCC_OscConfig+0x270>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f413 7f80 	tst.w	r3, #256	; 0x100
 80063a0:	d1e1      	bne.n	8006366 <HAL_RCC_OscConfig+0x222>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 80063a2:	f7fd fffd 	bl	80043a0 <HAL_GetTick>
 80063a6:	1b80      	subs	r0, r0, r6
 80063a8:	2864      	cmp	r0, #100	; 0x64
 80063aa:	d9f5      	bls.n	8006398 <HAL_RCC_OscConfig+0x254>
					return HAL_TIMEOUT;
 80063ac:	2003      	movs	r0, #3
 80063ae:	e0d9      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 80063b0:	40023800 	.word	0x40023800
 80063b4:	40007000 	.word	0x40007000
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063b8:	4a72      	ldr	r2, [pc, #456]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 80063ba:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80063bc:	f043 0301 	orr.w	r3, r3, #1
 80063c0:	6713      	str	r3, [r2, #112]	; 0x70
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 80063c2:	68a3      	ldr	r3, [r4, #8]
 80063c4:	b333      	cbz	r3, 8006414 <HAL_RCC_OscConfig+0x2d0>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 80063c6:	f7fd ffeb 	bl	80043a0 <HAL_GetTick>
 80063ca:	4606      	mov	r6, r0

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 80063cc:	4b6d      	ldr	r3, [pc, #436]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 80063ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063d0:	f013 0f02 	tst.w	r3, #2
 80063d4:	d12f      	bne.n	8006436 <HAL_RCC_OscConfig+0x2f2>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80063d6:	f7fd ffe3 	bl	80043a0 <HAL_GetTick>
 80063da:	1b80      	subs	r0, r0, r6
 80063dc:	f241 3388 	movw	r3, #5000	; 0x1388
 80063e0:	4298      	cmp	r0, r3
 80063e2:	d9f3      	bls.n	80063cc <HAL_RCC_OscConfig+0x288>
					return HAL_TIMEOUT;
 80063e4:	2003      	movs	r0, #3
 80063e6:	e0bd      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063e8:	2b05      	cmp	r3, #5
 80063ea:	d009      	beq.n	8006400 <HAL_RCC_OscConfig+0x2bc>
 80063ec:	4b65      	ldr	r3, [pc, #404]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 80063ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80063f0:	f022 0201 	bic.w	r2, r2, #1
 80063f4:	671a      	str	r2, [r3, #112]	; 0x70
 80063f6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80063f8:	f022 0204 	bic.w	r2, r2, #4
 80063fc:	671a      	str	r2, [r3, #112]	; 0x70
 80063fe:	e7e0      	b.n	80063c2 <HAL_RCC_OscConfig+0x27e>
 8006400:	4b60      	ldr	r3, [pc, #384]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 8006402:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006404:	f042 0204 	orr.w	r2, r2, #4
 8006408:	671a      	str	r2, [r3, #112]	; 0x70
 800640a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800640c:	f042 0201 	orr.w	r2, r2, #1
 8006410:	671a      	str	r2, [r3, #112]	; 0x70
 8006412:	e7d6      	b.n	80063c2 <HAL_RCC_OscConfig+0x27e>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8006414:	f7fd ffc4 	bl	80043a0 <HAL_GetTick>
 8006418:	4606      	mov	r6, r0

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 800641a:	4b5a      	ldr	r3, [pc, #360]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 800641c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800641e:	f013 0f02 	tst.w	r3, #2
 8006422:	d008      	beq.n	8006436 <HAL_RCC_OscConfig+0x2f2>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8006424:	f7fd ffbc 	bl	80043a0 <HAL_GetTick>
 8006428:	1b80      	subs	r0, r0, r6
 800642a:	f241 3388 	movw	r3, #5000	; 0x1388
 800642e:	4298      	cmp	r0, r3
 8006430:	d9f3      	bls.n	800641a <HAL_RCC_OscConfig+0x2d6>
					return HAL_TIMEOUT;
 8006432:	2003      	movs	r0, #3
 8006434:	e096      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
				}
			}
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET) {
 8006436:	b9fd      	cbnz	r5, 8006478 <HAL_RCC_OscConfig+0x334>
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 8006438:	69a3      	ldr	r3, [r4, #24]
 800643a:	2b00      	cmp	r3, #0
 800643c:	f000 8091 	beq.w	8006562 <HAL_RCC_OscConfig+0x41e>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
 8006440:	4a50      	ldr	r2, [pc, #320]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 8006442:	6892      	ldr	r2, [r2, #8]
 8006444:	f002 020c 	and.w	r2, r2, #12
 8006448:	2a08      	cmp	r2, #8
 800644a:	d059      	beq.n	8006500 <HAL_RCC_OscConfig+0x3bc>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 800644c:	2b02      	cmp	r3, #2
 800644e:	d019      	beq.n	8006484 <HAL_RCC_OscConfig+0x340>
						return HAL_TIMEOUT;
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8006450:	4a4c      	ldr	r2, [pc, #304]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 8006452:	6813      	ldr	r3, [r2, #0]
 8006454:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006458:	6013      	str	r3, [r2, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800645a:	f7fd ffa1 	bl	80043a0 <HAL_GetTick>
 800645e:	4604      	mov	r4, r0

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8006460:	4b48      	ldr	r3, [pc, #288]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006468:	d048      	beq.n	80064fc <HAL_RCC_OscConfig+0x3b8>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800646a:	f7fd ff99 	bl	80043a0 <HAL_GetTick>
 800646e:	1b00      	subs	r0, r0, r4
 8006470:	2802      	cmp	r0, #2
 8006472:	d9f5      	bls.n	8006460 <HAL_RCC_OscConfig+0x31c>
						return HAL_TIMEOUT;
 8006474:	2003      	movs	r0, #3
 8006476:	e075      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
			__HAL_RCC_PWR_CLK_DISABLE();
 8006478:	4a42      	ldr	r2, [pc, #264]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 800647a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800647c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006480:	6413      	str	r3, [r2, #64]	; 0x40
 8006482:	e7d9      	b.n	8006438 <HAL_RCC_OscConfig+0x2f4>
				__HAL_RCC_PLL_DISABLE();
 8006484:	4a3f      	ldr	r2, [pc, #252]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 8006486:	6813      	ldr	r3, [r2, #0]
 8006488:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800648c:	6013      	str	r3, [r2, #0]
				tickstart = HAL_GetTick();
 800648e:	f7fd ff87 	bl	80043a0 <HAL_GetTick>
 8006492:	4605      	mov	r5, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8006494:	4b3b      	ldr	r3, [pc, #236]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800649c:	d006      	beq.n	80064ac <HAL_RCC_OscConfig+0x368>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 800649e:	f7fd ff7f 	bl	80043a0 <HAL_GetTick>
 80064a2:	1b40      	subs	r0, r0, r5
 80064a4:	2802      	cmp	r0, #2
 80064a6:	d9f5      	bls.n	8006494 <HAL_RCC_OscConfig+0x350>
						return HAL_TIMEOUT;
 80064a8:	2003      	movs	r0, #3
 80064aa:	e05b      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
				__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064ac:	69e3      	ldr	r3, [r4, #28]
 80064ae:	6a22      	ldr	r2, [r4, #32]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80064b4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80064b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80064ba:	0852      	lsrs	r2, r2, #1
 80064bc:	3a01      	subs	r2, #1
 80064be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80064c4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80064c8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80064ca:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80064ce:	4a2d      	ldr	r2, [pc, #180]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 80064d0:	6053      	str	r3, [r2, #4]
				__HAL_RCC_PLL_ENABLE();
 80064d2:	6813      	ldr	r3, [r2, #0]
 80064d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064d8:	6013      	str	r3, [r2, #0]
				tickstart = HAL_GetTick();
 80064da:	f7fd ff61 	bl	80043a0 <HAL_GetTick>
 80064de:	4604      	mov	r4, r0
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 80064e0:	4b28      	ldr	r3, [pc, #160]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80064e8:	d106      	bne.n	80064f8 <HAL_RCC_OscConfig+0x3b4>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 80064ea:	f7fd ff59 	bl	80043a0 <HAL_GetTick>
 80064ee:	1b00      	subs	r0, r0, r4
 80064f0:	2802      	cmp	r0, #2
 80064f2:	d9f5      	bls.n	80064e0 <HAL_RCC_OscConfig+0x39c>
						return HAL_TIMEOUT;
 80064f4:	2003      	movs	r0, #3
 80064f6:	e035      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
					{
				return HAL_ERROR;
			}
		}
	}
	return HAL_OK;
 80064f8:	2000      	movs	r0, #0
 80064fa:	e033      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 80064fc:	2000      	movs	r0, #0
 80064fe:	e031      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
			pll_config = RCC->PLLCFGR;
 8006500:	4a20      	ldr	r2, [pc, #128]	; (8006584 <HAL_RCC_OscConfig+0x440>)
 8006502:	6852      	ldr	r2, [r2, #4]
			if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006504:	2b01      	cmp	r3, #1
 8006506:	d02f      	beq.n	8006568 <HAL_RCC_OscConfig+0x424>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 8006508:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
							!= RCC_OscInitStruct->PLL.PLLSource)
 800650c:	69e1      	ldr	r1, [r4, #28]
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)
 800650e:	428b      	cmp	r3, r1
 8006510:	d12c      	bne.n	800656c <HAL_RCC_OscConfig+0x428>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 8006512:	f002 033f 	and.w	r3, r2, #63	; 0x3f
							!= RCC_OscInitStruct->PLL.PLLM)
 8006516:	6a21      	ldr	r1, [r4, #32]
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)
 8006518:	428b      	cmp	r3, r1
 800651a:	d129      	bne.n	8006570 <HAL_RCC_OscConfig+0x42c>
							!= (RCC_OscInitStruct->PLL.PLLN
 800651c:	6a61      	ldr	r1, [r4, #36]	; 0x24
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)
 800651e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006522:	4013      	ands	r3, r2
 8006524:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8006528:	d124      	bne.n	8006574 <HAL_RCC_OscConfig+0x430>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)
 800652a:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
							!= ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U)
 800652e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006530:	085b      	lsrs	r3, r3, #1
 8006532:	3b01      	subs	r3, #1
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)
 8006534:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8006538:	d11e      	bne.n	8006578 <HAL_RCC_OscConfig+0x434>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)
 800653a:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
							!= (RCC_OscInitStruct->PLL.PLLQ
 800653e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)
 8006540:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8006544:	d11a      	bne.n	800657c <HAL_RCC_OscConfig+0x438>
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 8006546:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
							!= (RCC_OscInitStruct->PLL.PLLR
 800654a:	6b23      	ldr	r3, [r4, #48]	; 0x30
					|| (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)
 800654c:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 8006550:	d116      	bne.n	8006580 <HAL_RCC_OscConfig+0x43c>
	return HAL_OK;
 8006552:	2000      	movs	r0, #0
 8006554:	e006      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
		return HAL_ERROR;
 8006556:	2001      	movs	r0, #1
}
 8006558:	4770      	bx	lr
				return HAL_ERROR;
 800655a:	2001      	movs	r0, #1
 800655c:	e002      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
				return HAL_ERROR;
 800655e:	2001      	movs	r0, #1
 8006560:	e000      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
	return HAL_OK;
 8006562:	2000      	movs	r0, #0
}
 8006564:	b002      	add	sp, #8
 8006566:	bd70      	pop	{r4, r5, r6, pc}
				return HAL_ERROR;
 8006568:	2001      	movs	r0, #1
 800656a:	e7fb      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 800656c:	2001      	movs	r0, #1
 800656e:	e7f9      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 8006570:	2001      	movs	r0, #1
 8006572:	e7f7      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 8006574:	2001      	movs	r0, #1
 8006576:	e7f5      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 8006578:	2001      	movs	r0, #1
 800657a:	e7f3      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 800657c:	2001      	movs	r0, #1
 800657e:	e7f1      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 8006580:	2001      	movs	r0, #1
 8006582:	e7ef      	b.n	8006564 <HAL_RCC_OscConfig+0x420>
 8006584:	40023800 	.word	0x40023800

08006588 <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *
 *
 * @retval SYSCLK frequency
 */
uint32_t HAL_RCC_GetSysClockFreq(void) {
 8006588:	b508      	push	{r3, lr}
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
	uint32_t sysclockfreq = 0;

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800658a:	4b26      	ldr	r3, [pc, #152]	; (8006624 <HAL_RCC_GetSysClockFreq+0x9c>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 030c 	and.w	r3, r3, #12
 8006592:	2b04      	cmp	r3, #4
 8006594:	d041      	beq.n	800661a <HAL_RCC_GetSysClockFreq+0x92>
 8006596:	2b08      	cmp	r3, #8
 8006598:	d141      	bne.n	800661e <HAL_RCC_GetSysClockFreq+0x96>
	}
	case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800659a:	4b22      	ldr	r3, [pc, #136]	; (8006624 <HAL_RCC_GetSysClockFreq+0x9c>)
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI) {
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80065a8:	d012      	beq.n	80065d0 <HAL_RCC_GetSysClockFreq+0x48>
			/* HSE used as PLL clock source */
			pllvco = (uint32_t) ((((uint64_t) HSE_VALUE
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 80065aa:	4b1e      	ldr	r3, [pc, #120]	; (8006624 <HAL_RCC_GetSysClockFreq+0x9c>)
 80065ac:	6859      	ldr	r1, [r3, #4]
 80065ae:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80065b2:	481d      	ldr	r0, [pc, #116]	; (8006628 <HAL_RCC_GetSysClockFreq+0xa0>)
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 80065b4:	2300      	movs	r3, #0
 80065b6:	fba1 0100 	umull	r0, r1, r1, r0
 80065ba:	f7f9 fe91 	bl	80002e0 <__aeabi_uldivmod>
			pllvco = (uint32_t) ((((uint64_t) HSI_VALUE
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
		}
		pllp =
				((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos)
 80065be:	4b19      	ldr	r3, [pc, #100]	; (8006624 <HAL_RCC_GetSysClockFreq+0x9c>)
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f3c3 4301 	ubfx	r3, r3, #16, #2
						+ 1) * 2);
 80065c6:	3301      	adds	r3, #1
		pllp =
 80065c8:	005b      	lsls	r3, r3, #1

		sysclockfreq = pllvco / pllp;
 80065ca:	fbb0 f0f3 	udiv	r0, r0, r3
		break;
 80065ce:	e027      	b.n	8006620 <HAL_RCC_GetSysClockFreq+0x98>
					* ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 80065d0:	4b14      	ldr	r3, [pc, #80]	; (8006624 <HAL_RCC_GetSysClockFreq+0x9c>)
 80065d2:	6858      	ldr	r0, [r3, #4]
 80065d4:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80065d8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80065dc:	ebbc 0c00 	subs.w	ip, ip, r0
 80065e0:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80065e4:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80065e8:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80065ec:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80065f0:	ebb1 010c 	subs.w	r1, r1, ip
 80065f4:	eb63 030e 	sbc.w	r3, r3, lr
 80065f8:	00db      	lsls	r3, r3, #3
 80065fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065fe:	00c9      	lsls	r1, r1, #3
 8006600:	eb11 0c00 	adds.w	ip, r1, r0
 8006604:	f143 0300 	adc.w	r3, r3, #0
 8006608:	0299      	lsls	r1, r3, #10
							>> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t) pllm);
 800660a:	2300      	movs	r3, #0
 800660c:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8006610:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8006614:	f7f9 fe64 	bl	80002e0 <__aeabi_uldivmod>
 8006618:	e7d1      	b.n	80065be <HAL_RCC_GetSysClockFreq+0x36>
		sysclockfreq = HSE_VALUE;
 800661a:	4803      	ldr	r0, [pc, #12]	; (8006628 <HAL_RCC_GetSysClockFreq+0xa0>)
 800661c:	e000      	b.n	8006620 <HAL_RCC_GetSysClockFreq+0x98>
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800661e:	4803      	ldr	r0, [pc, #12]	; (800662c <HAL_RCC_GetSysClockFreq+0xa4>)
		sysclockfreq = HSI_VALUE;
		break;
	}
	}
	return sysclockfreq;
}
 8006620:	bd08      	pop	{r3, pc}
 8006622:	bf00      	nop
 8006624:	40023800 	.word	0x40023800
 8006628:	017d7840 	.word	0x017d7840
 800662c:	00f42400 	.word	0x00f42400

08006630 <HAL_RCC_ClockConfig>:
	if (RCC_ClkInitStruct == NULL) {
 8006630:	2800      	cmp	r0, #0
 8006632:	f000 80a0 	beq.w	8006776 <HAL_RCC_ClockConfig+0x146>
		uint32_t FLatency) {
 8006636:	b570      	push	{r4, r5, r6, lr}
 8006638:	460d      	mov	r5, r1
 800663a:	4604      	mov	r4, r0
	if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 800663c:	4b52      	ldr	r3, [pc, #328]	; (8006788 <HAL_RCC_ClockConfig+0x158>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 030f 	and.w	r3, r3, #15
 8006644:	428b      	cmp	r3, r1
 8006646:	d20b      	bcs.n	8006660 <HAL_RCC_ClockConfig+0x30>
		__HAL_FLASH_SET_LATENCY(FLatency);
 8006648:	4a4f      	ldr	r2, [pc, #316]	; (8006788 <HAL_RCC_ClockConfig+0x158>)
 800664a:	6813      	ldr	r3, [r2, #0]
 800664c:	f023 030f 	bic.w	r3, r3, #15
 8006650:	430b      	orrs	r3, r1
 8006652:	6013      	str	r3, [r2, #0]
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8006654:	6813      	ldr	r3, [r2, #0]
 8006656:	f003 030f 	and.w	r3, r3, #15
 800665a:	428b      	cmp	r3, r1
 800665c:	f040 808d 	bne.w	800677a <HAL_RCC_ClockConfig+0x14a>
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	f013 0f02 	tst.w	r3, #2
 8006666:	d017      	beq.n	8006698 <HAL_RCC_ClockConfig+0x68>
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 8006668:	f013 0f04 	tst.w	r3, #4
 800666c:	d004      	beq.n	8006678 <HAL_RCC_ClockConfig+0x48>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800666e:	4a47      	ldr	r2, [pc, #284]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 8006670:	6893      	ldr	r3, [r2, #8]
 8006672:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006676:	6093      	str	r3, [r2, #8]
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	f013 0f08 	tst.w	r3, #8
 800667e:	d004      	beq.n	800668a <HAL_RCC_ClockConfig+0x5a>
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006680:	4a42      	ldr	r2, [pc, #264]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 8006682:	6893      	ldr	r3, [r2, #8]
 8006684:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006688:	6093      	str	r3, [r2, #8]
		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800668a:	4a40      	ldr	r2, [pc, #256]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 800668c:	6893      	ldr	r3, [r2, #8]
 800668e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006692:	68a1      	ldr	r1, [r4, #8]
 8006694:	430b      	orrs	r3, r1
 8006696:	6093      	str	r3, [r2, #8]
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8006698:	6823      	ldr	r3, [r4, #0]
 800669a:	f013 0f01 	tst.w	r3, #1
 800669e:	d031      	beq.n	8006704 <HAL_RCC_ClockConfig+0xd4>
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 80066a0:	6863      	ldr	r3, [r4, #4]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d020      	beq.n	80066e8 <HAL_RCC_ClockConfig+0xb8>
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) {
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d025      	beq.n	80066f6 <HAL_RCC_ClockConfig+0xc6>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80066aa:	4a38      	ldr	r2, [pc, #224]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 80066ac:	6812      	ldr	r2, [r2, #0]
 80066ae:	f012 0f02 	tst.w	r2, #2
 80066b2:	d064      	beq.n	800677e <HAL_RCC_ClockConfig+0x14e>
		__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066b4:	4935      	ldr	r1, [pc, #212]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 80066b6:	688a      	ldr	r2, [r1, #8]
 80066b8:	f022 0203 	bic.w	r2, r2, #3
 80066bc:	4313      	orrs	r3, r2
 80066be:	608b      	str	r3, [r1, #8]
		tickstart = HAL_GetTick();
 80066c0:	f7fd fe6e 	bl	80043a0 <HAL_GetTick>
 80066c4:	4606      	mov	r6, r0
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 80066c6:	4b31      	ldr	r3, [pc, #196]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f003 030c 	and.w	r3, r3, #12
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 80066ce:	6862      	ldr	r2, [r4, #4]
 80066d0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80066d4:	d016      	beq.n	8006704 <HAL_RCC_ClockConfig+0xd4>
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 80066d6:	f7fd fe63 	bl	80043a0 <HAL_GetTick>
 80066da:	1b80      	subs	r0, r0, r6
 80066dc:	f241 3388 	movw	r3, #5000	; 0x1388
 80066e0:	4298      	cmp	r0, r3
 80066e2:	d9f0      	bls.n	80066c6 <HAL_RCC_ClockConfig+0x96>
				return HAL_TIMEOUT;
 80066e4:	2003      	movs	r0, #3
 80066e6:	e045      	b.n	8006774 <HAL_RCC_ClockConfig+0x144>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 80066e8:	4a28      	ldr	r2, [pc, #160]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 80066ea:	6812      	ldr	r2, [r2, #0]
 80066ec:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80066f0:	d1e0      	bne.n	80066b4 <HAL_RCC_ClockConfig+0x84>
				return HAL_ERROR;
 80066f2:	2001      	movs	r0, #1
 80066f4:	e03e      	b.n	8006774 <HAL_RCC_ClockConfig+0x144>
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 80066f6:	4a25      	ldr	r2, [pc, #148]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 80066f8:	6812      	ldr	r2, [r2, #0]
 80066fa:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80066fe:	d1d9      	bne.n	80066b4 <HAL_RCC_ClockConfig+0x84>
				return HAL_ERROR;
 8006700:	2001      	movs	r0, #1
 8006702:	e037      	b.n	8006774 <HAL_RCC_ClockConfig+0x144>
	if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 8006704:	4b20      	ldr	r3, [pc, #128]	; (8006788 <HAL_RCC_ClockConfig+0x158>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 030f 	and.w	r3, r3, #15
 800670c:	42ab      	cmp	r3, r5
 800670e:	d90a      	bls.n	8006726 <HAL_RCC_ClockConfig+0xf6>
		__HAL_FLASH_SET_LATENCY(FLatency);
 8006710:	4a1d      	ldr	r2, [pc, #116]	; (8006788 <HAL_RCC_ClockConfig+0x158>)
 8006712:	6813      	ldr	r3, [r2, #0]
 8006714:	f023 030f 	bic.w	r3, r3, #15
 8006718:	432b      	orrs	r3, r5
 800671a:	6013      	str	r3, [r2, #0]
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 800671c:	6813      	ldr	r3, [r2, #0]
 800671e:	f003 030f 	and.w	r3, r3, #15
 8006722:	42ab      	cmp	r3, r5
 8006724:	d12d      	bne.n	8006782 <HAL_RCC_ClockConfig+0x152>
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 8006726:	6823      	ldr	r3, [r4, #0]
 8006728:	f013 0f04 	tst.w	r3, #4
 800672c:	d006      	beq.n	800673c <HAL_RCC_ClockConfig+0x10c>
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 800672e:	4a17      	ldr	r2, [pc, #92]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 8006730:	6893      	ldr	r3, [r2, #8]
 8006732:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8006736:	68e1      	ldr	r1, [r4, #12]
 8006738:	430b      	orrs	r3, r1
 800673a:	6093      	str	r3, [r2, #8]
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 800673c:	6823      	ldr	r3, [r4, #0]
 800673e:	f013 0f08 	tst.w	r3, #8
 8006742:	d007      	beq.n	8006754 <HAL_RCC_ClockConfig+0x124>
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 8006744:	4a11      	ldr	r2, [pc, #68]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 8006746:	6893      	ldr	r3, [r2, #8]
 8006748:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800674c:	6921      	ldr	r1, [r4, #16]
 800674e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006752:	6093      	str	r3, [r2, #8]
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8006754:	f7ff ff18 	bl	8006588 <HAL_RCC_GetSysClockFreq>
			>> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006758:	4b0c      	ldr	r3, [pc, #48]	; (800678c <HAL_RCC_ClockConfig+0x15c>)
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006760:	4a0b      	ldr	r2, [pc, #44]	; (8006790 <HAL_RCC_ClockConfig+0x160>)
 8006762:	5cd3      	ldrb	r3, [r2, r3]
 8006764:	40d8      	lsrs	r0, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8006766:	4b0b      	ldr	r3, [pc, #44]	; (8006794 <HAL_RCC_ClockConfig+0x164>)
 8006768:	6018      	str	r0, [r3, #0]
	HAL_InitTick(uwTickPrio);
 800676a:	4b0b      	ldr	r3, [pc, #44]	; (8006798 <HAL_RCC_ClockConfig+0x168>)
 800676c:	6818      	ldr	r0, [r3, #0]
 800676e:	f7fd fce9 	bl	8004144 <HAL_InitTick>
	return HAL_OK;
 8006772:	2000      	movs	r0, #0
}
 8006774:	bd70      	pop	{r4, r5, r6, pc}
		return HAL_ERROR;
 8006776:	2001      	movs	r0, #1
}
 8006778:	4770      	bx	lr
			return HAL_ERROR;
 800677a:	2001      	movs	r0, #1
 800677c:	e7fa      	b.n	8006774 <HAL_RCC_ClockConfig+0x144>
				return HAL_ERROR;
 800677e:	2001      	movs	r0, #1
 8006780:	e7f8      	b.n	8006774 <HAL_RCC_ClockConfig+0x144>
			return HAL_ERROR;
 8006782:	2001      	movs	r0, #1
 8006784:	e7f6      	b.n	8006774 <HAL_RCC_ClockConfig+0x144>
 8006786:	bf00      	nop
 8006788:	40023c00 	.word	0x40023c00
 800678c:	40023800 	.word	0x40023800
 8006790:	0800b658 	.word	0x0800b658
 8006794:	200000a8 	.word	0x200000a8
 8006798:	200000b0 	.word	0x200000b0

0800679c <HAL_RCC_GetHCLKFreq>:
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
	return SystemCoreClock;
}
 800679c:	4b01      	ldr	r3, [pc, #4]	; (80067a4 <HAL_RCC_GetHCLKFreq+0x8>)
 800679e:	6818      	ldr	r0, [r3, #0]
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	200000a8 	.word	0x200000a8

080067a8 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 80067a8:	b508      	push	{r3, lr}
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 80067aa:	f7ff fff7 	bl	800679c <HAL_RCC_GetHCLKFreq>
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80067ae:	4b04      	ldr	r3, [pc, #16]	; (80067c0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80067b6:	4a03      	ldr	r2, [pc, #12]	; (80067c4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80067b8:	5cd3      	ldrb	r3, [r2, r3]
}
 80067ba:	40d8      	lsrs	r0, r3
 80067bc:	bd08      	pop	{r3, pc}
 80067be:	bf00      	nop
 80067c0:	40023800 	.word	0x40023800
 80067c4:	0800b668 	.word	0x0800b668

080067c8 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 80067c8:	b508      	push	{r3, lr}
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 80067ca:	f7ff ffe7 	bl	800679c <HAL_RCC_GetHCLKFreq>
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80067ce:	4b04      	ldr	r3, [pc, #16]	; (80067e0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80067d6:	4a03      	ldr	r2, [pc, #12]	; (80067e4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80067d8:	5cd3      	ldrb	r3, [r2, r3]
}
 80067da:	40d8      	lsrs	r0, r3
 80067dc:	bd08      	pop	{r3, pc}
 80067de:	bf00      	nop
 80067e0:	40023800 	.word	0x40023800
 80067e4:	0800b668 	.word	0x0800b668

080067e8 <HAL_RCC_GetClockConfig>:
 * @retval None
 */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t *pFLatency) {
	/* Set all possible values for the Clock type parameter --------------------*/
	RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 80067e8:	230f      	movs	r3, #15
 80067ea:	6003      	str	r3, [r0, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

	/* Get the SYSCLK configuration --------------------------------------------*/
	RCC_ClkInitStruct->SYSCLKSource = (uint32_t) (RCC->CFGR & RCC_CFGR_SW);
 80067ec:	4b0b      	ldr	r3, [pc, #44]	; (800681c <HAL_RCC_GetClockConfig+0x34>)
 80067ee:	689a      	ldr	r2, [r3, #8]
 80067f0:	f002 0203 	and.w	r2, r2, #3
 80067f4:	6042      	str	r2, [r0, #4]

	/* Get the HCLK configuration ----------------------------------------------*/
	RCC_ClkInitStruct->AHBCLKDivider = (uint32_t) (RCC->CFGR & RCC_CFGR_HPRE);
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80067fc:	6082      	str	r2, [r0, #8]

	/* Get the APB1 configuration ----------------------------------------------*/
	RCC_ClkInitStruct->APB1CLKDivider = (uint32_t) (RCC->CFGR & RCC_CFGR_PPRE1);
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8006804:	60c2      	str	r2, [r0, #12]

	/* Get the APB2 configuration ----------------------------------------------*/
	RCC_ClkInitStruct->APB2CLKDivider = (uint32_t) ((RCC->CFGR & RCC_CFGR_PPRE2)
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	08db      	lsrs	r3, r3, #3
 800680a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800680e:	6103      	str	r3, [r0, #16]
			>> 3);

	/* Get the Flash Wait State (Latency) configuration ------------------------*/
	*pFLatency = (uint32_t) (FLASH->ACR & FLASH_ACR_LATENCY);
 8006810:	4b03      	ldr	r3, [pc, #12]	; (8006820 <HAL_RCC_GetClockConfig+0x38>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 030f 	and.w	r3, r3, #15
 8006818:	600b      	str	r3, [r1, #0]
}
 800681a:	4770      	bx	lr
 800681c:	40023800 	.word	0x40023800
 8006820:	40023c00 	.word	0x40023c00

08006824 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006826:	b083      	sub	sp, #12
 8006828:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800682a:	6806      	ldr	r6, [r0, #0]
 800682c:	f016 0601 	ands.w	r6, r6, #1
 8006830:	d00d      	beq.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006832:	4bb5      	ldr	r3, [pc, #724]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006834:	689a      	ldr	r2, [r3, #8]
 8006836:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800683a:	609a      	str	r2, [r3, #8]
 800683c:	689a      	ldr	r2, [r3, #8]
 800683e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006840:	430a      	orrs	r2, r1
 8006842:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006844:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006846:	2b00      	cmp	r3, #0
 8006848:	f000 8167 	beq.w	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  uint32_t plli2sused = 0;
 800684c:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800684e:	6825      	ldr	r5, [r4, #0]
 8006850:	f415 2500 	ands.w	r5, r5, #524288	; 0x80000
 8006854:	d011      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006856:	4aac      	ldr	r2, [pc, #688]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006858:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800685c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006860:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006862:	430b      	orrs	r3, r1
 8006864:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006868:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800686a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800686e:	f000 8156 	beq.w	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 8155 	beq.w	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  uint32_t pllsaiused = 0;
 8006878:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006880:	d00f      	beq.n	80068a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006882:	4aa1      	ldr	r2, [pc, #644]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006884:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006888:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800688c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800688e:	430b      	orrs	r3, r1
 8006890:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006894:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006896:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800689a:	f000 8144 	beq.w	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x302>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800689e:	b903      	cbnz	r3, 80068a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      pllsaiused = 1;
 80068a0:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068a2:	6823      	ldr	r3, [r4, #0]
 80068a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80068a8:	d000      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
      plli2sused = 1;
 80068aa:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80068ac:	f013 0f20 	tst.w	r3, #32
 80068b0:	f040 813b 	bne.w	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x306>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80068b4:	6823      	ldr	r3, [r4, #0]
 80068b6:	f013 0f10 	tst.w	r3, #16
 80068ba:	d00c      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80068bc:	4b92      	ldr	r3, [pc, #584]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80068be:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80068c2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80068c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80068ca:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80068ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80068d0:	430a      	orrs	r2, r1
 80068d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068d6:	6823      	ldr	r3, [r4, #0]
 80068d8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80068dc:	d008      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068de:	4a8a      	ldr	r2, [pc, #552]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80068e0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80068e4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80068e8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80068ea:	430b      	orrs	r3, r1
 80068ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80068f0:	6823      	ldr	r3, [r4, #0]
 80068f2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80068f6:	d008      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80068f8:	4a83      	ldr	r2, [pc, #524]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80068fa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80068fe:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8006902:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8006904:	430b      	orrs	r3, r1
 8006906:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006910:	d008      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006912:	4a7d      	ldr	r2, [pc, #500]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006914:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006918:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800691c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800691e:	430b      	orrs	r3, r1
 8006920:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800692a:	d008      	beq.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800692c:	4a76      	ldr	r2, [pc, #472]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800692e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006932:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006936:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8006938:	430b      	orrs	r3, r1
 800693a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006944:	d008      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006946:	4a70      	ldr	r2, [pc, #448]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006948:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800694c:	f023 0303 	bic.w	r3, r3, #3
 8006950:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006952:	430b      	orrs	r3, r1
 8006954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800695e:	d008      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006960:	4a69      	ldr	r2, [pc, #420]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006962:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006966:	f023 030c 	bic.w	r3, r3, #12
 800696a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800696c:	430b      	orrs	r3, r1
 800696e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006972:	6823      	ldr	r3, [r4, #0]
 8006974:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006978:	d008      	beq.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800697a:	4a63      	ldr	r2, [pc, #396]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800697c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006980:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006984:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006986:	430b      	orrs	r3, r1
 8006988:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006992:	d008      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006994:	4a5c      	ldr	r2, [pc, #368]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006996:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800699a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800699e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80069a0:	430b      	orrs	r3, r1
 80069a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80069ac:	d008      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80069ae:	4a56      	ldr	r2, [pc, #344]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80069b0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80069b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069b8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80069ba:	430b      	orrs	r3, r1
 80069bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80069c6:	d008      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80069c8:	4a4f      	ldr	r2, [pc, #316]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80069ca:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80069ce:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80069d2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80069d4:	430b      	orrs	r3, r1
 80069d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80069e0:	d008      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80069e2:	4a49      	ldr	r2, [pc, #292]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80069e4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80069e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80069ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80069ee:	430b      	orrs	r3, r1
 80069f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80069fa:	d008      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80069fc:	4a42      	ldr	r2, [pc, #264]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80069fe:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006a02:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006a06:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8006a08:	430b      	orrs	r3, r1
 8006a0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8006a14:	d008      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006a16:	4a3c      	ldr	r2, [pc, #240]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006a18:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006a1c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006a20:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8006a22:	430b      	orrs	r3, r1
 8006a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006a28:	6823      	ldr	r3, [r4, #0]
 8006a2a:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8006a2e:	d00d      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006a30:	4a35      	ldr	r2, [pc, #212]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006a32:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006a36:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8006a3a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8006a3c:	430b      	orrs	r3, r1
 8006a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006a42:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8006a44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a48:	f000 80d5 	beq.w	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006a4c:	6823      	ldr	r3, [r4, #0]
 8006a4e:	f013 0f08 	tst.w	r3, #8
 8006a52:	d000      	beq.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    pllsaiused = 1;
 8006a54:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006a56:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8006a5a:	d008      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a5c:	4a2a      	ldr	r2, [pc, #168]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006a5e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006a62:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8006a66:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8006a68:	430b      	orrs	r3, r1
 8006a6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006a6e:	6823      	ldr	r3, [r4, #0]
 8006a70:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8006a74:	d009      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006a76:	4a24      	ldr	r2, [pc, #144]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006a78:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006a7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a80:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8006a84:	430b      	orrs	r3, r1
 8006a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8006a90:	d009      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x282>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006a92:	4a1d      	ldr	r2, [pc, #116]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006a94:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006a98:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006a9c:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8006aa0:	430b      	orrs	r3, r1
 8006aa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006aa6:	6823      	ldr	r3, [r4, #0]
 8006aa8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8006aac:	d009      	beq.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006aae:	4a16      	ldr	r2, [pc, #88]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006ab0:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006ab4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006ab8:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8006abc:	430b      	orrs	r3, r1
 8006abe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006ac8:	d009      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006aca:	4a0f      	ldr	r2, [pc, #60]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006acc:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006ad0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006ad4:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8006ad8:	430b      	orrs	r3, r1
 8006ada:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006ade:	b926      	cbnz	r6, 8006aea <HAL_RCCEx_PeriphCLKConfig+0x2c6>
 8006ae0:	6823      	ldr	r3, [r4, #0]
 8006ae2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006ae6:	f000 8106 	beq.w	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006aea:	4a07      	ldr	r2, [pc, #28]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006aec:	6813      	ldr	r3, [r2, #0]
 8006aee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006af2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006af4:	f7fd fc54 	bl	80043a0 <HAL_GetTick>
 8006af8:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006afa:	4b03      	ldr	r3, [pc, #12]	; (8006b08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8006b02:	d07a      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
 8006b04:	e002      	b.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8006b06:	bf00      	nop
 8006b08:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006b0c:	f7fd fc48 	bl	80043a0 <HAL_GetTick>
 8006b10:	1b80      	subs	r0, r0, r6
 8006b12:	2864      	cmp	r0, #100	; 0x64
 8006b14:	d9f1      	bls.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b16:	2003      	movs	r0, #3
 8006b18:	e0f0      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
      plli2sused = 1;
 8006b1a:	2601      	movs	r6, #1
 8006b1c:	e697      	b.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 8006b1e:	2601      	movs	r6, #1
 8006b20:	e6a7      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      pllsaiused = 1;
 8006b22:	2501      	movs	r5, #1
 8006b24:	e6a9      	b.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x56>
      plli2sused = 1;
 8006b26:	2601      	movs	r6, #1
 8006b28:	e6b9      	b.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b2a:	4b7f      	ldr	r3, [pc, #508]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006b2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b2e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006b32:	641a      	str	r2, [r3, #64]	; 0x40
 8006b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b3a:	9301      	str	r3, [sp, #4]
 8006b3c:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8006b3e:	4a7b      	ldr	r2, [pc, #492]	; (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x508>)
 8006b40:	6813      	ldr	r3, [r2, #0]
 8006b42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b46:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006b48:	f7fd fc2a 	bl	80043a0 <HAL_GetTick>
 8006b4c:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006b4e:	4b77      	ldr	r3, [pc, #476]	; (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x508>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006b56:	d106      	bne.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x342>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b58:	f7fd fc22 	bl	80043a0 <HAL_GetTick>
 8006b5c:	1bc0      	subs	r0, r0, r7
 8006b5e:	2864      	cmp	r0, #100	; 0x64
 8006b60:	d9f5      	bls.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x32a>
        return HAL_TIMEOUT;
 8006b62:	2003      	movs	r0, #3
 8006b64:	e0ca      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b66:	4b70      	ldr	r3, [pc, #448]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b6a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8006b6e:	d015      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x378>
 8006b70:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006b72:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d010      	beq.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x378>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b7a:	4b6b      	ldr	r3, [pc, #428]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006b7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006b7e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b82:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8006b84:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8006b88:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b8a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8006b8c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8006b90:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8006b92:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b96:	f013 0f01 	tst.w	r3, #1
 8006b9a:	d112      	bne.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006b9e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006ba2:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8006ba6:	d01d      	beq.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8006ba8:	4a5f      	ldr	r2, [pc, #380]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006baa:	6893      	ldr	r3, [r2, #8]
 8006bac:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006bb0:	6093      	str	r3, [r2, #8]
 8006bb2:	495d      	ldr	r1, [pc, #372]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006bb4:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8006bb6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006bb8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	670b      	str	r3, [r1, #112]	; 0x70
 8006bc0:	e678      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 8006bc2:	f7fd fbed 	bl	80043a0 <HAL_GetTick>
 8006bc6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bc8:	4b57      	ldr	r3, [pc, #348]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bcc:	f013 0f02 	tst.w	r3, #2
 8006bd0:	d1e4      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x378>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bd2:	f7fd fbe5 	bl	80043a0 <HAL_GetTick>
 8006bd6:	1bc0      	subs	r0, r0, r7
 8006bd8:	f241 3388 	movw	r3, #5000	; 0x1388
 8006bdc:	4298      	cmp	r0, r3
 8006bde:	d9f3      	bls.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
            return HAL_TIMEOUT;
 8006be0:	2003      	movs	r0, #3
 8006be2:	e08b      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006be4:	4850      	ldr	r0, [pc, #320]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006be6:	6882      	ldr	r2, [r0, #8]
 8006be8:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8006bec:	4950      	ldr	r1, [pc, #320]	; (8006d30 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006bee:	4019      	ands	r1, r3
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	6082      	str	r2, [r0, #8]
 8006bf4:	e7dd      	b.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
      pllsaiused = 1;
 8006bf6:	2501      	movs	r5, #1
 8006bf8:	e728      	b.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x228>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006bfa:	6823      	ldr	r3, [r4, #0]
 8006bfc:	f013 0f01 	tst.w	r3, #1
 8006c00:	d013      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006c02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c04:	b98b      	cbnz	r3, 8006c2a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006c06:	4a48      	ldr	r2, [pc, #288]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006c08:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006c0c:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c10:	6860      	ldr	r0, [r4, #4]
 8006c12:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006c16:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8006c1a:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8006c1e:	430b      	orrs	r3, r1
 8006c20:	68a1      	ldr	r1, [r4, #8]
 8006c22:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8006c26:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8006c30:	d003      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006c32:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006c34:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8006c38:	d006      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8006c3a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006c3e:	d01e      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x45a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006c40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c46:	d11a      	bne.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x45a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006c48:	4a37      	ldr	r2, [pc, #220]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006c4a:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c4e:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006c52:	6860      	ldr	r0, [r4, #4]
 8006c54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006c58:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8006c5c:	68e0      	ldr	r0, [r4, #12]
 8006c5e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006c62:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8006c66:	430b      	orrs	r3, r1
 8006c68:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006c6c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006c70:	f023 031f 	bic.w	r3, r3, #31
 8006c74:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006c76:	3901      	subs	r1, #1
 8006c78:	430b      	orrs	r3, r1
 8006c7a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006c7e:	6823      	ldr	r3, [r4, #0]
 8006c80:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8006c84:	d011      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x486>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006c86:	4a28      	ldr	r2, [pc, #160]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006c88:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c8c:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006c90:	6866      	ldr	r6, [r4, #4]
 8006c92:	6923      	ldr	r3, [r4, #16]
 8006c94:	041b      	lsls	r3, r3, #16
 8006c96:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8006c9a:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8006c9e:	4303      	orrs	r3, r0
 8006ca0:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8006ca4:	430b      	orrs	r3, r1
 8006ca6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006cb0:	d00d      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006cb2:	6862      	ldr	r2, [r4, #4]
 8006cb4:	6923      	ldr	r3, [r4, #16]
 8006cb6:	041b      	lsls	r3, r3, #16
 8006cb8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8006cbc:	68e2      	ldr	r2, [r4, #12]
 8006cbe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006cc2:	68a2      	ldr	r2, [r4, #8]
 8006cc4:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8006cc8:	4a17      	ldr	r2, [pc, #92]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006cca:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cce:	4a16      	ldr	r2, [pc, #88]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006cd0:	6813      	ldr	r3, [r2, #0]
 8006cd2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006cd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cd8:	f7fd fb62 	bl	80043a0 <HAL_GetTick>
 8006cdc:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cde:	4b12      	ldr	r3, [pc, #72]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8006ce6:	d106      	bne.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ce8:	f7fd fb5a 	bl	80043a0 <HAL_GetTick>
 8006cec:	1b80      	subs	r0, r0, r6
 8006cee:	2864      	cmp	r0, #100	; 0x64
 8006cf0:	d9f5      	bls.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x4ba>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cf2:	2003      	movs	r0, #3
 8006cf4:	e002      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006cf6:	2d01      	cmp	r5, #1
 8006cf8:	d002      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8006cfa:	2000      	movs	r0, #0
}
 8006cfc:	b003      	add	sp, #12
 8006cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8006d00:	4a09      	ldr	r2, [pc, #36]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006d02:	6813      	ldr	r3, [r2, #0]
 8006d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d08:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006d0a:	f7fd fb49 	bl	80043a0 <HAL_GetTick>
 8006d0e:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d10:	4b05      	ldr	r3, [pc, #20]	; (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8006d18:	d00c      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x510>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006d1a:	f7fd fb41 	bl	80043a0 <HAL_GetTick>
 8006d1e:	1b40      	subs	r0, r0, r5
 8006d20:	2864      	cmp	r0, #100	; 0x64
 8006d22:	d9f5      	bls.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
        return HAL_TIMEOUT;
 8006d24:	2003      	movs	r0, #3
 8006d26:	e7e9      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8006d28:	40023800 	.word	0x40023800
 8006d2c:	40007000 	.word	0x40007000
 8006d30:	0ffffcff 	.word	0x0ffffcff
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006d34:	6823      	ldr	r3, [r4, #0]
 8006d36:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8006d3a:	d001      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8006d3c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006d3e:	b122      	cbz	r2, 8006d4a <HAL_RCCEx_PeriphCLKConfig+0x526>
 8006d40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006d44:	d01d      	beq.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x55e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d48:	b9db      	cbnz	r3, 8006d82 <HAL_RCCEx_PeriphCLKConfig+0x55e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006d4a:	4a35      	ldr	r2, [pc, #212]	; (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8006d4c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d50:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006d54:	6960      	ldr	r0, [r4, #20]
 8006d56:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d5a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8006d5e:	69a0      	ldr	r0, [r4, #24]
 8006d60:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006d64:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8006d68:	430b      	orrs	r3, r1
 8006d6a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006d6e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006d72:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8006d76:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006d78:	3901      	subs	r1, #1
 8006d7a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006d7e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8006d88:	d003      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x56e>
 8006d8a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8006d8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d90:	d031      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	f013 0f08 	tst.w	r3, #8
 8006d98:	d019      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0x5aa>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006d9a:	4a21      	ldr	r2, [pc, #132]	; (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8006d9c:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006da0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006da4:	6960      	ldr	r0, [r4, #20]
 8006da6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006daa:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8006dae:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8006db2:	430b      	orrs	r3, r1
 8006db4:	69e1      	ldr	r1, [r4, #28]
 8006db6:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8006dba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006dbe:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8006dc2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006dc6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006dc8:	430b      	orrs	r3, r1
 8006dca:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8006dce:	4a14      	ldr	r2, [pc, #80]	; (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8006dd0:	6813      	ldr	r3, [r2, #0]
 8006dd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dd6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006dd8:	f7fd fae2 	bl	80043a0 <HAL_GetTick>
 8006ddc:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006dde:	4b10      	ldr	r3, [pc, #64]	; (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8006de6:	d119      	bne.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006de8:	f7fd fada 	bl	80043a0 <HAL_GetTick>
 8006dec:	1b00      	subs	r0, r0, r4
 8006dee:	2864      	cmp	r0, #100	; 0x64
 8006df0:	d9f5      	bls.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x5ba>
        return HAL_TIMEOUT;
 8006df2:	2003      	movs	r0, #3
 8006df4:	e782      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006df6:	4a0a      	ldr	r2, [pc, #40]	; (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8006df8:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006dfc:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006e00:	6965      	ldr	r5, [r4, #20]
 8006e02:	6a23      	ldr	r3, [r4, #32]
 8006e04:	041b      	lsls	r3, r3, #16
 8006e06:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8006e0a:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8006e0e:	4303      	orrs	r3, r0
 8006e10:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8006e14:	430b      	orrs	r3, r1
 8006e16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8006e1a:	e7ba      	b.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  return HAL_OK;
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	e76d      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8006e20:	40023800 	.word	0x40023800

08006e24 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8006e24:	4770      	bx	lr

08006e26 <HAL_SDRAM_Init>:
  if (hsdram == NULL)
 8006e26:	b1e0      	cbz	r0, 8006e62 <HAL_SDRAM_Init+0x3c>
{
 8006e28:	b538      	push	{r3, r4, r5, lr}
 8006e2a:	460d      	mov	r5, r1
 8006e2c:	4604      	mov	r4, r0
  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006e2e:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8006e32:	b18b      	cbz	r3, 8006e58 <HAL_SDRAM_Init+0x32>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006e34:	2302      	movs	r3, #2
 8006e36:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006e3a:	4621      	mov	r1, r4
 8006e3c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006e40:	f001 f9c2 	bl	80081c8 <FMC_SDRAM_Init>
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006e44:	6862      	ldr	r2, [r4, #4]
 8006e46:	4629      	mov	r1, r5
 8006e48:	6820      	ldr	r0, [r4, #0]
 8006e4a:	f001 f9f7 	bl	800823c <FMC_SDRAM_Timing_Init>
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006e54:	2000      	movs	r0, #0
}
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8006e58:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8006e5c:	f7ff ffe2 	bl	8006e24 <HAL_SDRAM_MspInit>
 8006e60:	e7e8      	b.n	8006e34 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 8006e62:	2001      	movs	r0, #1
}
 8006e64:	4770      	bx	lr

08006e66 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006e66:	b538      	push	{r3, r4, r5, lr}
 8006e68:	4604      	mov	r4, r0
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006e6a:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8006e6e:	b2d8      	uxtb	r0, r3

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006e70:	2802      	cmp	r0, #2
 8006e72:	d005      	beq.n	8006e80 <HAL_SDRAM_SendCommand+0x1a>
 8006e74:	460d      	mov	r5, r1
  {
    return HAL_BUSY;
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006e76:	2805      	cmp	r0, #5
 8006e78:	bf18      	it	ne
 8006e7a:	2801      	cmpne	r0, #1
 8006e7c:	d001      	beq.n	8006e82 <HAL_SDRAM_SendCommand+0x1c>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 8006e7e:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 8006e80:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006e82:	2302      	movs	r3, #2
 8006e84:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006e88:	6820      	ldr	r0, [r4, #0]
 8006e8a:	f001 fa2b 	bl	80082e4 <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006e8e:	682b      	ldr	r3, [r5, #0]
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d004      	beq.n	8006e9e <HAL_SDRAM_SendCommand+0x38>
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006e94:	2301      	movs	r3, #1
 8006e96:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	e7f0      	b.n	8006e80 <HAL_SDRAM_SendCommand+0x1a>
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006e9e:	2305      	movs	r3, #5
 8006ea0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	e7eb      	b.n	8006e80 <HAL_SDRAM_SendCommand+0x1a>

08006ea8 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006ea8:	b510      	push	{r4, lr}
 8006eaa:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006eac:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8006eb0:	b2d8      	uxtb	r0, r3
 8006eb2:	2802      	cmp	r0, #2
 8006eb4:	d005      	beq.n	8006ec2 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006eb6:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d001      	beq.n	8006ec4 <HAL_SDRAM_ProgramRefreshRate+0x1c>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 8006ec0:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 8006ec2:	bd10      	pop	{r4, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006eca:	6820      	ldr	r0, [r4, #0]
 8006ecc:	f001 fa22 	bl	8008314 <FMC_SDRAM_ProgramRefreshRate>
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	e7f3      	b.n	8006ec2 <HAL_SDRAM_ProgramRefreshRate+0x1a>

08006eda <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006eda:	4770      	bx	lr

08006edc <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006edc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d13a      	bne.n	8006f5c <HAL_TIM_Base_Start_IT+0x80>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee6:	2302      	movs	r3, #2
 8006ee8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006eec:	6802      	ldr	r2, [r0, #0]
 8006eee:	68d3      	ldr	r3, [r2, #12]
 8006ef0:	f043 0301 	orr.w	r3, r3, #1
 8006ef4:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef6:	6803      	ldr	r3, [r0, #0]
 8006ef8:	4a1a      	ldr	r2, [pc, #104]	; (8006f64 <HAL_TIM_Base_Start_IT+0x88>)
 8006efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006efe:	bf18      	it	ne
 8006f00:	4293      	cmpne	r3, r2
 8006f02:	d01d      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x64>
 8006f04:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d019      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x64>
 8006f0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d015      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x64>
 8006f14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d011      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x64>
 8006f1c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d00d      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x64>
 8006f24:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d009      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x64>
 8006f2c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d005      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	f042 0201 	orr.w	r2, r2, #1
 8006f3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f3c:	2000      	movs	r0, #0
 8006f3e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f40:	6899      	ldr	r1, [r3, #8]
 8006f42:	4a09      	ldr	r2, [pc, #36]	; (8006f68 <HAL_TIM_Base_Start_IT+0x8c>)
 8006f44:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f46:	2a06      	cmp	r2, #6
 8006f48:	bf18      	it	ne
 8006f4a:	f5b2 3f80 	cmpne.w	r2, #65536	; 0x10000
 8006f4e:	d007      	beq.n	8006f60 <HAL_TIM_Base_Start_IT+0x84>
      __HAL_TIM_ENABLE(htim);
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	f042 0201 	orr.w	r2, r2, #1
 8006f56:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006f58:	2000      	movs	r0, #0
 8006f5a:	4770      	bx	lr
    return HAL_ERROR;
 8006f5c:	2001      	movs	r0, #1
 8006f5e:	4770      	bx	lr
  return HAL_OK;
 8006f60:	2000      	movs	r0, #0
}
 8006f62:	4770      	bx	lr
 8006f64:	40010000 	.word	0x40010000
 8006f68:	00010007 	.word	0x00010007

08006f6c <HAL_TIM_PeriodElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006f6c:	4770      	bx	lr

08006f6e <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f6e:	4770      	bx	lr

08006f70 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f70:	4770      	bx	lr

08006f72 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f72:	4770      	bx	lr

08006f74 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f74:	4770      	bx	lr

08006f76 <HAL_TIM_IRQHandler>:
{
 8006f76:	b510      	push	{r4, lr}
 8006f78:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f7a:	6803      	ldr	r3, [r0, #0]
 8006f7c:	691a      	ldr	r2, [r3, #16]
 8006f7e:	f012 0f02 	tst.w	r2, #2
 8006f82:	d011      	beq.n	8006fa8 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f84:	68da      	ldr	r2, [r3, #12]
 8006f86:	f012 0f02 	tst.w	r2, #2
 8006f8a:	d00d      	beq.n	8006fa8 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f8c:	f06f 0202 	mvn.w	r2, #2
 8006f90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f92:	2301      	movs	r3, #1
 8006f94:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f96:	6803      	ldr	r3, [r0, #0]
 8006f98:	699b      	ldr	r3, [r3, #24]
 8006f9a:	f013 0f03 	tst.w	r3, #3
 8006f9e:	d079      	beq.n	8007094 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8006fa0:	f7ff ffe6 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	691a      	ldr	r2, [r3, #16]
 8006fac:	f012 0f04 	tst.w	r2, #4
 8006fb0:	d012      	beq.n	8006fd8 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006fb2:	68da      	ldr	r2, [r3, #12]
 8006fb4:	f012 0f04 	tst.w	r2, #4
 8006fb8:	d00e      	beq.n	8006fd8 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fba:	f06f 0204 	mvn.w	r2, #4
 8006fbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fc4:	6823      	ldr	r3, [r4, #0]
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	f413 7f40 	tst.w	r3, #768	; 0x300
 8006fcc:	d068      	beq.n	80070a0 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f7ff ffce 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fd8:	6823      	ldr	r3, [r4, #0]
 8006fda:	691a      	ldr	r2, [r3, #16]
 8006fdc:	f012 0f08 	tst.w	r2, #8
 8006fe0:	d012      	beq.n	8007008 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fe2:	68da      	ldr	r2, [r3, #12]
 8006fe4:	f012 0f08 	tst.w	r2, #8
 8006fe8:	d00e      	beq.n	8007008 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fea:	f06f 0208 	mvn.w	r2, #8
 8006fee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ff0:	2304      	movs	r3, #4
 8006ff2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ff4:	6823      	ldr	r3, [r4, #0]
 8006ff6:	69db      	ldr	r3, [r3, #28]
 8006ff8:	f013 0f03 	tst.w	r3, #3
 8006ffc:	d057      	beq.n	80070ae <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8006ffe:	4620      	mov	r0, r4
 8007000:	f7ff ffb6 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007004:	2300      	movs	r3, #0
 8007006:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007008:	6823      	ldr	r3, [r4, #0]
 800700a:	691a      	ldr	r2, [r3, #16]
 800700c:	f012 0f10 	tst.w	r2, #16
 8007010:	d012      	beq.n	8007038 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007012:	68da      	ldr	r2, [r3, #12]
 8007014:	f012 0f10 	tst.w	r2, #16
 8007018:	d00e      	beq.n	8007038 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800701a:	f06f 0210 	mvn.w	r2, #16
 800701e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007020:	2308      	movs	r3, #8
 8007022:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007024:	6823      	ldr	r3, [r4, #0]
 8007026:	69db      	ldr	r3, [r3, #28]
 8007028:	f413 7f40 	tst.w	r3, #768	; 0x300
 800702c:	d046      	beq.n	80070bc <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800702e:	4620      	mov	r0, r4
 8007030:	f7ff ff9e 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007034:	2300      	movs	r3, #0
 8007036:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	691a      	ldr	r2, [r3, #16]
 800703c:	f012 0f01 	tst.w	r2, #1
 8007040:	d003      	beq.n	800704a <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007042:	68da      	ldr	r2, [r3, #12]
 8007044:	f012 0f01 	tst.w	r2, #1
 8007048:	d13f      	bne.n	80070ca <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	691a      	ldr	r2, [r3, #16]
 800704e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007052:	d003      	beq.n	800705c <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007054:	68da      	ldr	r2, [r3, #12]
 8007056:	f012 0f80 	tst.w	r2, #128	; 0x80
 800705a:	d13d      	bne.n	80070d8 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	691a      	ldr	r2, [r3, #16]
 8007060:	f412 7f80 	tst.w	r2, #256	; 0x100
 8007064:	d003      	beq.n	800706e <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007066:	68da      	ldr	r2, [r3, #12]
 8007068:	f012 0f80 	tst.w	r2, #128	; 0x80
 800706c:	d13b      	bne.n	80070e6 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	691a      	ldr	r2, [r3, #16]
 8007072:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007076:	d003      	beq.n	8007080 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007078:	68da      	ldr	r2, [r3, #12]
 800707a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800707e:	d139      	bne.n	80070f4 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	691a      	ldr	r2, [r3, #16]
 8007084:	f012 0f20 	tst.w	r2, #32
 8007088:	d003      	beq.n	8007092 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800708a:	68da      	ldr	r2, [r3, #12]
 800708c:	f012 0f20 	tst.w	r2, #32
 8007090:	d137      	bne.n	8007102 <HAL_TIM_IRQHandler+0x18c>
}
 8007092:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007094:	f7ff ff6b 	bl	8006f6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007098:	4620      	mov	r0, r4
 800709a:	f7ff ff6a 	bl	8006f72 <HAL_TIM_PWM_PulseFinishedCallback>
 800709e:	e781      	b.n	8006fa4 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070a0:	4620      	mov	r0, r4
 80070a2:	f7ff ff64 	bl	8006f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a6:	4620      	mov	r0, r4
 80070a8:	f7ff ff63 	bl	8006f72 <HAL_TIM_PWM_PulseFinishedCallback>
 80070ac:	e792      	b.n	8006fd4 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ae:	4620      	mov	r0, r4
 80070b0:	f7ff ff5d 	bl	8006f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070b4:	4620      	mov	r0, r4
 80070b6:	f7ff ff5c 	bl	8006f72 <HAL_TIM_PWM_PulseFinishedCallback>
 80070ba:	e7a3      	b.n	8007004 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070bc:	4620      	mov	r0, r4
 80070be:	f7ff ff56 	bl	8006f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c2:	4620      	mov	r0, r4
 80070c4:	f7ff ff55 	bl	8006f72 <HAL_TIM_PWM_PulseFinishedCallback>
 80070c8:	e7b4      	b.n	8007034 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070ca:	f06f 0201 	mvn.w	r2, #1
 80070ce:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80070d0:	4620      	mov	r0, r4
 80070d2:	f7ff ff4b 	bl	8006f6c <HAL_TIM_PeriodElapsedCallback>
 80070d6:	e7b8      	b.n	800704a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070dc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80070de:	4620      	mov	r0, r4
 80070e0:	f000 f8cf 	bl	8007282 <HAL_TIMEx_BreakCallback>
 80070e4:	e7ba      	b.n	800705c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80070ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80070ec:	4620      	mov	r0, r4
 80070ee:	f000 f8c9 	bl	8007284 <HAL_TIMEx_Break2Callback>
 80070f2:	e7bc      	b.n	800706e <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070f8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80070fa:	4620      	mov	r0, r4
 80070fc:	f7ff ff3a 	bl	8006f74 <HAL_TIM_TriggerCallback>
 8007100:	e7be      	b.n	8007080 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007102:	f06f 0220 	mvn.w	r2, #32
 8007106:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8007108:	4620      	mov	r0, r4
 800710a:	f000 f8b9 	bl	8007280 <HAL_TIMEx_CommutCallback>
}
 800710e:	e7c0      	b.n	8007092 <HAL_TIM_IRQHandler+0x11c>

08007110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007110:	b530      	push	{r4, r5, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007112:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007114:	4a3b      	ldr	r2, [pc, #236]	; (8007204 <TIM_Base_SetConfig+0xf4>)
 8007116:	4290      	cmp	r0, r2
 8007118:	bf14      	ite	ne
 800711a:	f04f 0e00 	movne.w	lr, #0
 800711e:	f04f 0e01 	moveq.w	lr, #1
 8007122:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007126:	bf14      	ite	ne
 8007128:	4672      	movne	r2, lr
 800712a:	f04e 0201 	orreq.w	r2, lr, #1
 800712e:	b9aa      	cbnz	r2, 800715c <TIM_Base_SetConfig+0x4c>
 8007130:	4c35      	ldr	r4, [pc, #212]	; (8007208 <TIM_Base_SetConfig+0xf8>)
 8007132:	42a0      	cmp	r0, r4
 8007134:	bf14      	ite	ne
 8007136:	2400      	movne	r4, #0
 8007138:	2401      	moveq	r4, #1
 800713a:	4d34      	ldr	r5, [pc, #208]	; (800720c <TIM_Base_SetConfig+0xfc>)
 800713c:	42a8      	cmp	r0, r5
 800713e:	d00d      	beq.n	800715c <TIM_Base_SetConfig+0x4c>
 8007140:	b964      	cbnz	r4, 800715c <TIM_Base_SetConfig+0x4c>
 8007142:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8007146:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
 800714a:	42a0      	cmp	r0, r4
 800714c:	bf14      	ite	ne
 800714e:	2400      	movne	r4, #0
 8007150:	2401      	moveq	r4, #1
 8007152:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007156:	42a8      	cmp	r0, r5
 8007158:	d000      	beq.n	800715c <TIM_Base_SetConfig+0x4c>
 800715a:	b11c      	cbz	r4, 8007164 <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800715c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007160:	684c      	ldr	r4, [r1, #4]
 8007162:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007164:	2a00      	cmp	r2, #0
 8007166:	d133      	bne.n	80071d0 <TIM_Base_SetConfig+0xc0>
 8007168:	4a27      	ldr	r2, [pc, #156]	; (8007208 <TIM_Base_SetConfig+0xf8>)
 800716a:	4290      	cmp	r0, r2
 800716c:	bf14      	ite	ne
 800716e:	2200      	movne	r2, #0
 8007170:	2201      	moveq	r2, #1
 8007172:	4c26      	ldr	r4, [pc, #152]	; (800720c <TIM_Base_SetConfig+0xfc>)
 8007174:	42a0      	cmp	r0, r4
 8007176:	d02b      	beq.n	80071d0 <TIM_Base_SetConfig+0xc0>
 8007178:	bb52      	cbnz	r2, 80071d0 <TIM_Base_SetConfig+0xc0>
 800717a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800717e:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8007182:	4290      	cmp	r0, r2
 8007184:	bf14      	ite	ne
 8007186:	2200      	movne	r2, #0
 8007188:	2201      	moveq	r2, #1
 800718a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800718e:	42a0      	cmp	r0, r4
 8007190:	d01e      	beq.n	80071d0 <TIM_Base_SetConfig+0xc0>
 8007192:	b9ea      	cbnz	r2, 80071d0 <TIM_Base_SetConfig+0xc0>
 8007194:	4a1e      	ldr	r2, [pc, #120]	; (8007210 <TIM_Base_SetConfig+0x100>)
 8007196:	4290      	cmp	r0, r2
 8007198:	bf14      	ite	ne
 800719a:	2200      	movne	r2, #0
 800719c:	2201      	moveq	r2, #1
 800719e:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 80071a2:	42a0      	cmp	r0, r4
 80071a4:	d014      	beq.n	80071d0 <TIM_Base_SetConfig+0xc0>
 80071a6:	b99a      	cbnz	r2, 80071d0 <TIM_Base_SetConfig+0xc0>
 80071a8:	4a1a      	ldr	r2, [pc, #104]	; (8007214 <TIM_Base_SetConfig+0x104>)
 80071aa:	4290      	cmp	r0, r2
 80071ac:	bf14      	ite	ne
 80071ae:	2200      	movne	r2, #0
 80071b0:	2201      	moveq	r2, #1
 80071b2:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80071b6:	42a0      	cmp	r0, r4
 80071b8:	d00a      	beq.n	80071d0 <TIM_Base_SetConfig+0xc0>
 80071ba:	b94a      	cbnz	r2, 80071d0 <TIM_Base_SetConfig+0xc0>
 80071bc:	4a16      	ldr	r2, [pc, #88]	; (8007218 <TIM_Base_SetConfig+0x108>)
 80071be:	4290      	cmp	r0, r2
 80071c0:	bf14      	ite	ne
 80071c2:	2200      	movne	r2, #0
 80071c4:	2201      	moveq	r2, #1
 80071c6:	f5a4 3496 	sub.w	r4, r4, #76800	; 0x12c00
 80071ca:	42a0      	cmp	r0, r4
 80071cc:	d000      	beq.n	80071d0 <TIM_Base_SetConfig+0xc0>
 80071ce:	b122      	cbz	r2, 80071da <TIM_Base_SetConfig+0xca>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071d0:	f423 7c40 	bic.w	ip, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071d4:	68cb      	ldr	r3, [r1, #12]
 80071d6:	ea43 030c 	orr.w	r3, r3, ip
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071de:	694a      	ldr	r2, [r1, #20]
 80071e0:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80071e2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071e4:	688a      	ldr	r2, [r1, #8]
 80071e6:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071e8:	680a      	ldr	r2, [r1, #0]
 80071ea:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071ec:	4a0b      	ldr	r2, [pc, #44]	; (800721c <TIM_Base_SetConfig+0x10c>)
 80071ee:	4290      	cmp	r0, r2
 80071f0:	bf14      	ite	ne
 80071f2:	4673      	movne	r3, lr
 80071f4:	f04e 0301 	orreq.w	r3, lr, #1
 80071f8:	b10b      	cbz	r3, 80071fe <TIM_Base_SetConfig+0xee>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071fa:	690b      	ldr	r3, [r1, #16]
 80071fc:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071fe:	2301      	movs	r3, #1
 8007200:	6143      	str	r3, [r0, #20]
}
 8007202:	bd30      	pop	{r4, r5, pc}
 8007204:	40010000 	.word	0x40010000
 8007208:	40000800 	.word	0x40000800
 800720c:	40000400 	.word	0x40000400
 8007210:	40014400 	.word	0x40014400
 8007214:	40001800 	.word	0x40001800
 8007218:	40002000 	.word	0x40002000
 800721c:	40010400 	.word	0x40010400

08007220 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007220:	b360      	cbz	r0, 800727c <HAL_TIM_Base_Init+0x5c>
{
 8007222:	b510      	push	{r4, lr}
 8007224:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8007226:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800722a:	b313      	cbz	r3, 8007272 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800722c:	2302      	movs	r3, #2
 800722e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007232:	4621      	mov	r1, r4
 8007234:	f851 0b04 	ldr.w	r0, [r1], #4
 8007238:	f7ff ff6a 	bl	8007110 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800723c:	2301      	movs	r3, #1
 800723e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007242:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007246:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800724a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800724e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007252:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007256:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800725a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800725e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007262:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007266:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800726a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800726e:	2000      	movs	r0, #0
}
 8007270:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8007272:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007276:	f7ff fe30 	bl	8006eda <HAL_TIM_Base_MspInit>
 800727a:	e7d7      	b.n	800722c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800727c:	2001      	movs	r0, #1
}
 800727e:	4770      	bx	lr

08007280 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007280:	4770      	bx	lr

08007282 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007282:	4770      	bx	lr

08007284 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007284:	4770      	bx	lr

08007286 <UART_EndTxTransfer>:
 * @param  huart UART handle.
 * @retval None
 */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart) {
	/* Disable TXEIE and TCIE interrupts */
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007286:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007288:	e852 3f00 	ldrex	r3, [r2]
 800728c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007290:	e842 3100 	strex	r1, r3, [r2]
 8007294:	2900      	cmp	r1, #0
 8007296:	d1f6      	bne.n	8007286 <UART_EndTxTransfer>

	/* At end of Tx process, restore huart->gState to Ready */
	huart->gState = HAL_UART_STATE_READY;
 8007298:	2320      	movs	r3, #32
 800729a:	67c3      	str	r3, [r0, #124]	; 0x7c
}
 800729c:	4770      	bx	lr

0800729e <UART_EndRxTransfer>:
 * @param  huart UART handle.
 * @retval None
 */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart) {
	/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800729e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a0:	e852 3f00 	ldrex	r3, [r2]
 80072a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a8:	e842 3100 	strex	r1, r3, [r2]
 80072ac:	2900      	cmp	r1, #0
 80072ae:	d1f6      	bne.n	800729e <UART_EndRxTransfer>
	ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072b0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b2:	f102 0308 	add.w	r3, r2, #8
 80072b6:	e853 3f00 	ldrex	r3, [r3]
 80072ba:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072be:	3208      	adds	r2, #8
 80072c0:	e842 3100 	strex	r1, r3, [r2]
 80072c4:	2900      	cmp	r1, #0
 80072c6:	d1f3      	bne.n	80072b0 <UART_EndRxTransfer+0x12>

	/* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 80072c8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d006      	beq.n	80072dc <UART_EndRxTransfer+0x3e>
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
	}

	/* At end of Rx process, restore huart->RxState to Ready */
	huart->RxState = HAL_UART_STATE_READY;
 80072ce:	2320      	movs	r3, #32
 80072d0:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072d4:	2300      	movs	r3, #0
 80072d6:	6603      	str	r3, [r0, #96]	; 0x60

	/* Reset RxIsr function pointer */
	huart->RxISR = NULL;
 80072d8:	6683      	str	r3, [r0, #104]	; 0x68
}
 80072da:	4770      	bx	lr
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072dc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072de:	e852 3f00 	ldrex	r3, [r2]
 80072e2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e6:	e842 3100 	strex	r1, r3, [r2]
 80072ea:	2900      	cmp	r1, #0
 80072ec:	d1f6      	bne.n	80072dc <UART_EndRxTransfer+0x3e>
 80072ee:	e7ee      	b.n	80072ce <UART_EndRxTransfer+0x30>

080072f0 <UART_TxISR_8BIT>:
 * @param huart UART handle.
 * @retval None
 */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart) {
	/* Check that a Tx process is ongoing */
	if (huart->gState == HAL_UART_STATE_BUSY_TX) {
 80072f0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80072f2:	2b21      	cmp	r3, #33	; 0x21
 80072f4:	d000      	beq.n	80072f8 <UART_TxISR_8BIT+0x8>
					& (uint8_t) 0xFF);
			huart->pTxBuffPtr++;
			huart->TxXferCount--;
		}
	}
}
 80072f6:	4770      	bx	lr
		if (huart->TxXferCount == 0U) {
 80072f8:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	b993      	cbnz	r3, 8007326 <UART_TxISR_8BIT+0x36>
			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007300:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007302:	e852 3f00 	ldrex	r3, [r2]
 8007306:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730a:	e842 3100 	strex	r1, r3, [r2]
 800730e:	2900      	cmp	r1, #0
 8007310:	d1f6      	bne.n	8007300 <UART_TxISR_8BIT+0x10>
			ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007312:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007314:	e852 3f00 	ldrex	r3, [r2]
 8007318:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731c:	e842 3100 	strex	r1, r3, [r2]
 8007320:	2900      	cmp	r1, #0
 8007322:	d1f6      	bne.n	8007312 <UART_TxISR_8BIT+0x22>
 8007324:	4770      	bx	lr
			huart->Instance->TDR = (uint8_t) (*huart->pTxBuffPtr
 8007326:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007328:	781a      	ldrb	r2, [r3, #0]
 800732a:	6803      	ldr	r3, [r0, #0]
 800732c:	629a      	str	r2, [r3, #40]	; 0x28
			huart->pTxBuffPtr++;
 800732e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007330:	3301      	adds	r3, #1
 8007332:	64c3      	str	r3, [r0, #76]	; 0x4c
			huart->TxXferCount--;
 8007334:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8007338:	b29b      	uxth	r3, r3
 800733a:	3b01      	subs	r3, #1
 800733c:	b29b      	uxth	r3, r3
 800733e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8007342:	e7d8      	b.n	80072f6 <UART_TxISR_8BIT+0x6>

08007344 <UART_TxISR_16BIT>:
 */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart) {
	const uint16_t *tmp;

	/* Check that a Tx process is ongoing */
	if (huart->gState == HAL_UART_STATE_BUSY_TX) {
 8007344:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8007346:	2b21      	cmp	r3, #33	; 0x21
 8007348:	d000      	beq.n	800734c <UART_TxISR_16BIT+0x8>
			huart->Instance->TDR = (((uint32_t) (*tmp)) & 0x01FFUL);
			huart->pTxBuffPtr += 2U;
			huart->TxXferCount--;
		}
	}
}
 800734a:	4770      	bx	lr
		if (huart->TxXferCount == 0U) {
 800734c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8007350:	b29b      	uxth	r3, r3
 8007352:	b993      	cbnz	r3, 800737a <UART_TxISR_16BIT+0x36>
			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007354:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	e852 3f00 	ldrex	r3, [r2]
 800735a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735e:	e842 3100 	strex	r1, r3, [r2]
 8007362:	2900      	cmp	r1, #0
 8007364:	d1f6      	bne.n	8007354 <UART_TxISR_16BIT+0x10>
			ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007366:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007368:	e852 3f00 	ldrex	r3, [r2]
 800736c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007370:	e842 3100 	strex	r1, r3, [r2]
 8007374:	2900      	cmp	r1, #0
 8007376:	d1f6      	bne.n	8007366 <UART_TxISR_16BIT+0x22>
 8007378:	4770      	bx	lr
			tmp = (const uint16_t*) huart->pTxBuffPtr;
 800737a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
			huart->Instance->TDR = (((uint32_t) (*tmp)) & 0x01FFUL);
 800737c:	881b      	ldrh	r3, [r3, #0]
 800737e:	6802      	ldr	r2, [r0, #0]
 8007380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007384:	6293      	str	r3, [r2, #40]	; 0x28
			huart->pTxBuffPtr += 2U;
 8007386:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007388:	3302      	adds	r3, #2
 800738a:	64c3      	str	r3, [r0, #76]	; 0x4c
			huart->TxXferCount--;
 800738c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8007390:	b29b      	uxth	r3, r3
 8007392:	3b01      	subs	r3, #1
 8007394:	b29b      	uxth	r3, r3
 8007396:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 800739a:	e7d6      	b.n	800734a <UART_TxISR_16BIT+0x6>

0800739c <HAL_UART_Transmit_IT>:
	if (huart->gState == HAL_UART_STATE_READY) {
 800739c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d125      	bne.n	80073ee <HAL_UART_Transmit_IT+0x52>
		if ((pData == NULL) || (Size == 0U)) {
 80073a2:	2a00      	cmp	r2, #0
 80073a4:	bf18      	it	ne
 80073a6:	2900      	cmpne	r1, #0
 80073a8:	d023      	beq.n	80073f2 <HAL_UART_Transmit_IT+0x56>
		huart->pTxBuffPtr = pData;
 80073aa:	64c1      	str	r1, [r0, #76]	; 0x4c
		huart->TxXferSize = Size;
 80073ac:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
		huart->TxXferCount = Size;
 80073b0:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
		huart->TxISR = NULL;
 80073b4:	2300      	movs	r3, #0
 80073b6:	66c3      	str	r3, [r0, #108]	; 0x6c
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073b8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
		huart->gState = HAL_UART_STATE_BUSY_TX;
 80073bc:	2321      	movs	r3, #33	; 0x21
 80073be:	67c3      	str	r3, [r0, #124]	; 0x7c
		if ((huart->Init.WordLength == UART_WORDLENGTH_9B)
 80073c0:	6883      	ldr	r3, [r0, #8]
 80073c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073c6:	d00c      	beq.n	80073e2 <HAL_UART_Transmit_IT+0x46>
			huart->TxISR = UART_TxISR_8BIT;
 80073c8:	4b0b      	ldr	r3, [pc, #44]	; (80073f8 <HAL_UART_Transmit_IT+0x5c>)
 80073ca:	66c3      	str	r3, [r0, #108]	; 0x6c
		ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80073cc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ce:	e852 3f00 	ldrex	r3, [r2]
 80073d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d6:	e842 3100 	strex	r1, r3, [r2]
 80073da:	2900      	cmp	r1, #0
 80073dc:	d1f6      	bne.n	80073cc <HAL_UART_Transmit_IT+0x30>
		return HAL_OK;
 80073de:	2000      	movs	r0, #0
 80073e0:	4770      	bx	lr
				&& (huart->Init.Parity == UART_PARITY_NONE)) {
 80073e2:	6903      	ldr	r3, [r0, #16]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1ef      	bne.n	80073c8 <HAL_UART_Transmit_IT+0x2c>
			huart->TxISR = UART_TxISR_16BIT;
 80073e8:	4b04      	ldr	r3, [pc, #16]	; (80073fc <HAL_UART_Transmit_IT+0x60>)
 80073ea:	66c3      	str	r3, [r0, #108]	; 0x6c
 80073ec:	e7ee      	b.n	80073cc <HAL_UART_Transmit_IT+0x30>
		return HAL_BUSY;
 80073ee:	2002      	movs	r0, #2
 80073f0:	4770      	bx	lr
			return HAL_ERROR;
 80073f2:	2001      	movs	r0, #1
}
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	080072f1 	.word	0x080072f1
 80073fc:	08007345 	.word	0x08007345

08007400 <HAL_UART_Transmit_DMA>:
		const uint8_t *pData, uint16_t Size) {
 8007400:	4613      	mov	r3, r2
	if (huart->gState == HAL_UART_STATE_READY) {
 8007402:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8007404:	2a20      	cmp	r2, #32
 8007406:	d13b      	bne.n	8007480 <HAL_UART_Transmit_DMA+0x80>
		const uint8_t *pData, uint16_t Size) {
 8007408:	b510      	push	{r4, lr}
 800740a:	4604      	mov	r4, r0
		if ((pData == NULL) || (Size == 0U)) {
 800740c:	2b00      	cmp	r3, #0
 800740e:	bf18      	it	ne
 8007410:	2900      	cmpne	r1, #0
 8007412:	d037      	beq.n	8007484 <HAL_UART_Transmit_DMA+0x84>
		huart->pTxBuffPtr = pData;
 8007414:	64c1      	str	r1, [r0, #76]	; 0x4c
		huart->TxXferSize = Size;
 8007416:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
		huart->TxXferCount = Size;
 800741a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800741e:	2200      	movs	r2, #0
 8007420:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
		huart->gState = HAL_UART_STATE_BUSY_TX;
 8007424:	2221      	movs	r2, #33	; 0x21
 8007426:	67c2      	str	r2, [r0, #124]	; 0x7c
		if (huart->hdmatx != NULL) {
 8007428:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800742a:	b1c2      	cbz	r2, 800745e <HAL_UART_Transmit_DMA+0x5e>
			huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800742c:	4916      	ldr	r1, [pc, #88]	; (8007488 <HAL_UART_Transmit_DMA+0x88>)
 800742e:	63d1      	str	r1, [r2, #60]	; 0x3c
			huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007430:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8007432:	4916      	ldr	r1, [pc, #88]	; (800748c <HAL_UART_Transmit_DMA+0x8c>)
 8007434:	6411      	str	r1, [r2, #64]	; 0x40
			huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007436:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8007438:	4915      	ldr	r1, [pc, #84]	; (8007490 <HAL_UART_Transmit_DMA+0x90>)
 800743a:	64d1      	str	r1, [r2, #76]	; 0x4c
			huart->hdmatx->XferAbortCallback = NULL;
 800743c:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800743e:	2100      	movs	r1, #0
 8007440:	6511      	str	r1, [r2, #80]	; 0x50
					(uint32_t) &huart->Instance->TDR, Size) != HAL_OK) {
 8007442:	6802      	ldr	r2, [r0, #0]
			if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t) huart->pTxBuffPtr,
 8007444:	3228      	adds	r2, #40	; 0x28
 8007446:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007448:	6f00      	ldr	r0, [r0, #112]	; 0x70
 800744a:	f7fd f91b 	bl	8004684 <HAL_DMA_Start_IT>
 800744e:	b130      	cbz	r0, 800745e <HAL_UART_Transmit_DMA+0x5e>
				huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007450:	2310      	movs	r3, #16
 8007452:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
				huart->gState = HAL_UART_STATE_READY;
 8007456:	2320      	movs	r3, #32
 8007458:	67e3      	str	r3, [r4, #124]	; 0x7c
				return HAL_ERROR;
 800745a:	2001      	movs	r0, #1
 800745c:	e00f      	b.n	800747e <HAL_UART_Transmit_DMA+0x7e>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800745e:	6823      	ldr	r3, [r4, #0]
 8007460:	2240      	movs	r2, #64	; 0x40
 8007462:	621a      	str	r2, [r3, #32]
		ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007464:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007466:	f102 0308 	add.w	r3, r2, #8
 800746a:	e853 3f00 	ldrex	r3, [r3]
 800746e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007472:	3208      	adds	r2, #8
 8007474:	e842 3100 	strex	r1, r3, [r2]
 8007478:	2900      	cmp	r1, #0
 800747a:	d1f3      	bne.n	8007464 <HAL_UART_Transmit_DMA+0x64>
		return HAL_OK;
 800747c:	2000      	movs	r0, #0
}
 800747e:	bd10      	pop	{r4, pc}
		return HAL_BUSY;
 8007480:	2002      	movs	r0, #2
}
 8007482:	4770      	bx	lr
			return HAL_ERROR;
 8007484:	2001      	movs	r0, #1
 8007486:	e7fa      	b.n	800747e <HAL_UART_Transmit_DMA+0x7e>
 8007488:	080075ab 	.word	0x080075ab
 800748c:	08007615 	.word	0x08007615
 8007490:	08007623 	.word	0x08007623

08007494 <HAL_UART_AbortTransmit>:
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart) {
 8007494:	b510      	push	{r4, lr}
 8007496:	4604      	mov	r4, r0
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007498:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749a:	e852 3f00 	ldrex	r3, [r2]
 800749e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a2:	e842 3100 	strex	r1, r3, [r2]
 80074a6:	2900      	cmp	r1, #0
 80074a8:	d1f6      	bne.n	8007498 <HAL_UART_AbortTransmit+0x4>
	if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) {
 80074aa:	6823      	ldr	r3, [r4, #0]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f013 0f80 	tst.w	r3, #128	; 0x80
 80074b2:	d013      	beq.n	80074dc <HAL_UART_AbortTransmit+0x48>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80074b4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b6:	f102 0308 	add.w	r3, r2, #8
 80074ba:	e853 3f00 	ldrex	r3, [r3]
 80074be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c2:	3208      	adds	r2, #8
 80074c4:	e842 3100 	strex	r1, r3, [r2]
 80074c8:	2900      	cmp	r1, #0
 80074ca:	d1f3      	bne.n	80074b4 <HAL_UART_AbortTransmit+0x20>
		if (huart->hdmatx != NULL) {
 80074cc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80074ce:	b12b      	cbz	r3, 80074dc <HAL_UART_AbortTransmit+0x48>
			huart->hdmatx->XferAbortCallback = NULL;
 80074d0:	2200      	movs	r2, #0
 80074d2:	651a      	str	r2, [r3, #80]	; 0x50
			if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK) {
 80074d4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80074d6:	f7fd f90f 	bl	80046f8 <HAL_DMA_Abort>
 80074da:	b928      	cbnz	r0, 80074e8 <HAL_UART_AbortTransmit+0x54>
	huart->TxXferCount = 0U;
 80074dc:	2000      	movs	r0, #0
 80074de:	f8a4 0052 	strh.w	r0, [r4, #82]	; 0x52
	huart->gState = HAL_UART_STATE_READY;
 80074e2:	2320      	movs	r3, #32
 80074e4:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 80074e6:	bd10      	pop	{r4, pc}
				if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT) {
 80074e8:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80074ea:	f7fd fa51 	bl	8004990 <HAL_DMA_GetError>
 80074ee:	2820      	cmp	r0, #32
 80074f0:	d1f4      	bne.n	80074dc <HAL_UART_AbortTransmit+0x48>
					huart->ErrorCode = HAL_UART_ERROR_DMA;
 80074f2:	2310      	movs	r3, #16
 80074f4:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
					return HAL_TIMEOUT;
 80074f8:	2003      	movs	r0, #3
 80074fa:	e7f4      	b.n	80074e6 <HAL_UART_AbortTransmit+0x52>

080074fc <HAL_UART_AbortReceive>:
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart) {
 80074fc:	b510      	push	{r4, lr}
 80074fe:	4604      	mov	r4, r0
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007500:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	e852 3f00 	ldrex	r3, [r2]
 8007506:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	e842 3100 	strex	r1, r3, [r2]
 800750e:	2900      	cmp	r1, #0
 8007510:	d1f6      	bne.n	8007500 <HAL_UART_AbortReceive+0x4>
	ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007512:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007514:	f102 0308 	add.w	r3, r2, #8
 8007518:	e853 3f00 	ldrex	r3, [r3]
 800751c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	3208      	adds	r2, #8
 8007522:	e842 3100 	strex	r1, r3, [r2]
 8007526:	2900      	cmp	r1, #0
 8007528:	d1f3      	bne.n	8007512 <HAL_UART_AbortReceive+0x16>
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 800752a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800752c:	2b01      	cmp	r3, #1
 800752e:	d028      	beq.n	8007582 <HAL_UART_AbortReceive+0x86>
	if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8007530:	6823      	ldr	r3, [r4, #0]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007538:	d013      	beq.n	8007562 <HAL_UART_AbortReceive+0x66>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800753a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	f102 0308 	add.w	r3, r2, #8
 8007540:	e853 3f00 	ldrex	r3, [r3]
 8007544:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007548:	3208      	adds	r2, #8
 800754a:	e842 3100 	strex	r1, r3, [r2]
 800754e:	2900      	cmp	r1, #0
 8007550:	d1f3      	bne.n	800753a <HAL_UART_AbortReceive+0x3e>
		if (huart->hdmarx != NULL) {
 8007552:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8007554:	b12b      	cbz	r3, 8007562 <HAL_UART_AbortReceive+0x66>
			huart->hdmarx->XferAbortCallback = NULL;
 8007556:	2200      	movs	r2, #0
 8007558:	651a      	str	r2, [r3, #80]	; 0x50
			if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK) {
 800755a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800755c:	f7fd f8cc 	bl	80046f8 <HAL_DMA_Abort>
 8007560:	b9c8      	cbnz	r0, 8007596 <HAL_UART_AbortReceive+0x9a>
	huart->RxXferCount = 0U;
 8007562:	2000      	movs	r0, #0
 8007564:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
	__HAL_UART_CLEAR_FLAG(huart,
 8007568:	6823      	ldr	r3, [r4, #0]
 800756a:	220f      	movs	r2, #15
 800756c:	621a      	str	r2, [r3, #32]
	__HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800756e:	6822      	ldr	r2, [r4, #0]
 8007570:	6993      	ldr	r3, [r2, #24]
 8007572:	f043 0308 	orr.w	r3, r3, #8
 8007576:	6193      	str	r3, [r2, #24]
	huart->RxState = HAL_UART_STATE_READY;
 8007578:	2320      	movs	r3, #32
 800757a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757e:	6620      	str	r0, [r4, #96]	; 0x60
}
 8007580:	bd10      	pop	{r4, pc}
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007582:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007584:	e852 3f00 	ldrex	r3, [r2]
 8007588:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758c:	e842 3100 	strex	r1, r3, [r2]
 8007590:	2900      	cmp	r1, #0
 8007592:	d1f6      	bne.n	8007582 <HAL_UART_AbortReceive+0x86>
 8007594:	e7cc      	b.n	8007530 <HAL_UART_AbortReceive+0x34>
				if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT) {
 8007596:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8007598:	f7fd f9fa 	bl	8004990 <HAL_DMA_GetError>
 800759c:	2820      	cmp	r0, #32
 800759e:	d1e0      	bne.n	8007562 <HAL_UART_AbortReceive+0x66>
					huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075a0:	2310      	movs	r3, #16
 80075a2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
					return HAL_TIMEOUT;
 80075a6:	2003      	movs	r0, #3
 80075a8:	e7ea      	b.n	8007580 <HAL_UART_AbortReceive+0x84>

080075aa <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma) {
 80075aa:	b508      	push	{r3, lr}
 80075ac:	4603      	mov	r3, r0
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 80075ae:	6b80      	ldr	r0, [r0, #56]	; 0x38
	if (hdma->Init.Mode == DMA_CIRCULAR) {
 80075b0:	69db      	ldr	r3, [r3, #28]
 80075b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075b6:	d118      	bne.n	80075ea <UART_DMATransmitCplt+0x40>
		huart->TxXferCount = 0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075be:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c0:	f102 0308 	add.w	r3, r2, #8
 80075c4:	e853 3f00 	ldrex	r3, [r3]
 80075c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075cc:	3208      	adds	r2, #8
 80075ce:	e842 3100 	strex	r1, r3, [r2]
 80075d2:	2900      	cmp	r1, #0
 80075d4:	d1f3      	bne.n	80075be <UART_DMATransmitCplt+0x14>
		ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075d6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d8:	e852 3f00 	ldrex	r3, [r2]
 80075dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e0:	e842 3100 	strex	r1, r3, [r2]
 80075e4:	2900      	cmp	r1, #0
 80075e6:	d1f6      	bne.n	80075d6 <UART_DMATransmitCplt+0x2c>
}
 80075e8:	bd08      	pop	{r3, pc}
		HAL_UART_TxCpltCallback(huart);
 80075ea:	f7fc f847 	bl	800367c <HAL_UART_TxCpltCallback>
}
 80075ee:	e7fb      	b.n	80075e8 <UART_DMATransmitCplt+0x3e>

080075f0 <UART_EndTransmit_IT>:
 * @brief  Wrap up transmission in non-blocking mode.
 * @param  huart pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 80075f0:	b508      	push	{r3, lr}
	/* Disable the UART Transmit Complete Interrupt */
	ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075f2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f4:	e852 3f00 	ldrex	r3, [r2]
 80075f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fc:	e842 3100 	strex	r1, r3, [r2]
 8007600:	2900      	cmp	r1, #0
 8007602:	d1f6      	bne.n	80075f2 <UART_EndTransmit_IT+0x2>

	/* Tx process is ended, restore huart->gState to Ready */
	huart->gState = HAL_UART_STATE_READY;
 8007604:	2320      	movs	r3, #32
 8007606:	67c3      	str	r3, [r0, #124]	; 0x7c

	/* Cleat TxISR function pointer */
	huart->TxISR = NULL;
 8007608:	2300      	movs	r3, #0
 800760a:	66c3      	str	r3, [r0, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
	/*Call legacy weak Tx complete callback*/
	HAL_UART_TxCpltCallback(huart);
 800760c:	f7fc f836 	bl	800367c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007610:	bd08      	pop	{r3, pc}

08007612 <HAL_UART_TxHalfCpltCallback>:
}
 8007612:	4770      	bx	lr

08007614 <UART_DMATxHalfCplt>:
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma) {
 8007614:	b508      	push	{r3, lr}
	HAL_UART_TxHalfCpltCallback(huart);
 8007616:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8007618:	f7ff fffb 	bl	8007612 <HAL_UART_TxHalfCpltCallback>
}
 800761c:	bd08      	pop	{r3, pc}

0800761e <HAL_UART_RxHalfCpltCallback>:
}
 800761e:	4770      	bx	lr

08007620 <HAL_UART_ErrorCallback>:
}
 8007620:	4770      	bx	lr

08007622 <UART_DMAError>:
static void UART_DMAError(DMA_HandleTypeDef *hdma) {
 8007622:	b538      	push	{r3, r4, r5, lr}
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 8007624:	6b84      	ldr	r4, [r0, #56]	; 0x38
	const HAL_UART_StateTypeDef gstate = huart->gState;
 8007626:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
	const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007628:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
	if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007634:	d001      	beq.n	800763a <UART_DMAError+0x18>
			&& (gstate == HAL_UART_STATE_BUSY_TX)) {
 8007636:	2a21      	cmp	r2, #33	; 0x21
 8007638:	d010      	beq.n	800765c <UART_DMAError+0x3a>
	if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800763a:	6823      	ldr	r3, [r4, #0]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007642:	d001      	beq.n	8007648 <UART_DMAError+0x26>
			&& (rxstate == HAL_UART_STATE_BUSY_RX)) {
 8007644:	2d22      	cmp	r5, #34	; 0x22
 8007646:	d010      	beq.n	800766a <UART_DMAError+0x48>
	huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007648:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800764c:	f043 0310 	orr.w	r3, r3, #16
 8007650:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	HAL_UART_ErrorCallback(huart);
 8007654:	4620      	mov	r0, r4
 8007656:	f7ff ffe3 	bl	8007620 <HAL_UART_ErrorCallback>
}
 800765a:	bd38      	pop	{r3, r4, r5, pc}
		huart->TxXferCount = 0U;
 800765c:	2300      	movs	r3, #0
 800765e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
		UART_EndTxTransfer(huart);
 8007662:	4620      	mov	r0, r4
 8007664:	f7ff fe0f 	bl	8007286 <UART_EndTxTransfer>
 8007668:	e7e7      	b.n	800763a <UART_DMAError+0x18>
		huart->RxXferCount = 0U;
 800766a:	2300      	movs	r3, #0
 800766c:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
		UART_EndRxTransfer(huart);
 8007670:	4620      	mov	r0, r4
 8007672:	f7ff fe14 	bl	800729e <UART_EndRxTransfer>
 8007676:	e7e7      	b.n	8007648 <UART_DMAError+0x26>

08007678 <UART_DMAAbortOnError>:
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma) {
 8007678:	b508      	push	{r3, lr}
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 800767a:	6b80      	ldr	r0, [r0, #56]	; 0x38
	huart->RxXferCount = 0U;
 800767c:	2300      	movs	r3, #0
 800767e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
	huart->TxXferCount = 0U;
 8007682:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
	HAL_UART_ErrorCallback(huart);
 8007686:	f7ff ffcb 	bl	8007620 <HAL_UART_ErrorCallback>
}
 800768a:	bd08      	pop	{r3, pc}

0800768c <HAL_UARTEx_RxEventCallback>:
}
 800768c:	4770      	bx	lr

0800768e <UART_DMARxHalfCplt>:
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma) {
 800768e:	b508      	push	{r3, lr}
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 8007690:	6b80      	ldr	r0, [r0, #56]	; 0x38
	huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007692:	2301      	movs	r3, #1
 8007694:	6643      	str	r3, [r0, #100]	; 0x64
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 8007696:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007698:	2b01      	cmp	r3, #1
 800769a:	d002      	beq.n	80076a2 <UART_DMARxHalfCplt+0x14>
		HAL_UART_RxHalfCpltCallback(huart);
 800769c:	f7ff ffbf 	bl	800761e <HAL_UART_RxHalfCpltCallback>
}
 80076a0:	bd08      	pop	{r3, pc}
		HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80076a2:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 80076a6:	0849      	lsrs	r1, r1, #1
 80076a8:	f7ff fff0 	bl	800768c <HAL_UARTEx_RxEventCallback>
 80076ac:	e7f8      	b.n	80076a0 <UART_DMARxHalfCplt+0x12>

080076ae <UART_DMAReceiveCplt>:
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma) {
 80076ae:	b508      	push	{r3, lr}
 80076b0:	4603      	mov	r3, r0
	UART_HandleTypeDef *huart = (UART_HandleTypeDef*) (hdma->Parent);
 80076b2:	6b80      	ldr	r0, [r0, #56]	; 0x38
	if (hdma->Init.Mode != DMA_CIRCULAR) {
 80076b4:	69db      	ldr	r3, [r3, #28]
 80076b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076ba:	d029      	beq.n	8007710 <UART_DMAReceiveCplt+0x62>
		huart->RxXferCount = 0U;
 80076bc:	2300      	movs	r3, #0
 80076be:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
		ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076c2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	e852 3f00 	ldrex	r3, [r2]
 80076c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	e842 3100 	strex	r1, r3, [r2]
 80076d0:	2900      	cmp	r1, #0
 80076d2:	d1f6      	bne.n	80076c2 <UART_DMAReceiveCplt+0x14>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d6:	f102 0308 	add.w	r3, r2, #8
 80076da:	e853 3f00 	ldrex	r3, [r3]
 80076de:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	3208      	adds	r2, #8
 80076e4:	e842 3100 	strex	r1, r3, [r2]
 80076e8:	2900      	cmp	r1, #0
 80076ea:	d1f3      	bne.n	80076d4 <UART_DMAReceiveCplt+0x26>
		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076ec:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ee:	f102 0308 	add.w	r3, r2, #8
 80076f2:	e853 3f00 	ldrex	r3, [r3]
 80076f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	3208      	adds	r2, #8
 80076fc:	e842 3100 	strex	r1, r3, [r2]
 8007700:	2900      	cmp	r1, #0
 8007702:	d1f3      	bne.n	80076ec <UART_DMAReceiveCplt+0x3e>
		huart->RxState = HAL_UART_STATE_READY;
 8007704:	2320      	movs	r3, #32
 8007706:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
		if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 800770a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800770c:	2b01      	cmp	r3, #1
 800770e:	d007      	beq.n	8007720 <UART_DMAReceiveCplt+0x72>
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007710:	2300      	movs	r3, #0
 8007712:	6643      	str	r3, [r0, #100]	; 0x64
	if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE) {
 8007714:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007716:	2b01      	cmp	r3, #1
 8007718:	d00c      	beq.n	8007734 <UART_DMAReceiveCplt+0x86>
		HAL_UART_RxCpltCallback(huart);
 800771a:	f7fb ff93 	bl	8003644 <HAL_UART_RxCpltCallback>
}
 800771e:	bd08      	pop	{r3, pc}
			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007720:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007722:	e852 3f00 	ldrex	r3, [r2]
 8007726:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772a:	e842 3100 	strex	r1, r3, [r2]
 800772e:	2900      	cmp	r1, #0
 8007730:	d1f6      	bne.n	8007720 <UART_DMAReceiveCplt+0x72>
 8007732:	e7ed      	b.n	8007710 <UART_DMAReceiveCplt+0x62>
		HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007734:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8007738:	f7ff ffa8 	bl	800768c <HAL_UARTEx_RxEventCallback>
 800773c:	e7ef      	b.n	800771e <UART_DMAReceiveCplt+0x70>

0800773e <HAL_UARTEx_WakeupCallback>:
}
 800773e:	4770      	bx	lr

08007740 <HAL_UART_IRQHandler>:
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 8007740:	b570      	push	{r4, r5, r6, lr}
 8007742:	4604      	mov	r4, r0
	uint32_t isrflags = READ_REG(huart->Instance->ISR);
 8007744:	6801      	ldr	r1, [r0, #0]
 8007746:	69cb      	ldr	r3, [r1, #28]
	uint32_t cr1its = READ_REG(huart->Instance->CR1);
 8007748:	6808      	ldr	r0, [r1, #0]
	uint32_t cr3its = READ_REG(huart->Instance->CR3);
 800774a:	688d      	ldr	r5, [r1, #8]
	errorflags = (isrflags
 800774c:	f640 020f 	movw	r2, #2063	; 0x80f
	if (errorflags == 0U) {
 8007750:	401a      	ands	r2, r3
 8007752:	d105      	bne.n	8007760 <HAL_UART_IRQHandler+0x20>
		if (((isrflags & USART_ISR_RXNE) != 0U)
 8007754:	f013 0f20 	tst.w	r3, #32
 8007758:	d002      	beq.n	8007760 <HAL_UART_IRQHandler+0x20>
				&& ((cr1its & USART_CR1_RXNEIE) != 0U)) {
 800775a:	f010 0f20 	tst.w	r0, #32
 800775e:	d120      	bne.n	80077a2 <HAL_UART_IRQHandler+0x62>
	if ((errorflags != 0U)
 8007760:	b12a      	cbz	r2, 800776e <HAL_UART_IRQHandler+0x2e>
			&& (((cr3its & USART_CR3_EIE) != 0U)
 8007762:	f015 0201 	ands.w	r2, r5, #1
 8007766:	d122      	bne.n	80077ae <HAL_UART_IRQHandler+0x6e>
					|| ((cr1its
 8007768:	4eae      	ldr	r6, [pc, #696]	; (8007a24 <HAL_UART_IRQHandler+0x2e4>)
 800776a:	4230      	tst	r0, r6
 800776c:	d11f      	bne.n	80077ae <HAL_UART_IRQHandler+0x6e>
	if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800776e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8007770:	2a01      	cmp	r2, #1
 8007772:	f000 80ab 	beq.w	80078cc <HAL_UART_IRQHandler+0x18c>
	if (((isrflags & USART_ISR_WUF) != 0U)
 8007776:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800777a:	d003      	beq.n	8007784 <HAL_UART_IRQHandler+0x44>
			&& ((cr3its & USART_CR3_WUFIE) != 0U)) {
 800777c:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8007780:	f040 813e 	bne.w	8007a00 <HAL_UART_IRQHandler+0x2c0>
	if (((isrflags & USART_ISR_TXE) != 0U)
 8007784:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007788:	d003      	beq.n	8007792 <HAL_UART_IRQHandler+0x52>
			&& ((cr1its & USART_CR1_TXEIE) != 0U)) {
 800778a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800778e:	f040 813e 	bne.w	8007a0e <HAL_UART_IRQHandler+0x2ce>
	if (((isrflags & USART_ISR_TC) != 0U)
 8007792:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007796:	d003      	beq.n	80077a0 <HAL_UART_IRQHandler+0x60>
			&& ((cr1its & USART_CR1_TCIE) != 0U)) {
 8007798:	f010 0f40 	tst.w	r0, #64	; 0x40
 800779c:	f040 813e 	bne.w	8007a1c <HAL_UART_IRQHandler+0x2dc>
}
 80077a0:	bd70      	pop	{r4, r5, r6, pc}
			if (huart->RxISR != NULL) {
 80077a2:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d0fb      	beq.n	80077a0 <HAL_UART_IRQHandler+0x60>
				huart->RxISR(huart);
 80077a8:	4620      	mov	r0, r4
 80077aa:	4798      	blx	r3
			return;
 80077ac:	e7f8      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
		if (((isrflags & USART_ISR_PE) != 0U)
 80077ae:	f013 0f01 	tst.w	r3, #1
 80077b2:	d009      	beq.n	80077c8 <HAL_UART_IRQHandler+0x88>
				&& ((cr1its & USART_CR1_PEIE) != 0U)) {
 80077b4:	f410 7f80 	tst.w	r0, #256	; 0x100
 80077b8:	d006      	beq.n	80077c8 <HAL_UART_IRQHandler+0x88>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077ba:	2501      	movs	r5, #1
 80077bc:	620d      	str	r5, [r1, #32]
			huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077be:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80077c2:	4329      	orrs	r1, r5
 80077c4:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_FE) != 0U)
 80077c8:	f013 0f02 	tst.w	r3, #2
 80077cc:	d009      	beq.n	80077e2 <HAL_UART_IRQHandler+0xa2>
				&& ((cr3its & USART_CR3_EIE) != 0U)) {
 80077ce:	b142      	cbz	r2, 80077e2 <HAL_UART_IRQHandler+0xa2>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80077d0:	6821      	ldr	r1, [r4, #0]
 80077d2:	2502      	movs	r5, #2
 80077d4:	620d      	str	r5, [r1, #32]
			huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077d6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80077da:	f041 0104 	orr.w	r1, r1, #4
 80077de:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_NE) != 0U)
 80077e2:	f013 0f04 	tst.w	r3, #4
 80077e6:	d009      	beq.n	80077fc <HAL_UART_IRQHandler+0xbc>
				&& ((cr3its & USART_CR3_EIE) != 0U)) {
 80077e8:	b142      	cbz	r2, 80077fc <HAL_UART_IRQHandler+0xbc>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077ea:	6821      	ldr	r1, [r4, #0]
 80077ec:	2504      	movs	r5, #4
 80077ee:	620d      	str	r5, [r1, #32]
			huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077f0:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80077f4:	f041 0102 	orr.w	r1, r1, #2
 80077f8:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_ORE) != 0U)
 80077fc:	f013 0f08 	tst.w	r3, #8
 8007800:	d00b      	beq.n	800781a <HAL_UART_IRQHandler+0xda>
				&& (((cr1its & USART_CR1_RXNEIE) != 0U)
 8007802:	f010 0f20 	tst.w	r0, #32
 8007806:	d100      	bne.n	800780a <HAL_UART_IRQHandler+0xca>
						|| ((cr3its & USART_CR3_EIE) != 0U))) {
 8007808:	b13a      	cbz	r2, 800781a <HAL_UART_IRQHandler+0xda>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800780a:	6822      	ldr	r2, [r4, #0]
 800780c:	2108      	movs	r1, #8
 800780e:	6211      	str	r1, [r2, #32]
			huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007810:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8007814:	430a      	orrs	r2, r1
 8007816:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
		if (((isrflags & USART_ISR_RTOF) != 0U)
 800781a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800781e:	d00c      	beq.n	800783a <HAL_UART_IRQHandler+0xfa>
				&& ((cr1its & USART_CR1_RTOIE) != 0U)) {
 8007820:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8007824:	d009      	beq.n	800783a <HAL_UART_IRQHandler+0xfa>
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007826:	6822      	ldr	r2, [r4, #0]
 8007828:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800782c:	6211      	str	r1, [r2, #32]
			huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800782e:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8007832:	f042 0220 	orr.w	r2, r2, #32
 8007836:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
		if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800783a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800783e:	2a00      	cmp	r2, #0
 8007840:	d0ae      	beq.n	80077a0 <HAL_UART_IRQHandler+0x60>
			if (((isrflags & USART_ISR_RXNE) != 0U)
 8007842:	f013 0f20 	tst.w	r3, #32
 8007846:	d006      	beq.n	8007856 <HAL_UART_IRQHandler+0x116>
					&& ((cr1its & USART_CR1_RXNEIE) != 0U)) {
 8007848:	f010 0f20 	tst.w	r0, #32
 800784c:	d003      	beq.n	8007856 <HAL_UART_IRQHandler+0x116>
				if (huart->RxISR != NULL) {
 800784e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8007850:	b10b      	cbz	r3, 8007856 <HAL_UART_IRQHandler+0x116>
					huart->RxISR(huart);
 8007852:	4620      	mov	r0, r4
 8007854:	4798      	blx	r3
			errorcode = huart->ErrorCode;
 8007856:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
			if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007862:	d102      	bne.n	800786a <HAL_UART_IRQHandler+0x12a>
					|| ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE))
 8007864:	f012 0f28 	tst.w	r2, #40	; 0x28
 8007868:	d029      	beq.n	80078be <HAL_UART_IRQHandler+0x17e>
				UART_EndRxTransfer(huart);
 800786a:	4620      	mov	r0, r4
 800786c:	f7ff fd17 	bl	800729e <UART_EndRxTransfer>
				if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8007870:	6823      	ldr	r3, [r4, #0]
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007878:	d01d      	beq.n	80078b6 <HAL_UART_IRQHandler+0x176>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800787a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787c:	f102 0308 	add.w	r3, r2, #8
 8007880:	e853 3f00 	ldrex	r3, [r3]
 8007884:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007888:	3208      	adds	r2, #8
 800788a:	e842 3100 	strex	r1, r3, [r2]
 800788e:	2900      	cmp	r1, #0
 8007890:	d1f3      	bne.n	800787a <HAL_UART_IRQHandler+0x13a>
					if (huart->hdmarx != NULL) {
 8007892:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8007894:	b15b      	cbz	r3, 80078ae <HAL_UART_IRQHandler+0x16e>
						huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007896:	4a64      	ldr	r2, [pc, #400]	; (8007a28 <HAL_UART_IRQHandler+0x2e8>)
 8007898:	651a      	str	r2, [r3, #80]	; 0x50
						if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) {
 800789a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800789c:	f7fc ff76 	bl	800478c <HAL_DMA_Abort_IT>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	f43f af7d 	beq.w	80077a0 <HAL_UART_IRQHandler+0x60>
							huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078a6:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80078a8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80078aa:	4798      	blx	r3
 80078ac:	e778      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
						HAL_UART_ErrorCallback(huart);
 80078ae:	4620      	mov	r0, r4
 80078b0:	f7ff feb6 	bl	8007620 <HAL_UART_ErrorCallback>
 80078b4:	e774      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
					HAL_UART_ErrorCallback(huart);
 80078b6:	4620      	mov	r0, r4
 80078b8:	f7ff feb2 	bl	8007620 <HAL_UART_ErrorCallback>
 80078bc:	e770      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
				HAL_UART_ErrorCallback(huart);
 80078be:	4620      	mov	r0, r4
 80078c0:	f7ff feae 	bl	8007620 <HAL_UART_ErrorCallback>
				huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078c4:	2300      	movs	r3, #0
 80078c6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
		return;
 80078ca:	e769      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
			&& ((isrflags & USART_ISR_IDLE) != 0U)
 80078cc:	f013 0f10 	tst.w	r3, #16
 80078d0:	f43f af51 	beq.w	8007776 <HAL_UART_IRQHandler+0x36>
			&& ((cr1its & USART_ISR_IDLE) != 0U)) {
 80078d4:	f010 0f10 	tst.w	r0, #16
 80078d8:	f43f af4d 	beq.w	8007776 <HAL_UART_IRQHandler+0x36>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078dc:	2310      	movs	r3, #16
 80078de:	620b      	str	r3, [r1, #32]
		if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 80078e0:	6823      	ldr	r3, [r4, #0]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80078e8:	d050      	beq.n	800798c <HAL_UART_IRQHandler+0x24c>
			uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(
 80078ea:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80078ec:	6813      	ldr	r3, [r2, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	b29b      	uxth	r3, r3
			if ((nb_remaining_rx_data > 0U)
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f43f af54 	beq.w	80077a0 <HAL_UART_IRQHandler+0x60>
					&& (nb_remaining_rx_data < huart->RxXferSize)) {
 80078f8:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80078fc:	4299      	cmp	r1, r3
 80078fe:	f67f af4f 	bls.w	80077a0 <HAL_UART_IRQHandler+0x60>
				huart->RxXferCount = nb_remaining_rx_data;
 8007902:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
				if (huart->hdmarx->Init.Mode != DMA_CIRCULAR) {
 8007906:	69d3      	ldr	r3, [r2, #28]
 8007908:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800790c:	d031      	beq.n	8007972 <HAL_UART_IRQHandler+0x232>
					ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800790e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007910:	e852 3f00 	ldrex	r3, [r2]
 8007914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007918:	e842 3100 	strex	r1, r3, [r2]
 800791c:	2900      	cmp	r1, #0
 800791e:	d1f6      	bne.n	800790e <HAL_UART_IRQHandler+0x1ce>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007920:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007922:	f102 0308 	add.w	r3, r2, #8
 8007926:	e853 3f00 	ldrex	r3, [r3]
 800792a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792e:	3208      	adds	r2, #8
 8007930:	e842 3100 	strex	r1, r3, [r2]
 8007934:	2900      	cmp	r1, #0
 8007936:	d1f3      	bne.n	8007920 <HAL_UART_IRQHandler+0x1e0>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007938:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793a:	f102 0308 	add.w	r3, r2, #8
 800793e:	e853 3f00 	ldrex	r3, [r3]
 8007942:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007946:	3208      	adds	r2, #8
 8007948:	e842 3100 	strex	r1, r3, [r2]
 800794c:	2900      	cmp	r1, #0
 800794e:	d1f3      	bne.n	8007938 <HAL_UART_IRQHandler+0x1f8>
					huart->RxState = HAL_UART_STATE_READY;
 8007950:	2320      	movs	r3, #32
 8007952:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
					huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007956:	2300      	movs	r3, #0
 8007958:	6623      	str	r3, [r4, #96]	; 0x60
					ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800795a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795c:	e852 3f00 	ldrex	r3, [r2]
 8007960:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007964:	e842 3100 	strex	r1, r3, [r2]
 8007968:	2900      	cmp	r1, #0
 800796a:	d1f6      	bne.n	800795a <HAL_UART_IRQHandler+0x21a>
					(void) HAL_DMA_Abort(huart->hdmarx);
 800796c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800796e:	f7fc fec3 	bl	80046f8 <HAL_DMA_Abort>
				huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007972:	2302      	movs	r3, #2
 8007974:	6663      	str	r3, [r4, #100]	; 0x64
						(huart->RxXferSize - huart->RxXferCount));
 8007976:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 800797a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 800797e:	b29b      	uxth	r3, r3
				HAL_UARTEx_RxEventCallback(huart,
 8007980:	1ac9      	subs	r1, r1, r3
 8007982:	b289      	uxth	r1, r1
 8007984:	4620      	mov	r0, r4
 8007986:	f7ff fe81 	bl	800768c <HAL_UARTEx_RxEventCallback>
			return;
 800798a:	e709      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
			uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800798c:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8007990:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8007994:	b29b      	uxth	r3, r3
 8007996:	1ac9      	subs	r1, r1, r3
 8007998:	b289      	uxth	r1, r1
			if ((huart->RxXferCount > 0U) && (nb_rx_data > 0U)) {
 800799a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 800799e:	b29b      	uxth	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f43f aefd 	beq.w	80077a0 <HAL_UART_IRQHandler+0x60>
 80079a6:	2900      	cmp	r1, #0
 80079a8:	f43f aefa 	beq.w	80077a0 <HAL_UART_IRQHandler+0x60>
				ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 80079ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ae:	e852 3f00 	ldrex	r3, [r2]
 80079b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	e842 3000 	strex	r0, r3, [r2]
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d1f6      	bne.n	80079ac <HAL_UART_IRQHandler+0x26c>
				ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c0:	f102 0308 	add.w	r3, r2, #8
 80079c4:	e853 3f00 	ldrex	r3, [r3]
 80079c8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079cc:	3208      	adds	r2, #8
 80079ce:	e842 3000 	strex	r0, r3, [r2]
 80079d2:	2800      	cmp	r0, #0
 80079d4:	d1f3      	bne.n	80079be <HAL_UART_IRQHandler+0x27e>
				huart->RxState = HAL_UART_STATE_READY;
 80079d6:	2320      	movs	r3, #32
 80079d8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
				huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079dc:	2300      	movs	r3, #0
 80079de:	6623      	str	r3, [r4, #96]	; 0x60
				huart->RxISR = NULL;
 80079e0:	66a3      	str	r3, [r4, #104]	; 0x68
				ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079e2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e4:	e852 3f00 	ldrex	r3, [r2]
 80079e8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ec:	e842 3000 	strex	r0, r3, [r2]
 80079f0:	2800      	cmp	r0, #0
 80079f2:	d1f6      	bne.n	80079e2 <HAL_UART_IRQHandler+0x2a2>
				huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079f4:	2302      	movs	r3, #2
 80079f6:	6663      	str	r3, [r4, #100]	; 0x64
				HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079f8:	4620      	mov	r0, r4
 80079fa:	f7ff fe47 	bl	800768c <HAL_UARTEx_RxEventCallback>
			return;
 80079fe:	e6cf      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
		__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a04:	620b      	str	r3, [r1, #32]
		HAL_UARTEx_WakeupCallback(huart);
 8007a06:	4620      	mov	r0, r4
 8007a08:	f7ff fe99 	bl	800773e <HAL_UARTEx_WakeupCallback>
		return;
 8007a0c:	e6c8      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
		if (huart->TxISR != NULL) {
 8007a0e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f43f aec5 	beq.w	80077a0 <HAL_UART_IRQHandler+0x60>
			huart->TxISR(huart);
 8007a16:	4620      	mov	r0, r4
 8007a18:	4798      	blx	r3
		return;
 8007a1a:	e6c1      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
		UART_EndTransmit_IT(huart);
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f7ff fde7 	bl	80075f0 <UART_EndTransmit_IT>
		return;
 8007a22:	e6bd      	b.n	80077a0 <HAL_UART_IRQHandler+0x60>
 8007a24:	04000120 	.word	0x04000120
 8007a28:	08007679 	.word	0x08007679

08007a2c <UART_SetConfig>:
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart) {
 8007a2c:	b510      	push	{r4, lr}
 8007a2e:	4604      	mov	r4, r0
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8007a30:	6883      	ldr	r3, [r0, #8]
 8007a32:	6902      	ldr	r2, [r0, #16]
 8007a34:	4313      	orrs	r3, r2
			| huart->Init.Mode | huart->Init.OverSampling;
 8007a36:	6942      	ldr	r2, [r0, #20]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	69c2      	ldr	r2, [r0, #28]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8007a3c:	4313      	orrs	r3, r2
	MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a3e:	6801      	ldr	r1, [r0, #0]
 8007a40:	6808      	ldr	r0, [r1, #0]
 8007a42:	4a93      	ldr	r2, [pc, #588]	; (8007c90 <UART_SetConfig+0x264>)
 8007a44:	4002      	ands	r2, r0
 8007a46:	431a      	orrs	r2, r3
 8007a48:	600a      	str	r2, [r1, #0]
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a4a:	6822      	ldr	r2, [r4, #0]
 8007a4c:	6853      	ldr	r3, [r2, #4]
 8007a4e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007a52:	68e1      	ldr	r1, [r4, #12]
 8007a54:	430b      	orrs	r3, r1
 8007a56:	6053      	str	r3, [r2, #4]
	tmpreg = (uint32_t) huart->Init.HwFlowCtl;
 8007a58:	69a2      	ldr	r2, [r4, #24]
	tmpreg |= huart->Init.OneBitSampling;
 8007a5a:	6a23      	ldr	r3, [r4, #32]
 8007a5c:	431a      	orrs	r2, r3
	MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a5e:	6821      	ldr	r1, [r4, #0]
 8007a60:	688b      	ldr	r3, [r1, #8]
 8007a62:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007a66:	4313      	orrs	r3, r2
 8007a68:	608b      	str	r3, [r1, #8]
	UART_GETCLOCKSOURCE(huart, clocksource);
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	4a89      	ldr	r2, [pc, #548]	; (8007c94 <UART_SetConfig+0x268>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d019      	beq.n	8007aa6 <UART_SetConfig+0x7a>
 8007a72:	4a89      	ldr	r2, [pc, #548]	; (8007c98 <UART_SetConfig+0x26c>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d029      	beq.n	8007acc <UART_SetConfig+0xa0>
 8007a78:	4a88      	ldr	r2, [pc, #544]	; (8007c9c <UART_SetConfig+0x270>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d03e      	beq.n	8007afc <UART_SetConfig+0xd0>
 8007a7e:	4a88      	ldr	r2, [pc, #544]	; (8007ca0 <UART_SetConfig+0x274>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d062      	beq.n	8007b4a <UART_SetConfig+0x11e>
 8007a84:	4a87      	ldr	r2, [pc, #540]	; (8007ca4 <UART_SetConfig+0x278>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d071      	beq.n	8007b6e <UART_SetConfig+0x142>
 8007a8a:	4a87      	ldr	r2, [pc, #540]	; (8007ca8 <UART_SetConfig+0x27c>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	f000 8083 	beq.w	8007b98 <UART_SetConfig+0x16c>
 8007a92:	4a86      	ldr	r2, [pc, #536]	; (8007cac <UART_SetConfig+0x280>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	f000 8094 	beq.w	8007bc2 <UART_SetConfig+0x196>
 8007a9a:	4a85      	ldr	r2, [pc, #532]	; (8007cb0 <UART_SetConfig+0x284>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	f000 80a5 	beq.w	8007bec <UART_SetConfig+0x1c0>
 8007aa2:	2310      	movs	r3, #16
 8007aa4:	e03a      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007aa6:	4b83      	ldr	r3, [pc, #524]	; (8007cb4 <UART_SetConfig+0x288>)
 8007aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aac:	f003 0303 	and.w	r3, r3, #3
 8007ab0:	2b03      	cmp	r3, #3
 8007ab2:	d809      	bhi.n	8007ac8 <UART_SetConfig+0x9c>
 8007ab4:	e8df f003 	tbb	[pc, r3]
 8007ab8:	06ae0402 	.word	0x06ae0402
 8007abc:	2301      	movs	r3, #1
 8007abe:	e02d      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007ac0:	2304      	movs	r3, #4
 8007ac2:	e02b      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007ac4:	2308      	movs	r3, #8
 8007ac6:	e029      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007ac8:	2310      	movs	r3, #16
 8007aca:	e027      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007acc:	4b79      	ldr	r3, [pc, #484]	; (8007cb4 <UART_SetConfig+0x288>)
 8007ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ad2:	f003 030c 	and.w	r3, r3, #12
 8007ad6:	2b0c      	cmp	r3, #12
 8007ad8:	d80e      	bhi.n	8007af8 <UART_SetConfig+0xcc>
 8007ada:	e8df f003 	tbb	[pc, r3]
 8007ade:	0d07      	.short	0x0d07
 8007ae0:	0d090d0d 	.word	0x0d090d0d
 8007ae4:	0d9d0d0d 	.word	0x0d9d0d0d
 8007ae8:	0d0d      	.short	0x0d0d
 8007aea:	0b          	.byte	0x0b
 8007aeb:	00          	.byte	0x00
 8007aec:	2300      	movs	r3, #0
 8007aee:	e015      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007af0:	2304      	movs	r3, #4
 8007af2:	e013      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007af4:	2308      	movs	r3, #8
 8007af6:	e011      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007af8:	2310      	movs	r3, #16
 8007afa:	e00f      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007afc:	4b6d      	ldr	r3, [pc, #436]	; (8007cb4 <UART_SetConfig+0x288>)
 8007afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b02:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007b06:	2b20      	cmp	r3, #32
 8007b08:	f000 8088 	beq.w	8007c1c <UART_SetConfig+0x1f0>
 8007b0c:	d819      	bhi.n	8007b42 <UART_SetConfig+0x116>
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f000 8086 	beq.w	8007c20 <UART_SetConfig+0x1f4>
 8007b14:	2b10      	cmp	r3, #16
 8007b16:	f040 8085 	bne.w	8007c24 <UART_SetConfig+0x1f8>
 8007b1a:	2304      	movs	r3, #4
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 8007b1c:	69e0      	ldr	r0, [r4, #28]
 8007b1e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007b22:	f000 80ab 	beq.w	8007c7c <UART_SetConfig+0x250>
		switch (clocksource) {
 8007b26:	2b08      	cmp	r3, #8
 8007b28:	f200 810c 	bhi.w	8007d44 <UART_SetConfig+0x318>
 8007b2c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007b30:	00fb00e8 	.word	0x00fb00e8
 8007b34:	010a00e6 	.word	0x010a00e6
 8007b38:	010a00fe 	.word	0x010a00fe
 8007b3c:	010a010a 	.word	0x010a010a
 8007b40:	0101      	.short	0x0101
	UART_GETCLOCKSOURCE(huart, clocksource);
 8007b42:	2b30      	cmp	r3, #48	; 0x30
 8007b44:	d170      	bne.n	8007c28 <UART_SetConfig+0x1fc>
 8007b46:	2308      	movs	r3, #8
 8007b48:	e7e8      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007b4a:	4b5a      	ldr	r3, [pc, #360]	; (8007cb4 <UART_SetConfig+0x288>)
 8007b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b50:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007b54:	2b80      	cmp	r3, #128	; 0x80
 8007b56:	d069      	beq.n	8007c2c <UART_SetConfig+0x200>
 8007b58:	d805      	bhi.n	8007b66 <UART_SetConfig+0x13a>
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d068      	beq.n	8007c30 <UART_SetConfig+0x204>
 8007b5e:	2b40      	cmp	r3, #64	; 0x40
 8007b60:	d168      	bne.n	8007c34 <UART_SetConfig+0x208>
 8007b62:	2304      	movs	r3, #4
 8007b64:	e7da      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007b66:	2bc0      	cmp	r3, #192	; 0xc0
 8007b68:	d166      	bne.n	8007c38 <UART_SetConfig+0x20c>
 8007b6a:	2308      	movs	r3, #8
 8007b6c:	e7d6      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007b6e:	4b51      	ldr	r3, [pc, #324]	; (8007cb4 <UART_SetConfig+0x288>)
 8007b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b7c:	d05e      	beq.n	8007c3c <UART_SetConfig+0x210>
 8007b7e:	d806      	bhi.n	8007b8e <UART_SetConfig+0x162>
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d05d      	beq.n	8007c40 <UART_SetConfig+0x214>
 8007b84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b88:	d15c      	bne.n	8007c44 <UART_SetConfig+0x218>
 8007b8a:	2304      	movs	r3, #4
 8007b8c:	e7c6      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007b8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b92:	d159      	bne.n	8007c48 <UART_SetConfig+0x21c>
 8007b94:	2308      	movs	r3, #8
 8007b96:	e7c1      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007b98:	4b46      	ldr	r3, [pc, #280]	; (8007cb4 <UART_SetConfig+0x288>)
 8007b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b9e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ba6:	d051      	beq.n	8007c4c <UART_SetConfig+0x220>
 8007ba8:	d806      	bhi.n	8007bb8 <UART_SetConfig+0x18c>
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d050      	beq.n	8007c50 <UART_SetConfig+0x224>
 8007bae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bb2:	d14f      	bne.n	8007c54 <UART_SetConfig+0x228>
 8007bb4:	2304      	movs	r3, #4
 8007bb6:	e7b1      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007bb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007bbc:	d14c      	bne.n	8007c58 <UART_SetConfig+0x22c>
 8007bbe:	2308      	movs	r3, #8
 8007bc0:	e7ac      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007bc2:	4b3c      	ldr	r3, [pc, #240]	; (8007cb4 <UART_SetConfig+0x288>)
 8007bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bc8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007bcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bd0:	d044      	beq.n	8007c5c <UART_SetConfig+0x230>
 8007bd2:	d806      	bhi.n	8007be2 <UART_SetConfig+0x1b6>
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d043      	beq.n	8007c60 <UART_SetConfig+0x234>
 8007bd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bdc:	d142      	bne.n	8007c64 <UART_SetConfig+0x238>
 8007bde:	2304      	movs	r3, #4
 8007be0:	e79c      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007be2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007be6:	d13f      	bne.n	8007c68 <UART_SetConfig+0x23c>
 8007be8:	2308      	movs	r3, #8
 8007bea:	e797      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007bec:	4b31      	ldr	r3, [pc, #196]	; (8007cb4 <UART_SetConfig+0x288>)
 8007bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bf2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007bf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bfa:	d037      	beq.n	8007c6c <UART_SetConfig+0x240>
 8007bfc:	d805      	bhi.n	8007c0a <UART_SetConfig+0x1de>
 8007bfe:	b3bb      	cbz	r3, 8007c70 <UART_SetConfig+0x244>
 8007c00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c04:	d136      	bne.n	8007c74 <UART_SetConfig+0x248>
 8007c06:	2304      	movs	r3, #4
 8007c08:	e788      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c0a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c0e:	d133      	bne.n	8007c78 <UART_SetConfig+0x24c>
 8007c10:	2308      	movs	r3, #8
 8007c12:	e783      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c14:	2302      	movs	r3, #2
 8007c16:	e781      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c18:	2302      	movs	r3, #2
 8007c1a:	e77f      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	e77d      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c20:	2300      	movs	r3, #0
 8007c22:	e77b      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c24:	2310      	movs	r3, #16
 8007c26:	e779      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c28:	2310      	movs	r3, #16
 8007c2a:	e777      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	e775      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c30:	2300      	movs	r3, #0
 8007c32:	e773      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c34:	2310      	movs	r3, #16
 8007c36:	e771      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c38:	2310      	movs	r3, #16
 8007c3a:	e76f      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c3c:	2302      	movs	r3, #2
 8007c3e:	e76d      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c40:	2300      	movs	r3, #0
 8007c42:	e76b      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c44:	2310      	movs	r3, #16
 8007c46:	e769      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c48:	2310      	movs	r3, #16
 8007c4a:	e767      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e765      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c50:	2301      	movs	r3, #1
 8007c52:	e763      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c54:	2310      	movs	r3, #16
 8007c56:	e761      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c58:	2310      	movs	r3, #16
 8007c5a:	e75f      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c5c:	2302      	movs	r3, #2
 8007c5e:	e75d      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c60:	2300      	movs	r3, #0
 8007c62:	e75b      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c64:	2310      	movs	r3, #16
 8007c66:	e759      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c68:	2310      	movs	r3, #16
 8007c6a:	e757      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	e755      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c70:	2300      	movs	r3, #0
 8007c72:	e753      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c74:	2310      	movs	r3, #16
 8007c76:	e751      	b.n	8007b1c <UART_SetConfig+0xf0>
 8007c78:	2310      	movs	r3, #16
 8007c7a:	e74f      	b.n	8007b1c <UART_SetConfig+0xf0>
		switch (clocksource) {
 8007c7c:	2b08      	cmp	r3, #8
 8007c7e:	d85b      	bhi.n	8007d38 <UART_SetConfig+0x30c>
 8007c80:	e8df f003 	tbb	[pc, r3]
 8007c84:	5a3a341a 	.word	0x5a3a341a
 8007c88:	5a5a5a37 	.word	0x5a5a5a37
 8007c8c:	1e          	.byte	0x1e
 8007c8d:	00          	.byte	0x00
 8007c8e:	bf00      	nop
 8007c90:	efff69f3 	.word	0xefff69f3
 8007c94:	40011000 	.word	0x40011000
 8007c98:	40004400 	.word	0x40004400
 8007c9c:	40004800 	.word	0x40004800
 8007ca0:	40004c00 	.word	0x40004c00
 8007ca4:	40005000 	.word	0x40005000
 8007ca8:	40011400 	.word	0x40011400
 8007cac:	40007800 	.word	0x40007800
 8007cb0:	40007c00 	.word	0x40007c00
 8007cb4:	40023800 	.word	0x40023800
			pclk = HAL_RCC_GetPCLK1Freq();
 8007cb8:	f7fe fd76 	bl	80067a8 <HAL_RCC_GetPCLK1Freq>
		if (pclk != 0U) {
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d03d      	beq.n	8007d3c <UART_SetConfig+0x310>
			usartdiv = (uint32_t) (UART_DIV_SAMPLING8(pclk,
 8007cc0:	6862      	ldr	r2, [r4, #4]
 8007cc2:	0853      	lsrs	r3, r2, #1
 8007cc4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007cc8:	fbb3 f3f2 	udiv	r3, r3, r2
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8007ccc:	f1a3 0110 	sub.w	r1, r3, #16
 8007cd0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007cd4:	4291      	cmp	r1, r2
 8007cd6:	d833      	bhi.n	8007d40 <UART_SetConfig+0x314>
				brrtemp = (uint16_t) (usartdiv & 0xFFF0U);
 8007cd8:	b29a      	uxth	r2, r3
 8007cda:	f022 020f 	bic.w	r2, r2, #15
				brrtemp |= (uint16_t) ((usartdiv & (uint16_t) 0x000FU) >> 1U);
 8007cde:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007ce2:	4313      	orrs	r3, r2
				huart->Instance->BRR = brrtemp;
 8007ce4:	6822      	ldr	r2, [r4, #0]
 8007ce6:	60d3      	str	r3, [r2, #12]
 8007ce8:	2000      	movs	r0, #0
 8007cea:	e030      	b.n	8007d4e <UART_SetConfig+0x322>
			pclk = HAL_RCC_GetPCLK2Freq();
 8007cec:	f7fe fd6c 	bl	80067c8 <HAL_RCC_GetPCLK2Freq>
			break;
 8007cf0:	e7e4      	b.n	8007cbc <UART_SetConfig+0x290>
			pclk = HAL_RCC_GetSysClockFreq();
 8007cf2:	f7fe fc49 	bl	8006588 <HAL_RCC_GetSysClockFreq>
			break;
 8007cf6:	e7e1      	b.n	8007cbc <UART_SetConfig+0x290>
			pclk = (uint32_t) HSI_VALUE;
 8007cf8:	4817      	ldr	r0, [pc, #92]	; (8007d58 <UART_SetConfig+0x32c>)
 8007cfa:	e7e1      	b.n	8007cc0 <UART_SetConfig+0x294>
		switch (clocksource) {
 8007cfc:	4816      	ldr	r0, [pc, #88]	; (8007d58 <UART_SetConfig+0x32c>)
 8007cfe:	e002      	b.n	8007d06 <UART_SetConfig+0x2da>
			pclk = HAL_RCC_GetPCLK1Freq();
 8007d00:	f7fe fd52 	bl	80067a8 <HAL_RCC_GetPCLK1Freq>
		if (pclk != 0U) {
 8007d04:	b300      	cbz	r0, 8007d48 <UART_SetConfig+0x31c>
			usartdiv = (uint32_t) (UART_DIV_SAMPLING16(pclk,
 8007d06:	6863      	ldr	r3, [r4, #4]
 8007d08:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007d0c:	fbb0 f0f3 	udiv	r0, r0, r3
			if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) {
 8007d10:	f1a0 0210 	sub.w	r2, r0, #16
 8007d14:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d817      	bhi.n	8007d4c <UART_SetConfig+0x320>
				huart->Instance->BRR = (uint16_t) usartdiv;
 8007d1c:	6823      	ldr	r3, [r4, #0]
 8007d1e:	b280      	uxth	r0, r0
 8007d20:	60d8      	str	r0, [r3, #12]
 8007d22:	2000      	movs	r0, #0
 8007d24:	e013      	b.n	8007d4e <UART_SetConfig+0x322>
			pclk = HAL_RCC_GetPCLK2Freq();
 8007d26:	f7fe fd4f 	bl	80067c8 <HAL_RCC_GetPCLK2Freq>
			break;
 8007d2a:	e7eb      	b.n	8007d04 <UART_SetConfig+0x2d8>
			pclk = HAL_RCC_GetSysClockFreq();
 8007d2c:	f7fe fc2c 	bl	8006588 <HAL_RCC_GetSysClockFreq>
			break;
 8007d30:	e7e8      	b.n	8007d04 <UART_SetConfig+0x2d8>
			pclk = (uint32_t) LSE_VALUE;
 8007d32:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007d36:	e7e6      	b.n	8007d06 <UART_SetConfig+0x2da>
		switch (clocksource) {
 8007d38:	2001      	movs	r0, #1
 8007d3a:	e008      	b.n	8007d4e <UART_SetConfig+0x322>
 8007d3c:	2000      	movs	r0, #0
 8007d3e:	e006      	b.n	8007d4e <UART_SetConfig+0x322>
				ret = HAL_ERROR;
 8007d40:	2001      	movs	r0, #1
 8007d42:	e004      	b.n	8007d4e <UART_SetConfig+0x322>
		switch (clocksource) {
 8007d44:	2001      	movs	r0, #1
 8007d46:	e002      	b.n	8007d4e <UART_SetConfig+0x322>
 8007d48:	2000      	movs	r0, #0
 8007d4a:	e000      	b.n	8007d4e <UART_SetConfig+0x322>
				ret = HAL_ERROR;
 8007d4c:	2001      	movs	r0, #1
	huart->RxISR = NULL;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	66a3      	str	r3, [r4, #104]	; 0x68
	huart->TxISR = NULL;
 8007d52:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8007d54:	bd10      	pop	{r4, pc}
 8007d56:	bf00      	nop
 8007d58:	00f42400 	.word	0x00f42400

08007d5c <UART_AdvFeatureConfig>:
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007d5c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007d5e:	f013 0f01 	tst.w	r3, #1
 8007d62:	d006      	beq.n	8007d72 <UART_AdvFeatureConfig+0x16>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV,
 8007d64:	6802      	ldr	r2, [r0, #0]
 8007d66:	6853      	ldr	r3, [r2, #4]
 8007d68:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d6c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8007d6e:	430b      	orrs	r3, r1
 8007d70:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007d72:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007d74:	f013 0f02 	tst.w	r3, #2
 8007d78:	d006      	beq.n	8007d88 <UART_AdvFeatureConfig+0x2c>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV,
 8007d7a:	6802      	ldr	r2, [r0, #0]
 8007d7c:	6853      	ldr	r3, [r2, #4]
 8007d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d82:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007d84:	430b      	orrs	r3, r1
 8007d86:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007d88:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007d8a:	f013 0f04 	tst.w	r3, #4
 8007d8e:	d006      	beq.n	8007d9e <UART_AdvFeatureConfig+0x42>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV,
 8007d90:	6802      	ldr	r2, [r0, #0]
 8007d92:	6853      	ldr	r3, [r2, #4]
 8007d94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d98:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8007d9a:	430b      	orrs	r3, r1
 8007d9c:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007d9e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007da0:	f013 0f08 	tst.w	r3, #8
 8007da4:	d006      	beq.n	8007db4 <UART_AdvFeatureConfig+0x58>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP,
 8007da6:	6802      	ldr	r2, [r0, #0]
 8007da8:	6853      	ldr	r3, [r2, #4]
 8007daa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007dae:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007db0:	430b      	orrs	r3, r1
 8007db2:	6053      	str	r3, [r2, #4]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007db4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007db6:	f013 0f10 	tst.w	r3, #16
 8007dba:	d006      	beq.n	8007dca <UART_AdvFeatureConfig+0x6e>
		MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS,
 8007dbc:	6802      	ldr	r2, [r0, #0]
 8007dbe:	6893      	ldr	r3, [r2, #8]
 8007dc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007dc4:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8007dc6:	430b      	orrs	r3, r1
 8007dc8:	6093      	str	r3, [r2, #8]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007dca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007dcc:	f013 0f20 	tst.w	r3, #32
 8007dd0:	d006      	beq.n	8007de0 <UART_AdvFeatureConfig+0x84>
		MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE,
 8007dd2:	6802      	ldr	r2, [r0, #0]
 8007dd4:	6893      	ldr	r3, [r2, #8]
 8007dd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007dda:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8007ddc:	430b      	orrs	r3, r1
 8007dde:	6093      	str	r3, [r2, #8]
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007de0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007de2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007de6:	d00a      	beq.n	8007dfe <UART_AdvFeatureConfig+0xa2>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN,
 8007de8:	6802      	ldr	r2, [r0, #0]
 8007dea:	6853      	ldr	r3, [r2, #4]
 8007dec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007df0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007df2:	430b      	orrs	r3, r1
 8007df4:	6053      	str	r3, [r2, #4]
		if (huart->AdvancedInit.AutoBaudRateEnable
 8007df6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007df8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007dfc:	d00b      	beq.n	8007e16 <UART_AdvFeatureConfig+0xba>
	if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit,
 8007dfe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007e00:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007e04:	d006      	beq.n	8007e14 <UART_AdvFeatureConfig+0xb8>
		MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST,
 8007e06:	6802      	ldr	r2, [r0, #0]
 8007e08:	6853      	ldr	r3, [r2, #4]
 8007e0a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007e0e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007e10:	430b      	orrs	r3, r1
 8007e12:	6053      	str	r3, [r2, #4]
}
 8007e14:	4770      	bx	lr
			MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE,
 8007e16:	6802      	ldr	r2, [r0, #0]
 8007e18:	6853      	ldr	r3, [r2, #4]
 8007e1a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007e1e:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8007e20:	430b      	orrs	r3, r1
 8007e22:	6053      	str	r3, [r2, #4]
 8007e24:	e7eb      	b.n	8007dfe <UART_AdvFeatureConfig+0xa2>

08007e26 <UART_WaitOnFlagUntilTimeout>:
		uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) {
 8007e26:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	460f      	mov	r7, r1
 8007e2e:	4616      	mov	r6, r2
 8007e30:	4699      	mov	r9, r3
 8007e32:	f8dd 8020 	ldr.w	r8, [sp, #32]
	while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 8007e36:	682b      	ldr	r3, [r5, #0]
 8007e38:	69dc      	ldr	r4, [r3, #28]
 8007e3a:	ea37 0404 	bics.w	r4, r7, r4
 8007e3e:	bf0c      	ite	eq
 8007e40:	2401      	moveq	r4, #1
 8007e42:	2400      	movne	r4, #0
 8007e44:	42b4      	cmp	r4, r6
 8007e46:	d155      	bne.n	8007ef4 <UART_WaitOnFlagUntilTimeout+0xce>
		if (Timeout != HAL_MAX_DELAY) {
 8007e48:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007e4c:	d0f3      	beq.n	8007e36 <UART_WaitOnFlagUntilTimeout+0x10>
			if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 8007e4e:	f7fc faa7 	bl	80043a0 <HAL_GetTick>
 8007e52:	eba0 0009 	sub.w	r0, r0, r9
 8007e56:	4540      	cmp	r0, r8
 8007e58:	d82e      	bhi.n	8007eb8 <UART_WaitOnFlagUntilTimeout+0x92>
 8007e5a:	f1b8 0f00 	cmp.w	r8, #0
 8007e5e:	d02b      	beq.n	8007eb8 <UART_WaitOnFlagUntilTimeout+0x92>
			if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) {
 8007e60:	682b      	ldr	r3, [r5, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	f012 0f04 	tst.w	r2, #4
 8007e68:	d0e5      	beq.n	8007e36 <UART_WaitOnFlagUntilTimeout+0x10>
				if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET) {
 8007e6a:	69da      	ldr	r2, [r3, #28]
 8007e6c:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8007e70:	d0e1      	beq.n	8007e36 <UART_WaitOnFlagUntilTimeout+0x10>
					__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e76:	621a      	str	r2, [r3, #32]
					ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 8007e78:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7a:	e852 3f00 	ldrex	r3, [r2]
 8007e7e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e82:	e842 3100 	strex	r1, r3, [r2]
 8007e86:	2900      	cmp	r1, #0
 8007e88:	d1f6      	bne.n	8007e78 <UART_WaitOnFlagUntilTimeout+0x52>
					ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e8a:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8c:	f102 0308 	add.w	r3, r2, #8
 8007e90:	e853 3f00 	ldrex	r3, [r3]
 8007e94:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e98:	3208      	adds	r2, #8
 8007e9a:	e842 3100 	strex	r1, r3, [r2]
 8007e9e:	2900      	cmp	r1, #0
 8007ea0:	d1f3      	bne.n	8007e8a <UART_WaitOnFlagUntilTimeout+0x64>
					huart->gState = HAL_UART_STATE_READY;
 8007ea2:	2320      	movs	r3, #32
 8007ea4:	67eb      	str	r3, [r5, #124]	; 0x7c
					huart->RxState = HAL_UART_STATE_READY;
 8007ea6:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
					huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007eaa:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
					__HAL_UNLOCK(huart);
 8007eae:	2300      	movs	r3, #0
 8007eb0:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
					return HAL_TIMEOUT;
 8007eb4:	2003      	movs	r0, #3
 8007eb6:	e01e      	b.n	8007ef6 <UART_WaitOnFlagUntilTimeout+0xd0>
				ATOMIC_CLEAR_BIT(huart->Instance->CR1,
 8007eb8:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eba:	e852 3f00 	ldrex	r3, [r2]
 8007ebe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	e842 3100 	strex	r1, r3, [r2]
 8007ec6:	2900      	cmp	r1, #0
 8007ec8:	d1f6      	bne.n	8007eb8 <UART_WaitOnFlagUntilTimeout+0x92>
				ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eca:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ecc:	f102 0308 	add.w	r3, r2, #8
 8007ed0:	e853 3f00 	ldrex	r3, [r3]
 8007ed4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed8:	3208      	adds	r2, #8
 8007eda:	e842 3100 	strex	r1, r3, [r2]
 8007ede:	2900      	cmp	r1, #0
 8007ee0:	d1f3      	bne.n	8007eca <UART_WaitOnFlagUntilTimeout+0xa4>
				huart->gState = HAL_UART_STATE_READY;
 8007ee2:	2320      	movs	r3, #32
 8007ee4:	67eb      	str	r3, [r5, #124]	; 0x7c
				huart->RxState = HAL_UART_STATE_READY;
 8007ee6:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
				__HAL_UNLOCK(huart);
 8007eea:	2300      	movs	r3, #0
 8007eec:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
				return HAL_TIMEOUT;
 8007ef0:	2003      	movs	r0, #3
 8007ef2:	e000      	b.n	8007ef6 <UART_WaitOnFlagUntilTimeout+0xd0>
	return HAL_OK;
 8007ef4:	2000      	movs	r0, #0
}
 8007ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007efa <HAL_UART_Receive>:
		uint16_t Size, uint32_t Timeout) {
 8007efa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007efe:	b083      	sub	sp, #12
 8007f00:	461e      	mov	r6, r3
	if (huart->RxState == HAL_UART_STATE_READY) {
 8007f02:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8007f06:	2b20      	cmp	r3, #32
 8007f08:	d178      	bne.n	8007ffc <HAL_UART_Receive+0x102>
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	460d      	mov	r5, r1
 8007f0e:	4690      	mov	r8, r2
		if ((pData == NULL) || (Size == 0U)) {
 8007f10:	2a00      	cmp	r2, #0
 8007f12:	bf18      	it	ne
 8007f14:	2900      	cmpne	r1, #0
 8007f16:	d101      	bne.n	8007f1c <HAL_UART_Receive+0x22>
			return HAL_ERROR;
 8007f18:	2001      	movs	r0, #1
 8007f1a:	e070      	b.n	8007ffe <HAL_UART_Receive+0x104>
		huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
		huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f22:	2222      	movs	r2, #34	; 0x22
 8007f24:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
		huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f28:	6603      	str	r3, [r0, #96]	; 0x60
		tickstart = HAL_GetTick();
 8007f2a:	f7fc fa39 	bl	80043a0 <HAL_GetTick>
 8007f2e:	4607      	mov	r7, r0
		huart->RxXferSize = Size;
 8007f30:	f8a4 8058 	strh.w	r8, [r4, #88]	; 0x58
		huart->RxXferCount = Size;
 8007f34:	f8a4 805a 	strh.w	r8, [r4, #90]	; 0x5a
		UART_MASK_COMPUTATION(huart);
 8007f38:	68a3      	ldr	r3, [r4, #8]
 8007f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f3e:	d006      	beq.n	8007f4e <HAL_UART_Receive+0x54>
 8007f40:	b9a3      	cbnz	r3, 8007f6c <HAL_UART_Receive+0x72>
 8007f42:	6922      	ldr	r2, [r4, #16]
 8007f44:	b972      	cbnz	r2, 8007f64 <HAL_UART_Receive+0x6a>
 8007f46:	22ff      	movs	r2, #255	; 0xff
 8007f48:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8007f4c:	e014      	b.n	8007f78 <HAL_UART_Receive+0x7e>
 8007f4e:	6922      	ldr	r2, [r4, #16]
 8007f50:	b922      	cbnz	r2, 8007f5c <HAL_UART_Receive+0x62>
 8007f52:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007f56:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8007f5a:	e00d      	b.n	8007f78 <HAL_UART_Receive+0x7e>
 8007f5c:	22ff      	movs	r2, #255	; 0xff
 8007f5e:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8007f62:	e009      	b.n	8007f78 <HAL_UART_Receive+0x7e>
 8007f64:	227f      	movs	r2, #127	; 0x7f
 8007f66:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8007f6a:	e005      	b.n	8007f78 <HAL_UART_Receive+0x7e>
 8007f6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f70:	d00a      	beq.n	8007f88 <HAL_UART_Receive+0x8e>
 8007f72:	2200      	movs	r2, #0
 8007f74:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
		uhMask = huart->Mask;
 8007f78:	f8b4 805c 	ldrh.w	r8, [r4, #92]	; 0x5c
		if ((huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f80:	d00c      	beq.n	8007f9c <HAL_UART_Receive+0xa2>
			pdata16bits = NULL;
 8007f82:	f04f 0900 	mov.w	r9, #0
 8007f86:	e01f      	b.n	8007fc8 <HAL_UART_Receive+0xce>
		UART_MASK_COMPUTATION(huart);
 8007f88:	6922      	ldr	r2, [r4, #16]
 8007f8a:	b91a      	cbnz	r2, 8007f94 <HAL_UART_Receive+0x9a>
 8007f8c:	227f      	movs	r2, #127	; 0x7f
 8007f8e:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8007f92:	e7f1      	b.n	8007f78 <HAL_UART_Receive+0x7e>
 8007f94:	223f      	movs	r2, #63	; 0x3f
 8007f96:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8007f9a:	e7ed      	b.n	8007f78 <HAL_UART_Receive+0x7e>
				&& (huart->Init.Parity == UART_PARITY_NONE)) {
 8007f9c:	6923      	ldr	r3, [r4, #16]
 8007f9e:	b113      	cbz	r3, 8007fa6 <HAL_UART_Receive+0xac>
			pdata16bits = NULL;
 8007fa0:	f04f 0900 	mov.w	r9, #0
 8007fa4:	e010      	b.n	8007fc8 <HAL_UART_Receive+0xce>
			pdata16bits = (uint16_t*) pData;
 8007fa6:	46a9      	mov	r9, r5
			pdata8bits = NULL;
 8007fa8:	2500      	movs	r5, #0
 8007faa:	e00d      	b.n	8007fc8 <HAL_UART_Receive+0xce>
						(uint8_t) (huart->Instance->RDR & (uint8_t) uhMask);
 8007fac:	6823      	ldr	r3, [r4, #0]
 8007fae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007fb0:	fa5f f388 	uxtb.w	r3, r8
 8007fb4:	4013      	ands	r3, r2
				*pdata8bits =
 8007fb6:	f805 3b01 	strb.w	r3, [r5], #1
			huart->RxXferCount--;
 8007fba:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 8007fbe:	b292      	uxth	r2, r2
 8007fc0:	3a01      	subs	r2, #1
 8007fc2:	b292      	uxth	r2, r2
 8007fc4:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
		while (huart->RxXferCount > 0U) {
 8007fc8:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	b183      	cbz	r3, 8007ff2 <HAL_UART_Receive+0xf8>
			if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET,
 8007fd0:	9600      	str	r6, [sp, #0]
 8007fd2:	463b      	mov	r3, r7
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	2120      	movs	r1, #32
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f7ff ff24 	bl	8007e26 <UART_WaitOnFlagUntilTimeout>
 8007fde:	b988      	cbnz	r0, 8008004 <HAL_UART_Receive+0x10a>
			if (pdata8bits == NULL) {
 8007fe0:	2d00      	cmp	r5, #0
 8007fe2:	d1e3      	bne.n	8007fac <HAL_UART_Receive+0xb2>
				*pdata16bits = (uint16_t) (huart->Instance->RDR & uhMask);
 8007fe4:	6823      	ldr	r3, [r4, #0]
 8007fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe8:	ea08 0303 	and.w	r3, r8, r3
 8007fec:	f829 3b02 	strh.w	r3, [r9], #2
				pdata16bits++;
 8007ff0:	e7e3      	b.n	8007fba <HAL_UART_Receive+0xc0>
		huart->RxState = HAL_UART_STATE_READY;
 8007ff2:	2320      	movs	r3, #32
 8007ff4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		return HAL_OK;
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	e000      	b.n	8007ffe <HAL_UART_Receive+0x104>
		return HAL_BUSY;
 8007ffc:	2002      	movs	r0, #2
}
 8007ffe:	b003      	add	sp, #12
 8008000:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				return HAL_TIMEOUT;
 8008004:	2003      	movs	r0, #3
 8008006:	e7fa      	b.n	8007ffe <HAL_UART_Receive+0x104>

08008008 <UART_CheckIdleState>:
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart) {
 8008008:	b530      	push	{r4, r5, lr}
 800800a:	b083      	sub	sp, #12
 800800c:	4604      	mov	r4, r0
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800800e:	2300      	movs	r3, #0
 8008010:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
	tickstart = HAL_GetTick();
 8008014:	f7fc f9c4 	bl	80043a0 <HAL_GetTick>
 8008018:	4605      	mov	r5, r0
	if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) {
 800801a:	6822      	ldr	r2, [r4, #0]
 800801c:	6812      	ldr	r2, [r2, #0]
 800801e:	f012 0f08 	tst.w	r2, #8
 8008022:	d10f      	bne.n	8008044 <UART_CheckIdleState+0x3c>
	if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) {
 8008024:	6823      	ldr	r3, [r4, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f013 0f04 	tst.w	r3, #4
 800802c:	d118      	bne.n	8008060 <UART_CheckIdleState+0x58>
	huart->gState = HAL_UART_STATE_READY;
 800802e:	2320      	movs	r3, #32
 8008030:	67e3      	str	r3, [r4, #124]	; 0x7c
	huart->RxState = HAL_UART_STATE_READY;
 8008032:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008036:	2000      	movs	r0, #0
 8008038:	6620      	str	r0, [r4, #96]	; 0x60
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 800803a:	6660      	str	r0, [r4, #100]	; 0x64
	__HAL_UNLOCK(huart);
 800803c:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
}
 8008040:	b003      	add	sp, #12
 8008042:	bd30      	pop	{r4, r5, pc}
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET,
 8008044:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008048:	9300      	str	r3, [sp, #0]
 800804a:	4603      	mov	r3, r0
 800804c:	2200      	movs	r2, #0
 800804e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008052:	4620      	mov	r0, r4
 8008054:	f7ff fee7 	bl	8007e26 <UART_WaitOnFlagUntilTimeout>
 8008058:	2800      	cmp	r0, #0
 800805a:	d0e3      	beq.n	8008024 <UART_CheckIdleState+0x1c>
			return HAL_TIMEOUT;
 800805c:	2003      	movs	r0, #3
 800805e:	e7ef      	b.n	8008040 <UART_CheckIdleState+0x38>
		if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,
 8008060:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	462b      	mov	r3, r5
 8008068:	2200      	movs	r2, #0
 800806a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800806e:	4620      	mov	r0, r4
 8008070:	f7ff fed9 	bl	8007e26 <UART_WaitOnFlagUntilTimeout>
 8008074:	2800      	cmp	r0, #0
 8008076:	d0da      	beq.n	800802e <UART_CheckIdleState+0x26>
			return HAL_TIMEOUT;
 8008078:	2003      	movs	r0, #3
 800807a:	e7e1      	b.n	8008040 <UART_CheckIdleState+0x38>

0800807c <HAL_UART_Init>:
	if (huart == NULL) {
 800807c:	b368      	cbz	r0, 80080da <HAL_UART_Init+0x5e>
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 800807e:	b510      	push	{r4, lr}
 8008080:	4604      	mov	r4, r0
	if (huart->gState == HAL_UART_STATE_RESET) {
 8008082:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8008084:	b303      	cbz	r3, 80080c8 <HAL_UART_Init+0x4c>
	huart->gState = HAL_UART_STATE_BUSY;
 8008086:	2324      	movs	r3, #36	; 0x24
 8008088:	67e3      	str	r3, [r4, #124]	; 0x7c
	__HAL_UART_DISABLE(huart);
 800808a:	6822      	ldr	r2, [r4, #0]
 800808c:	6813      	ldr	r3, [r2, #0]
 800808e:	f023 0301 	bic.w	r3, r3, #1
 8008092:	6013      	str	r3, [r2, #0]
	if (UART_SetConfig(huart) == HAL_ERROR) {
 8008094:	4620      	mov	r0, r4
 8008096:	f7ff fcc9 	bl	8007a2c <UART_SetConfig>
 800809a:	2801      	cmp	r0, #1
 800809c:	d013      	beq.n	80080c6 <HAL_UART_Init+0x4a>
	if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) {
 800809e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080a0:	b9bb      	cbnz	r3, 80080d2 <HAL_UART_Init+0x56>
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080a2:	6822      	ldr	r2, [r4, #0]
 80080a4:	6853      	ldr	r3, [r2, #4]
 80080a6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80080aa:	6053      	str	r3, [r2, #4]
	CLEAR_BIT(huart->Instance->CR3,
 80080ac:	6822      	ldr	r2, [r4, #0]
 80080ae:	6893      	ldr	r3, [r2, #8]
 80080b0:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80080b4:	6093      	str	r3, [r2, #8]
	__HAL_UART_ENABLE(huart);
 80080b6:	6822      	ldr	r2, [r4, #0]
 80080b8:	6813      	ldr	r3, [r2, #0]
 80080ba:	f043 0301 	orr.w	r3, r3, #1
 80080be:	6013      	str	r3, [r2, #0]
	return (UART_CheckIdleState(huart));
 80080c0:	4620      	mov	r0, r4
 80080c2:	f7ff ffa1 	bl	8008008 <UART_CheckIdleState>
}
 80080c6:	bd10      	pop	{r4, pc}
		huart->Lock = HAL_UNLOCKED;
 80080c8:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
		HAL_UART_MspInit(huart);
 80080cc:	f7fc f880 	bl	80041d0 <HAL_UART_MspInit>
 80080d0:	e7d9      	b.n	8008086 <HAL_UART_Init+0xa>
		UART_AdvFeatureConfig(huart);
 80080d2:	4620      	mov	r0, r4
 80080d4:	f7ff fe42 	bl	8007d5c <UART_AdvFeatureConfig>
 80080d8:	e7e3      	b.n	80080a2 <HAL_UART_Init+0x26>
		return HAL_ERROR;
 80080da:	2001      	movs	r0, #1
}
 80080dc:	4770      	bx	lr
	...

080080e0 <UART_Start_Receive_DMA>:
		uint8_t *pData, uint16_t Size) {
 80080e0:	b510      	push	{r4, lr}
 80080e2:	4604      	mov	r4, r0
 80080e4:	4613      	mov	r3, r2
	huart->pRxBuffPtr = pData;
 80080e6:	6541      	str	r1, [r0, #84]	; 0x54
	huart->RxXferSize = Size;
 80080e8:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ec:	2200      	movs	r2, #0
 80080ee:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
	huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080f2:	2222      	movs	r2, #34	; 0x22
 80080f4:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
	if (huart->hdmarx != NULL) {
 80080f8:	6f42      	ldr	r2, [r0, #116]	; 0x74
 80080fa:	b18a      	cbz	r2, 8008120 <UART_Start_Receive_DMA+0x40>
		huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80080fc:	491f      	ldr	r1, [pc, #124]	; (800817c <UART_Start_Receive_DMA+0x9c>)
 80080fe:	63d1      	str	r1, [r2, #60]	; 0x3c
		huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008100:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8008102:	491f      	ldr	r1, [pc, #124]	; (8008180 <UART_Start_Receive_DMA+0xa0>)
 8008104:	6411      	str	r1, [r2, #64]	; 0x40
		huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008106:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8008108:	491e      	ldr	r1, [pc, #120]	; (8008184 <UART_Start_Receive_DMA+0xa4>)
 800810a:	64d1      	str	r1, [r2, #76]	; 0x4c
		huart->hdmarx->XferAbortCallback = NULL;
 800810c:	6f42      	ldr	r2, [r0, #116]	; 0x74
 800810e:	2100      	movs	r1, #0
 8008110:	6511      	str	r1, [r2, #80]	; 0x50
		if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t) &huart->Instance->RDR,
 8008112:	6801      	ldr	r1, [r0, #0]
 8008114:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8008116:	3124      	adds	r1, #36	; 0x24
 8008118:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800811a:	f7fc fab3 	bl	8004684 <HAL_DMA_Start_IT>
 800811e:	bb20      	cbnz	r0, 800816a <UART_Start_Receive_DMA+0x8a>
	if (huart->Init.Parity != UART_PARITY_NONE) {
 8008120:	6923      	ldr	r3, [r4, #16]
 8008122:	b143      	cbz	r3, 8008136 <UART_Start_Receive_DMA+0x56>
		ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008124:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008126:	e852 3f00 	ldrex	r3, [r2]
 800812a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812e:	e842 3100 	strex	r1, r3, [r2]
 8008132:	2900      	cmp	r1, #0
 8008134:	d1f6      	bne.n	8008124 <UART_Start_Receive_DMA+0x44>
	ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008136:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008138:	f102 0308 	add.w	r3, r2, #8
 800813c:	e853 3f00 	ldrex	r3, [r3]
 8008140:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008144:	3208      	adds	r2, #8
 8008146:	e842 3100 	strex	r1, r3, [r2]
 800814a:	2900      	cmp	r1, #0
 800814c:	d1f3      	bne.n	8008136 <UART_Start_Receive_DMA+0x56>
	ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800814e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008150:	f102 0308 	add.w	r3, r2, #8
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815c:	3208      	adds	r2, #8
 800815e:	e842 3100 	strex	r1, r3, [r2]
 8008162:	2900      	cmp	r1, #0
 8008164:	d1f3      	bne.n	800814e <UART_Start_Receive_DMA+0x6e>
	return HAL_OK;
 8008166:	2000      	movs	r0, #0
}
 8008168:	bd10      	pop	{r4, pc}
			huart->ErrorCode = HAL_UART_ERROR_DMA;
 800816a:	2310      	movs	r3, #16
 800816c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
			huart->RxState = HAL_UART_STATE_READY;
 8008170:	2320      	movs	r3, #32
 8008172:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
			return HAL_ERROR;
 8008176:	2001      	movs	r0, #1
 8008178:	e7f6      	b.n	8008168 <UART_Start_Receive_DMA+0x88>
 800817a:	bf00      	nop
 800817c:	080076af 	.word	0x080076af
 8008180:	0800768f 	.word	0x0800768f
 8008184:	08007623 	.word	0x08007623

08008188 <HAL_UART_Receive_DMA>:
		uint8_t *pData, uint16_t Size) {
 8008188:	b538      	push	{r3, r4, r5, lr}
	if (huart->RxState == HAL_UART_STATE_READY) {
 800818a:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800818e:	2b20      	cmp	r3, #32
 8008190:	d116      	bne.n	80081c0 <HAL_UART_Receive_DMA+0x38>
		if ((pData == NULL) || (Size == 0U)) {
 8008192:	2a00      	cmp	r2, #0
 8008194:	bf18      	it	ne
 8008196:	2900      	cmpne	r1, #0
 8008198:	d014      	beq.n	80081c4 <HAL_UART_Receive_DMA+0x3c>
		huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800819a:	2300      	movs	r3, #0
 800819c:	6603      	str	r3, [r0, #96]	; 0x60
		if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U) {
 800819e:	6803      	ldr	r3, [r0, #0]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80081a6:	d008      	beq.n	80081ba <HAL_UART_Receive_DMA+0x32>
			ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081a8:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081aa:	e854 3f00 	ldrex	r3, [r4]
 80081ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b2:	e844 3500 	strex	r5, r3, [r4]
 80081b6:	2d00      	cmp	r5, #0
 80081b8:	d1f6      	bne.n	80081a8 <HAL_UART_Receive_DMA+0x20>
		return (UART_Start_Receive_DMA(huart, pData, Size));
 80081ba:	f7ff ff91 	bl	80080e0 <UART_Start_Receive_DMA>
 80081be:	e000      	b.n	80081c2 <HAL_UART_Receive_DMA+0x3a>
		return HAL_BUSY;
 80081c0:	2002      	movs	r0, #2
}
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
			return HAL_ERROR;
 80081c4:	2001      	movs	r0, #1
 80081c6:	e7fc      	b.n	80081c2 <HAL_UART_Receive_DMA+0x3a>

080081c8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80081c8:	b410      	push	{r4}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80081ca:	680b      	ldr	r3, [r1, #0]
 80081cc:	b9cb      	cbnz	r3, 8008202 <FMC_SDRAM_Init+0x3a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80081ce:	6803      	ldr	r3, [r0, #0]
 80081d0:	4a19      	ldr	r2, [pc, #100]	; (8008238 <FMC_SDRAM_Init+0x70>)
 80081d2:	401a      	ands	r2, r3
 80081d4:	684b      	ldr	r3, [r1, #4]
 80081d6:	688c      	ldr	r4, [r1, #8]
 80081d8:	4323      	orrs	r3, r4
 80081da:	68cc      	ldr	r4, [r1, #12]
 80081dc:	4323      	orrs	r3, r4
 80081de:	690c      	ldr	r4, [r1, #16]
 80081e0:	4323      	orrs	r3, r4
 80081e2:	694c      	ldr	r4, [r1, #20]
 80081e4:	4323      	orrs	r3, r4
 80081e6:	698c      	ldr	r4, [r1, #24]
 80081e8:	4323      	orrs	r3, r4
 80081ea:	69cc      	ldr	r4, [r1, #28]
 80081ec:	4323      	orrs	r3, r4
 80081ee:	6a0c      	ldr	r4, [r1, #32]
 80081f0:	4323      	orrs	r3, r4
 80081f2:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80081f4:	430b      	orrs	r3, r1
 80081f6:	431a      	orrs	r2, r3
 80081f8:	6002      	str	r2, [r0, #0]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 80081fa:	2000      	movs	r0, #0
 80081fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008200:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8008202:	6803      	ldr	r3, [r0, #0]
 8008204:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008208:	69ca      	ldr	r2, [r1, #28]
 800820a:	6a0c      	ldr	r4, [r1, #32]
 800820c:	4322      	orrs	r2, r4
 800820e:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8008210:	4322      	orrs	r2, r4
 8008212:	4313      	orrs	r3, r2
 8008214:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8008216:	6843      	ldr	r3, [r0, #4]
 8008218:	4a07      	ldr	r2, [pc, #28]	; (8008238 <FMC_SDRAM_Init+0x70>)
 800821a:	401a      	ands	r2, r3
 800821c:	684b      	ldr	r3, [r1, #4]
 800821e:	688c      	ldr	r4, [r1, #8]
 8008220:	4323      	orrs	r3, r4
 8008222:	68cc      	ldr	r4, [r1, #12]
 8008224:	4323      	orrs	r3, r4
 8008226:	690c      	ldr	r4, [r1, #16]
 8008228:	4323      	orrs	r3, r4
 800822a:	694c      	ldr	r4, [r1, #20]
 800822c:	4323      	orrs	r3, r4
 800822e:	6989      	ldr	r1, [r1, #24]
 8008230:	430b      	orrs	r3, r1
 8008232:	431a      	orrs	r2, r3
 8008234:	6042      	str	r2, [r0, #4]
 8008236:	e7e0      	b.n	80081fa <FMC_SDRAM_Init+0x32>
 8008238:	ffff8000 	.word	0xffff8000

0800823c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800823c:	b410      	push	{r4}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800823e:	bb3a      	cbnz	r2, 8008290 <FMC_SDRAM_Timing_Init+0x54>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008240:	6882      	ldr	r2, [r0, #8]
 8008242:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8008246:	680b      	ldr	r3, [r1, #0]
 8008248:	3b01      	subs	r3, #1
 800824a:	684c      	ldr	r4, [r1, #4]
 800824c:	f104 3cff 	add.w	ip, r4, #4294967295
 8008250:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8008254:	688c      	ldr	r4, [r1, #8]
 8008256:	f104 3cff 	add.w	ip, r4, #4294967295
 800825a:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800825e:	68cc      	ldr	r4, [r1, #12]
 8008260:	f104 3cff 	add.w	ip, r4, #4294967295
 8008264:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 8008268:	690c      	ldr	r4, [r1, #16]
 800826a:	f104 3cff 	add.w	ip, r4, #4294967295
 800826e:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 8008272:	694c      	ldr	r4, [r1, #20]
 8008274:	f104 3cff 	add.w	ip, r4, #4294967295
 8008278:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 800827c:	6989      	ldr	r1, [r1, #24]
 800827e:	3901      	subs	r1, #1
 8008280:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8008284:	4313      	orrs	r3, r2
 8008286:	6083      	str	r3, [r0, #8]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
}
 8008288:	2000      	movs	r0, #0
 800828a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800828e:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008290:	6883      	ldr	r3, [r0, #8]
 8008292:	4a13      	ldr	r2, [pc, #76]	; (80082e0 <FMC_SDRAM_Timing_Init+0xa4>)
 8008294:	401a      	ands	r2, r3
 8008296:	68cb      	ldr	r3, [r1, #12]
 8008298:	f103 3cff 	add.w	ip, r3, #4294967295
 800829c:	694b      	ldr	r3, [r1, #20]
 800829e:	3b01      	subs	r3, #1
 80082a0:	051b      	lsls	r3, r3, #20
 80082a2:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 80082a6:	431a      	orrs	r2, r3
 80082a8:	6082      	str	r2, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80082aa:	68c2      	ldr	r2, [r0, #12]
 80082ac:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 80082b0:	680b      	ldr	r3, [r1, #0]
 80082b2:	3b01      	subs	r3, #1
 80082b4:	684c      	ldr	r4, [r1, #4]
 80082b6:	f104 3cff 	add.w	ip, r4, #4294967295
 80082ba:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80082be:	688c      	ldr	r4, [r1, #8]
 80082c0:	f104 3cff 	add.w	ip, r4, #4294967295
 80082c4:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80082c8:	690c      	ldr	r4, [r1, #16]
 80082ca:	f104 3cff 	add.w	ip, r4, #4294967295
 80082ce:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 80082d2:	6989      	ldr	r1, [r1, #24]
 80082d4:	3901      	subs	r1, #1
 80082d6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80082da:	4313      	orrs	r3, r2
 80082dc:	60c3      	str	r3, [r0, #12]
 80082de:	e7d3      	b.n	8008288 <FMC_SDRAM_Timing_Init+0x4c>
 80082e0:	ff0f0fff 	.word	0xff0f0fff

080082e4 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80082e4:	b410      	push	{r4}
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80082e6:	6903      	ldr	r3, [r0, #16]
 80082e8:	4a09      	ldr	r2, [pc, #36]	; (8008310 <FMC_SDRAM_SendCommand+0x2c>)
 80082ea:	401a      	ands	r2, r3
 80082ec:	680b      	ldr	r3, [r1, #0]
 80082ee:	684c      	ldr	r4, [r1, #4]
 80082f0:	4323      	orrs	r3, r4
 80082f2:	688c      	ldr	r4, [r1, #8]
 80082f4:	f104 3cff 	add.w	ip, r4, #4294967295
 80082f8:	ea43 134c 	orr.w	r3, r3, ip, lsl #5
 80082fc:	68c9      	ldr	r1, [r1, #12]
 80082fe:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8008302:	431a      	orrs	r2, r3
 8008304:	6102      	str	r2, [r0, #16]
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 8008306:	2000      	movs	r0, #0
 8008308:	f85d 4b04 	ldr.w	r4, [sp], #4
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	ffc00000 	.word	0xffc00000

08008314 <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8008314:	6942      	ldr	r2, [r0, #20]
 8008316:	4b03      	ldr	r3, [pc, #12]	; (8008324 <FMC_SDRAM_ProgramRefreshRate+0x10>)
 8008318:	4013      	ands	r3, r2
 800831a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800831e:	6143      	str	r3, [r0, #20]

  return HAL_OK;
}
 8008320:	2000      	movs	r0, #0
 8008322:	4770      	bx	lr
 8008324:	ffffc001 	.word	0xffffc001

08008328 <std>:
 8008328:	2300      	movs	r3, #0
 800832a:	b510      	push	{r4, lr}
 800832c:	4604      	mov	r4, r0
 800832e:	e9c0 3300 	strd	r3, r3, [r0]
 8008332:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008336:	6083      	str	r3, [r0, #8]
 8008338:	8181      	strh	r1, [r0, #12]
 800833a:	6643      	str	r3, [r0, #100]	; 0x64
 800833c:	81c2      	strh	r2, [r0, #14]
 800833e:	6183      	str	r3, [r0, #24]
 8008340:	4619      	mov	r1, r3
 8008342:	2208      	movs	r2, #8
 8008344:	305c      	adds	r0, #92	; 0x5c
 8008346:	f000 f9dc 	bl	8008702 <memset>
 800834a:	4b0d      	ldr	r3, [pc, #52]	; (8008380 <std+0x58>)
 800834c:	6263      	str	r3, [r4, #36]	; 0x24
 800834e:	4b0d      	ldr	r3, [pc, #52]	; (8008384 <std+0x5c>)
 8008350:	62a3      	str	r3, [r4, #40]	; 0x28
 8008352:	4b0d      	ldr	r3, [pc, #52]	; (8008388 <std+0x60>)
 8008354:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008356:	4b0d      	ldr	r3, [pc, #52]	; (800838c <std+0x64>)
 8008358:	6323      	str	r3, [r4, #48]	; 0x30
 800835a:	4b0d      	ldr	r3, [pc, #52]	; (8008390 <std+0x68>)
 800835c:	6224      	str	r4, [r4, #32]
 800835e:	429c      	cmp	r4, r3
 8008360:	d006      	beq.n	8008370 <std+0x48>
 8008362:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008366:	4294      	cmp	r4, r2
 8008368:	d002      	beq.n	8008370 <std+0x48>
 800836a:	33d0      	adds	r3, #208	; 0xd0
 800836c:	429c      	cmp	r4, r3
 800836e:	d105      	bne.n	800837c <std+0x54>
 8008370:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008378:	f000 ba36 	b.w	80087e8 <__retarget_lock_init_recursive>
 800837c:	bd10      	pop	{r4, pc}
 800837e:	bf00      	nop
 8008380:	0800867d 	.word	0x0800867d
 8008384:	0800869f 	.word	0x0800869f
 8008388:	080086d7 	.word	0x080086d7
 800838c:	080086fb 	.word	0x080086fb
 8008390:	200051c4 	.word	0x200051c4

08008394 <stdio_exit_handler>:
 8008394:	4a02      	ldr	r2, [pc, #8]	; (80083a0 <stdio_exit_handler+0xc>)
 8008396:	4903      	ldr	r1, [pc, #12]	; (80083a4 <stdio_exit_handler+0x10>)
 8008398:	4803      	ldr	r0, [pc, #12]	; (80083a8 <stdio_exit_handler+0x14>)
 800839a:	f000 b869 	b.w	8008470 <_fwalk_sglue>
 800839e:	bf00      	nop
 80083a0:	200000b4 	.word	0x200000b4
 80083a4:	08009371 	.word	0x08009371
 80083a8:	200000c0 	.word	0x200000c0

080083ac <cleanup_stdio>:
 80083ac:	6841      	ldr	r1, [r0, #4]
 80083ae:	4b0c      	ldr	r3, [pc, #48]	; (80083e0 <cleanup_stdio+0x34>)
 80083b0:	4299      	cmp	r1, r3
 80083b2:	b510      	push	{r4, lr}
 80083b4:	4604      	mov	r4, r0
 80083b6:	d001      	beq.n	80083bc <cleanup_stdio+0x10>
 80083b8:	f000 ffda 	bl	8009370 <_fflush_r>
 80083bc:	68a1      	ldr	r1, [r4, #8]
 80083be:	4b09      	ldr	r3, [pc, #36]	; (80083e4 <cleanup_stdio+0x38>)
 80083c0:	4299      	cmp	r1, r3
 80083c2:	d002      	beq.n	80083ca <cleanup_stdio+0x1e>
 80083c4:	4620      	mov	r0, r4
 80083c6:	f000 ffd3 	bl	8009370 <_fflush_r>
 80083ca:	68e1      	ldr	r1, [r4, #12]
 80083cc:	4b06      	ldr	r3, [pc, #24]	; (80083e8 <cleanup_stdio+0x3c>)
 80083ce:	4299      	cmp	r1, r3
 80083d0:	d004      	beq.n	80083dc <cleanup_stdio+0x30>
 80083d2:	4620      	mov	r0, r4
 80083d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083d8:	f000 bfca 	b.w	8009370 <_fflush_r>
 80083dc:	bd10      	pop	{r4, pc}
 80083de:	bf00      	nop
 80083e0:	200051c4 	.word	0x200051c4
 80083e4:	2000522c 	.word	0x2000522c
 80083e8:	20005294 	.word	0x20005294

080083ec <global_stdio_init.part.0>:
 80083ec:	b510      	push	{r4, lr}
 80083ee:	4b0b      	ldr	r3, [pc, #44]	; (800841c <global_stdio_init.part.0+0x30>)
 80083f0:	4c0b      	ldr	r4, [pc, #44]	; (8008420 <global_stdio_init.part.0+0x34>)
 80083f2:	4a0c      	ldr	r2, [pc, #48]	; (8008424 <global_stdio_init.part.0+0x38>)
 80083f4:	601a      	str	r2, [r3, #0]
 80083f6:	4620      	mov	r0, r4
 80083f8:	2200      	movs	r2, #0
 80083fa:	2104      	movs	r1, #4
 80083fc:	f7ff ff94 	bl	8008328 <std>
 8008400:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008404:	2201      	movs	r2, #1
 8008406:	2109      	movs	r1, #9
 8008408:	f7ff ff8e 	bl	8008328 <std>
 800840c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008410:	2202      	movs	r2, #2
 8008412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008416:	2112      	movs	r1, #18
 8008418:	f7ff bf86 	b.w	8008328 <std>
 800841c:	200052fc 	.word	0x200052fc
 8008420:	200051c4 	.word	0x200051c4
 8008424:	08008395 	.word	0x08008395

08008428 <__sfp_lock_acquire>:
 8008428:	4801      	ldr	r0, [pc, #4]	; (8008430 <__sfp_lock_acquire+0x8>)
 800842a:	f000 b9de 	b.w	80087ea <__retarget_lock_acquire_recursive>
 800842e:	bf00      	nop
 8008430:	20005305 	.word	0x20005305

08008434 <__sfp_lock_release>:
 8008434:	4801      	ldr	r0, [pc, #4]	; (800843c <__sfp_lock_release+0x8>)
 8008436:	f000 b9d9 	b.w	80087ec <__retarget_lock_release_recursive>
 800843a:	bf00      	nop
 800843c:	20005305 	.word	0x20005305

08008440 <__sinit>:
 8008440:	b510      	push	{r4, lr}
 8008442:	4604      	mov	r4, r0
 8008444:	f7ff fff0 	bl	8008428 <__sfp_lock_acquire>
 8008448:	6a23      	ldr	r3, [r4, #32]
 800844a:	b11b      	cbz	r3, 8008454 <__sinit+0x14>
 800844c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008450:	f7ff bff0 	b.w	8008434 <__sfp_lock_release>
 8008454:	4b04      	ldr	r3, [pc, #16]	; (8008468 <__sinit+0x28>)
 8008456:	6223      	str	r3, [r4, #32]
 8008458:	4b04      	ldr	r3, [pc, #16]	; (800846c <__sinit+0x2c>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1f5      	bne.n	800844c <__sinit+0xc>
 8008460:	f7ff ffc4 	bl	80083ec <global_stdio_init.part.0>
 8008464:	e7f2      	b.n	800844c <__sinit+0xc>
 8008466:	bf00      	nop
 8008468:	080083ad 	.word	0x080083ad
 800846c:	200052fc 	.word	0x200052fc

08008470 <_fwalk_sglue>:
 8008470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008474:	4607      	mov	r7, r0
 8008476:	4688      	mov	r8, r1
 8008478:	4614      	mov	r4, r2
 800847a:	2600      	movs	r6, #0
 800847c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008480:	f1b9 0901 	subs.w	r9, r9, #1
 8008484:	d505      	bpl.n	8008492 <_fwalk_sglue+0x22>
 8008486:	6824      	ldr	r4, [r4, #0]
 8008488:	2c00      	cmp	r4, #0
 800848a:	d1f7      	bne.n	800847c <_fwalk_sglue+0xc>
 800848c:	4630      	mov	r0, r6
 800848e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008492:	89ab      	ldrh	r3, [r5, #12]
 8008494:	2b01      	cmp	r3, #1
 8008496:	d907      	bls.n	80084a8 <_fwalk_sglue+0x38>
 8008498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800849c:	3301      	adds	r3, #1
 800849e:	d003      	beq.n	80084a8 <_fwalk_sglue+0x38>
 80084a0:	4629      	mov	r1, r5
 80084a2:	4638      	mov	r0, r7
 80084a4:	47c0      	blx	r8
 80084a6:	4306      	orrs	r6, r0
 80084a8:	3568      	adds	r5, #104	; 0x68
 80084aa:	e7e9      	b.n	8008480 <_fwalk_sglue+0x10>

080084ac <iprintf>:
 80084ac:	b40f      	push	{r0, r1, r2, r3}
 80084ae:	b507      	push	{r0, r1, r2, lr}
 80084b0:	4906      	ldr	r1, [pc, #24]	; (80084cc <iprintf+0x20>)
 80084b2:	ab04      	add	r3, sp, #16
 80084b4:	6808      	ldr	r0, [r1, #0]
 80084b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80084ba:	6881      	ldr	r1, [r0, #8]
 80084bc:	9301      	str	r3, [sp, #4]
 80084be:	f000 fc27 	bl	8008d10 <_vfiprintf_r>
 80084c2:	b003      	add	sp, #12
 80084c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80084c8:	b004      	add	sp, #16
 80084ca:	4770      	bx	lr
 80084cc:	2000010c 	.word	0x2000010c

080084d0 <setbuf>:
 80084d0:	fab1 f281 	clz	r2, r1
 80084d4:	0952      	lsrs	r2, r2, #5
 80084d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084da:	0052      	lsls	r2, r2, #1
 80084dc:	f000 b800 	b.w	80084e0 <setvbuf>

080084e0 <setvbuf>:
 80084e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084e4:	461d      	mov	r5, r3
 80084e6:	4b54      	ldr	r3, [pc, #336]	; (8008638 <setvbuf+0x158>)
 80084e8:	681f      	ldr	r7, [r3, #0]
 80084ea:	4604      	mov	r4, r0
 80084ec:	460e      	mov	r6, r1
 80084ee:	4690      	mov	r8, r2
 80084f0:	b127      	cbz	r7, 80084fc <setvbuf+0x1c>
 80084f2:	6a3b      	ldr	r3, [r7, #32]
 80084f4:	b913      	cbnz	r3, 80084fc <setvbuf+0x1c>
 80084f6:	4638      	mov	r0, r7
 80084f8:	f7ff ffa2 	bl	8008440 <__sinit>
 80084fc:	f1b8 0f02 	cmp.w	r8, #2
 8008500:	d006      	beq.n	8008510 <setvbuf+0x30>
 8008502:	f1b8 0f01 	cmp.w	r8, #1
 8008506:	f200 8094 	bhi.w	8008632 <setvbuf+0x152>
 800850a:	2d00      	cmp	r5, #0
 800850c:	f2c0 8091 	blt.w	8008632 <setvbuf+0x152>
 8008510:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008512:	07da      	lsls	r2, r3, #31
 8008514:	d405      	bmi.n	8008522 <setvbuf+0x42>
 8008516:	89a3      	ldrh	r3, [r4, #12]
 8008518:	059b      	lsls	r3, r3, #22
 800851a:	d402      	bmi.n	8008522 <setvbuf+0x42>
 800851c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800851e:	f000 f964 	bl	80087ea <__retarget_lock_acquire_recursive>
 8008522:	4621      	mov	r1, r4
 8008524:	4638      	mov	r0, r7
 8008526:	f000 ff23 	bl	8009370 <_fflush_r>
 800852a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800852c:	b141      	cbz	r1, 8008540 <setvbuf+0x60>
 800852e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008532:	4299      	cmp	r1, r3
 8008534:	d002      	beq.n	800853c <setvbuf+0x5c>
 8008536:	4638      	mov	r0, r7
 8008538:	f000 f968 	bl	800880c <_free_r>
 800853c:	2300      	movs	r3, #0
 800853e:	6363      	str	r3, [r4, #52]	; 0x34
 8008540:	2300      	movs	r3, #0
 8008542:	61a3      	str	r3, [r4, #24]
 8008544:	6063      	str	r3, [r4, #4]
 8008546:	89a3      	ldrh	r3, [r4, #12]
 8008548:	0618      	lsls	r0, r3, #24
 800854a:	d503      	bpl.n	8008554 <setvbuf+0x74>
 800854c:	6921      	ldr	r1, [r4, #16]
 800854e:	4638      	mov	r0, r7
 8008550:	f000 f95c 	bl	800880c <_free_r>
 8008554:	89a3      	ldrh	r3, [r4, #12]
 8008556:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800855a:	f023 0303 	bic.w	r3, r3, #3
 800855e:	f1b8 0f02 	cmp.w	r8, #2
 8008562:	81a3      	strh	r3, [r4, #12]
 8008564:	d05f      	beq.n	8008626 <setvbuf+0x146>
 8008566:	ab01      	add	r3, sp, #4
 8008568:	466a      	mov	r2, sp
 800856a:	4621      	mov	r1, r4
 800856c:	4638      	mov	r0, r7
 800856e:	f000 ff27 	bl	80093c0 <__swhatbuf_r>
 8008572:	89a3      	ldrh	r3, [r4, #12]
 8008574:	4318      	orrs	r0, r3
 8008576:	81a0      	strh	r0, [r4, #12]
 8008578:	bb2d      	cbnz	r5, 80085c6 <setvbuf+0xe6>
 800857a:	9d00      	ldr	r5, [sp, #0]
 800857c:	4628      	mov	r0, r5
 800857e:	f000 f991 	bl	80088a4 <malloc>
 8008582:	4606      	mov	r6, r0
 8008584:	2800      	cmp	r0, #0
 8008586:	d150      	bne.n	800862a <setvbuf+0x14a>
 8008588:	f8dd 9000 	ldr.w	r9, [sp]
 800858c:	45a9      	cmp	r9, r5
 800858e:	d13e      	bne.n	800860e <setvbuf+0x12e>
 8008590:	f04f 35ff 	mov.w	r5, #4294967295
 8008594:	2200      	movs	r2, #0
 8008596:	60a2      	str	r2, [r4, #8]
 8008598:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800859c:	6022      	str	r2, [r4, #0]
 800859e:	6122      	str	r2, [r4, #16]
 80085a0:	2201      	movs	r2, #1
 80085a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085a6:	6162      	str	r2, [r4, #20]
 80085a8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085aa:	f043 0302 	orr.w	r3, r3, #2
 80085ae:	07d1      	lsls	r1, r2, #31
 80085b0:	81a3      	strh	r3, [r4, #12]
 80085b2:	d404      	bmi.n	80085be <setvbuf+0xde>
 80085b4:	059b      	lsls	r3, r3, #22
 80085b6:	d402      	bmi.n	80085be <setvbuf+0xde>
 80085b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085ba:	f000 f917 	bl	80087ec <__retarget_lock_release_recursive>
 80085be:	4628      	mov	r0, r5
 80085c0:	b003      	add	sp, #12
 80085c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085c6:	2e00      	cmp	r6, #0
 80085c8:	d0d8      	beq.n	800857c <setvbuf+0x9c>
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	b913      	cbnz	r3, 80085d4 <setvbuf+0xf4>
 80085ce:	4638      	mov	r0, r7
 80085d0:	f7ff ff36 	bl	8008440 <__sinit>
 80085d4:	f1b8 0f01 	cmp.w	r8, #1
 80085d8:	bf08      	it	eq
 80085da:	89a3      	ldrheq	r3, [r4, #12]
 80085dc:	6026      	str	r6, [r4, #0]
 80085de:	bf04      	itt	eq
 80085e0:	f043 0301 	orreq.w	r3, r3, #1
 80085e4:	81a3      	strheq	r3, [r4, #12]
 80085e6:	89a3      	ldrh	r3, [r4, #12]
 80085e8:	f013 0208 	ands.w	r2, r3, #8
 80085ec:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80085f0:	d01d      	beq.n	800862e <setvbuf+0x14e>
 80085f2:	07da      	lsls	r2, r3, #31
 80085f4:	bf41      	itttt	mi
 80085f6:	2200      	movmi	r2, #0
 80085f8:	426d      	negmi	r5, r5
 80085fa:	60a2      	strmi	r2, [r4, #8]
 80085fc:	61a5      	strmi	r5, [r4, #24]
 80085fe:	bf58      	it	pl
 8008600:	60a5      	strpl	r5, [r4, #8]
 8008602:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8008604:	f015 0501 	ands.w	r5, r5, #1
 8008608:	d0d4      	beq.n	80085b4 <setvbuf+0xd4>
 800860a:	2500      	movs	r5, #0
 800860c:	e7d7      	b.n	80085be <setvbuf+0xde>
 800860e:	4648      	mov	r0, r9
 8008610:	f000 f948 	bl	80088a4 <malloc>
 8008614:	4606      	mov	r6, r0
 8008616:	2800      	cmp	r0, #0
 8008618:	d0ba      	beq.n	8008590 <setvbuf+0xb0>
 800861a:	89a3      	ldrh	r3, [r4, #12]
 800861c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008620:	81a3      	strh	r3, [r4, #12]
 8008622:	464d      	mov	r5, r9
 8008624:	e7d1      	b.n	80085ca <setvbuf+0xea>
 8008626:	2500      	movs	r5, #0
 8008628:	e7b4      	b.n	8008594 <setvbuf+0xb4>
 800862a:	46a9      	mov	r9, r5
 800862c:	e7f5      	b.n	800861a <setvbuf+0x13a>
 800862e:	60a2      	str	r2, [r4, #8]
 8008630:	e7e7      	b.n	8008602 <setvbuf+0x122>
 8008632:	f04f 35ff 	mov.w	r5, #4294967295
 8008636:	e7c2      	b.n	80085be <setvbuf+0xde>
 8008638:	2000010c 	.word	0x2000010c

0800863c <siprintf>:
 800863c:	b40e      	push	{r1, r2, r3}
 800863e:	b500      	push	{lr}
 8008640:	b09c      	sub	sp, #112	; 0x70
 8008642:	ab1d      	add	r3, sp, #116	; 0x74
 8008644:	9002      	str	r0, [sp, #8]
 8008646:	9006      	str	r0, [sp, #24]
 8008648:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800864c:	4809      	ldr	r0, [pc, #36]	; (8008674 <siprintf+0x38>)
 800864e:	9107      	str	r1, [sp, #28]
 8008650:	9104      	str	r1, [sp, #16]
 8008652:	4909      	ldr	r1, [pc, #36]	; (8008678 <siprintf+0x3c>)
 8008654:	f853 2b04 	ldr.w	r2, [r3], #4
 8008658:	9105      	str	r1, [sp, #20]
 800865a:	6800      	ldr	r0, [r0, #0]
 800865c:	9301      	str	r3, [sp, #4]
 800865e:	a902      	add	r1, sp, #8
 8008660:	f000 fa2e 	bl	8008ac0 <_svfiprintf_r>
 8008664:	9b02      	ldr	r3, [sp, #8]
 8008666:	2200      	movs	r2, #0
 8008668:	701a      	strb	r2, [r3, #0]
 800866a:	b01c      	add	sp, #112	; 0x70
 800866c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008670:	b003      	add	sp, #12
 8008672:	4770      	bx	lr
 8008674:	2000010c 	.word	0x2000010c
 8008678:	ffff0208 	.word	0xffff0208

0800867c <__sread>:
 800867c:	b510      	push	{r4, lr}
 800867e:	460c      	mov	r4, r1
 8008680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008684:	f000 f868 	bl	8008758 <_read_r>
 8008688:	2800      	cmp	r0, #0
 800868a:	bfab      	itete	ge
 800868c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800868e:	89a3      	ldrhlt	r3, [r4, #12]
 8008690:	181b      	addge	r3, r3, r0
 8008692:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008696:	bfac      	ite	ge
 8008698:	6563      	strge	r3, [r4, #84]	; 0x54
 800869a:	81a3      	strhlt	r3, [r4, #12]
 800869c:	bd10      	pop	{r4, pc}

0800869e <__swrite>:
 800869e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a2:	461f      	mov	r7, r3
 80086a4:	898b      	ldrh	r3, [r1, #12]
 80086a6:	05db      	lsls	r3, r3, #23
 80086a8:	4605      	mov	r5, r0
 80086aa:	460c      	mov	r4, r1
 80086ac:	4616      	mov	r6, r2
 80086ae:	d505      	bpl.n	80086bc <__swrite+0x1e>
 80086b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b4:	2302      	movs	r3, #2
 80086b6:	2200      	movs	r2, #0
 80086b8:	f000 f83c 	bl	8008734 <_lseek_r>
 80086bc:	89a3      	ldrh	r3, [r4, #12]
 80086be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086c6:	81a3      	strh	r3, [r4, #12]
 80086c8:	4632      	mov	r2, r6
 80086ca:	463b      	mov	r3, r7
 80086cc:	4628      	mov	r0, r5
 80086ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086d2:	f000 b853 	b.w	800877c <_write_r>

080086d6 <__sseek>:
 80086d6:	b510      	push	{r4, lr}
 80086d8:	460c      	mov	r4, r1
 80086da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086de:	f000 f829 	bl	8008734 <_lseek_r>
 80086e2:	1c43      	adds	r3, r0, #1
 80086e4:	89a3      	ldrh	r3, [r4, #12]
 80086e6:	bf15      	itete	ne
 80086e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80086ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086f2:	81a3      	strheq	r3, [r4, #12]
 80086f4:	bf18      	it	ne
 80086f6:	81a3      	strhne	r3, [r4, #12]
 80086f8:	bd10      	pop	{r4, pc}

080086fa <__sclose>:
 80086fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086fe:	f000 b809 	b.w	8008714 <_close_r>

08008702 <memset>:
 8008702:	4402      	add	r2, r0
 8008704:	4603      	mov	r3, r0
 8008706:	4293      	cmp	r3, r2
 8008708:	d100      	bne.n	800870c <memset+0xa>
 800870a:	4770      	bx	lr
 800870c:	f803 1b01 	strb.w	r1, [r3], #1
 8008710:	e7f9      	b.n	8008706 <memset+0x4>
	...

08008714 <_close_r>:
 8008714:	b538      	push	{r3, r4, r5, lr}
 8008716:	4d06      	ldr	r5, [pc, #24]	; (8008730 <_close_r+0x1c>)
 8008718:	2300      	movs	r3, #0
 800871a:	4604      	mov	r4, r0
 800871c:	4608      	mov	r0, r1
 800871e:	602b      	str	r3, [r5, #0]
 8008720:	f001 f9be 	bl	8009aa0 <_close>
 8008724:	1c43      	adds	r3, r0, #1
 8008726:	d102      	bne.n	800872e <_close_r+0x1a>
 8008728:	682b      	ldr	r3, [r5, #0]
 800872a:	b103      	cbz	r3, 800872e <_close_r+0x1a>
 800872c:	6023      	str	r3, [r4, #0]
 800872e:	bd38      	pop	{r3, r4, r5, pc}
 8008730:	20005300 	.word	0x20005300

08008734 <_lseek_r>:
 8008734:	b538      	push	{r3, r4, r5, lr}
 8008736:	4d07      	ldr	r5, [pc, #28]	; (8008754 <_lseek_r+0x20>)
 8008738:	4604      	mov	r4, r0
 800873a:	4608      	mov	r0, r1
 800873c:	4611      	mov	r1, r2
 800873e:	2200      	movs	r2, #0
 8008740:	602a      	str	r2, [r5, #0]
 8008742:	461a      	mov	r2, r3
 8008744:	f7fb fddc 	bl	8004300 <_lseek>
 8008748:	1c43      	adds	r3, r0, #1
 800874a:	d102      	bne.n	8008752 <_lseek_r+0x1e>
 800874c:	682b      	ldr	r3, [r5, #0]
 800874e:	b103      	cbz	r3, 8008752 <_lseek_r+0x1e>
 8008750:	6023      	str	r3, [r4, #0]
 8008752:	bd38      	pop	{r3, r4, r5, pc}
 8008754:	20005300 	.word	0x20005300

08008758 <_read_r>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4d07      	ldr	r5, [pc, #28]	; (8008778 <_read_r+0x20>)
 800875c:	4604      	mov	r4, r0
 800875e:	4608      	mov	r0, r1
 8008760:	4611      	mov	r1, r2
 8008762:	2200      	movs	r2, #0
 8008764:	602a      	str	r2, [r5, #0]
 8008766:	461a      	mov	r2, r3
 8008768:	f7fb fdbc 	bl	80042e4 <_read>
 800876c:	1c43      	adds	r3, r0, #1
 800876e:	d102      	bne.n	8008776 <_read_r+0x1e>
 8008770:	682b      	ldr	r3, [r5, #0]
 8008772:	b103      	cbz	r3, 8008776 <_read_r+0x1e>
 8008774:	6023      	str	r3, [r4, #0]
 8008776:	bd38      	pop	{r3, r4, r5, pc}
 8008778:	20005300 	.word	0x20005300

0800877c <_write_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4d07      	ldr	r5, [pc, #28]	; (800879c <_write_r+0x20>)
 8008780:	4604      	mov	r4, r0
 8008782:	4608      	mov	r0, r1
 8008784:	4611      	mov	r1, r2
 8008786:	2200      	movs	r2, #0
 8008788:	602a      	str	r2, [r5, #0]
 800878a:	461a      	mov	r2, r3
 800878c:	f7fb fda0 	bl	80042d0 <_write>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	d102      	bne.n	800879a <_write_r+0x1e>
 8008794:	682b      	ldr	r3, [r5, #0]
 8008796:	b103      	cbz	r3, 800879a <_write_r+0x1e>
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	bd38      	pop	{r3, r4, r5, pc}
 800879c:	20005300 	.word	0x20005300

080087a0 <__libc_init_array>:
 80087a0:	b570      	push	{r4, r5, r6, lr}
 80087a2:	4d0d      	ldr	r5, [pc, #52]	; (80087d8 <__libc_init_array+0x38>)
 80087a4:	4c0d      	ldr	r4, [pc, #52]	; (80087dc <__libc_init_array+0x3c>)
 80087a6:	1b64      	subs	r4, r4, r5
 80087a8:	10a4      	asrs	r4, r4, #2
 80087aa:	2600      	movs	r6, #0
 80087ac:	42a6      	cmp	r6, r4
 80087ae:	d109      	bne.n	80087c4 <__libc_init_array+0x24>
 80087b0:	4d0b      	ldr	r5, [pc, #44]	; (80087e0 <__libc_init_array+0x40>)
 80087b2:	4c0c      	ldr	r4, [pc, #48]	; (80087e4 <__libc_init_array+0x44>)
 80087b4:	f001 f98a 	bl	8009acc <_init>
 80087b8:	1b64      	subs	r4, r4, r5
 80087ba:	10a4      	asrs	r4, r4, #2
 80087bc:	2600      	movs	r6, #0
 80087be:	42a6      	cmp	r6, r4
 80087c0:	d105      	bne.n	80087ce <__libc_init_array+0x2e>
 80087c2:	bd70      	pop	{r4, r5, r6, pc}
 80087c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80087c8:	4798      	blx	r3
 80087ca:	3601      	adds	r6, #1
 80087cc:	e7ee      	b.n	80087ac <__libc_init_array+0xc>
 80087ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80087d2:	4798      	blx	r3
 80087d4:	3601      	adds	r6, #1
 80087d6:	e7f2      	b.n	80087be <__libc_init_array+0x1e>
 80087d8:	0800b7f0 	.word	0x0800b7f0
 80087dc:	0800b7f0 	.word	0x0800b7f0
 80087e0:	0800b7f0 	.word	0x0800b7f0
 80087e4:	0800b7f4 	.word	0x0800b7f4

080087e8 <__retarget_lock_init_recursive>:
 80087e8:	4770      	bx	lr

080087ea <__retarget_lock_acquire_recursive>:
 80087ea:	4770      	bx	lr

080087ec <__retarget_lock_release_recursive>:
 80087ec:	4770      	bx	lr

080087ee <memcpy>:
 80087ee:	440a      	add	r2, r1
 80087f0:	4291      	cmp	r1, r2
 80087f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80087f6:	d100      	bne.n	80087fa <memcpy+0xc>
 80087f8:	4770      	bx	lr
 80087fa:	b510      	push	{r4, lr}
 80087fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008800:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008804:	4291      	cmp	r1, r2
 8008806:	d1f9      	bne.n	80087fc <memcpy+0xe>
 8008808:	bd10      	pop	{r4, pc}
	...

0800880c <_free_r>:
 800880c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800880e:	2900      	cmp	r1, #0
 8008810:	d044      	beq.n	800889c <_free_r+0x90>
 8008812:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008816:	9001      	str	r0, [sp, #4]
 8008818:	2b00      	cmp	r3, #0
 800881a:	f1a1 0404 	sub.w	r4, r1, #4
 800881e:	bfb8      	it	lt
 8008820:	18e4      	addlt	r4, r4, r3
 8008822:	f000 f8e7 	bl	80089f4 <__malloc_lock>
 8008826:	4a1e      	ldr	r2, [pc, #120]	; (80088a0 <_free_r+0x94>)
 8008828:	9801      	ldr	r0, [sp, #4]
 800882a:	6813      	ldr	r3, [r2, #0]
 800882c:	b933      	cbnz	r3, 800883c <_free_r+0x30>
 800882e:	6063      	str	r3, [r4, #4]
 8008830:	6014      	str	r4, [r2, #0]
 8008832:	b003      	add	sp, #12
 8008834:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008838:	f000 b8e2 	b.w	8008a00 <__malloc_unlock>
 800883c:	42a3      	cmp	r3, r4
 800883e:	d908      	bls.n	8008852 <_free_r+0x46>
 8008840:	6825      	ldr	r5, [r4, #0]
 8008842:	1961      	adds	r1, r4, r5
 8008844:	428b      	cmp	r3, r1
 8008846:	bf01      	itttt	eq
 8008848:	6819      	ldreq	r1, [r3, #0]
 800884a:	685b      	ldreq	r3, [r3, #4]
 800884c:	1949      	addeq	r1, r1, r5
 800884e:	6021      	streq	r1, [r4, #0]
 8008850:	e7ed      	b.n	800882e <_free_r+0x22>
 8008852:	461a      	mov	r2, r3
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	b10b      	cbz	r3, 800885c <_free_r+0x50>
 8008858:	42a3      	cmp	r3, r4
 800885a:	d9fa      	bls.n	8008852 <_free_r+0x46>
 800885c:	6811      	ldr	r1, [r2, #0]
 800885e:	1855      	adds	r5, r2, r1
 8008860:	42a5      	cmp	r5, r4
 8008862:	d10b      	bne.n	800887c <_free_r+0x70>
 8008864:	6824      	ldr	r4, [r4, #0]
 8008866:	4421      	add	r1, r4
 8008868:	1854      	adds	r4, r2, r1
 800886a:	42a3      	cmp	r3, r4
 800886c:	6011      	str	r1, [r2, #0]
 800886e:	d1e0      	bne.n	8008832 <_free_r+0x26>
 8008870:	681c      	ldr	r4, [r3, #0]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	6053      	str	r3, [r2, #4]
 8008876:	440c      	add	r4, r1
 8008878:	6014      	str	r4, [r2, #0]
 800887a:	e7da      	b.n	8008832 <_free_r+0x26>
 800887c:	d902      	bls.n	8008884 <_free_r+0x78>
 800887e:	230c      	movs	r3, #12
 8008880:	6003      	str	r3, [r0, #0]
 8008882:	e7d6      	b.n	8008832 <_free_r+0x26>
 8008884:	6825      	ldr	r5, [r4, #0]
 8008886:	1961      	adds	r1, r4, r5
 8008888:	428b      	cmp	r3, r1
 800888a:	bf04      	itt	eq
 800888c:	6819      	ldreq	r1, [r3, #0]
 800888e:	685b      	ldreq	r3, [r3, #4]
 8008890:	6063      	str	r3, [r4, #4]
 8008892:	bf04      	itt	eq
 8008894:	1949      	addeq	r1, r1, r5
 8008896:	6021      	streq	r1, [r4, #0]
 8008898:	6054      	str	r4, [r2, #4]
 800889a:	e7ca      	b.n	8008832 <_free_r+0x26>
 800889c:	b003      	add	sp, #12
 800889e:	bd30      	pop	{r4, r5, pc}
 80088a0:	20005308 	.word	0x20005308

080088a4 <malloc>:
 80088a4:	4b02      	ldr	r3, [pc, #8]	; (80088b0 <malloc+0xc>)
 80088a6:	4601      	mov	r1, r0
 80088a8:	6818      	ldr	r0, [r3, #0]
 80088aa:	f000 b823 	b.w	80088f4 <_malloc_r>
 80088ae:	bf00      	nop
 80088b0:	2000010c 	.word	0x2000010c

080088b4 <sbrk_aligned>:
 80088b4:	b570      	push	{r4, r5, r6, lr}
 80088b6:	4e0e      	ldr	r6, [pc, #56]	; (80088f0 <sbrk_aligned+0x3c>)
 80088b8:	460c      	mov	r4, r1
 80088ba:	6831      	ldr	r1, [r6, #0]
 80088bc:	4605      	mov	r5, r0
 80088be:	b911      	cbnz	r1, 80088c6 <sbrk_aligned+0x12>
 80088c0:	f000 feb2 	bl	8009628 <_sbrk_r>
 80088c4:	6030      	str	r0, [r6, #0]
 80088c6:	4621      	mov	r1, r4
 80088c8:	4628      	mov	r0, r5
 80088ca:	f000 fead 	bl	8009628 <_sbrk_r>
 80088ce:	1c43      	adds	r3, r0, #1
 80088d0:	d00a      	beq.n	80088e8 <sbrk_aligned+0x34>
 80088d2:	1cc4      	adds	r4, r0, #3
 80088d4:	f024 0403 	bic.w	r4, r4, #3
 80088d8:	42a0      	cmp	r0, r4
 80088da:	d007      	beq.n	80088ec <sbrk_aligned+0x38>
 80088dc:	1a21      	subs	r1, r4, r0
 80088de:	4628      	mov	r0, r5
 80088e0:	f000 fea2 	bl	8009628 <_sbrk_r>
 80088e4:	3001      	adds	r0, #1
 80088e6:	d101      	bne.n	80088ec <sbrk_aligned+0x38>
 80088e8:	f04f 34ff 	mov.w	r4, #4294967295
 80088ec:	4620      	mov	r0, r4
 80088ee:	bd70      	pop	{r4, r5, r6, pc}
 80088f0:	2000530c 	.word	0x2000530c

080088f4 <_malloc_r>:
 80088f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088f8:	1ccd      	adds	r5, r1, #3
 80088fa:	f025 0503 	bic.w	r5, r5, #3
 80088fe:	3508      	adds	r5, #8
 8008900:	2d0c      	cmp	r5, #12
 8008902:	bf38      	it	cc
 8008904:	250c      	movcc	r5, #12
 8008906:	2d00      	cmp	r5, #0
 8008908:	4607      	mov	r7, r0
 800890a:	db01      	blt.n	8008910 <_malloc_r+0x1c>
 800890c:	42a9      	cmp	r1, r5
 800890e:	d905      	bls.n	800891c <_malloc_r+0x28>
 8008910:	230c      	movs	r3, #12
 8008912:	603b      	str	r3, [r7, #0]
 8008914:	2600      	movs	r6, #0
 8008916:	4630      	mov	r0, r6
 8008918:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800891c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80089f0 <_malloc_r+0xfc>
 8008920:	f000 f868 	bl	80089f4 <__malloc_lock>
 8008924:	f8d8 3000 	ldr.w	r3, [r8]
 8008928:	461c      	mov	r4, r3
 800892a:	bb5c      	cbnz	r4, 8008984 <_malloc_r+0x90>
 800892c:	4629      	mov	r1, r5
 800892e:	4638      	mov	r0, r7
 8008930:	f7ff ffc0 	bl	80088b4 <sbrk_aligned>
 8008934:	1c43      	adds	r3, r0, #1
 8008936:	4604      	mov	r4, r0
 8008938:	d155      	bne.n	80089e6 <_malloc_r+0xf2>
 800893a:	f8d8 4000 	ldr.w	r4, [r8]
 800893e:	4626      	mov	r6, r4
 8008940:	2e00      	cmp	r6, #0
 8008942:	d145      	bne.n	80089d0 <_malloc_r+0xdc>
 8008944:	2c00      	cmp	r4, #0
 8008946:	d048      	beq.n	80089da <_malloc_r+0xe6>
 8008948:	6823      	ldr	r3, [r4, #0]
 800894a:	4631      	mov	r1, r6
 800894c:	4638      	mov	r0, r7
 800894e:	eb04 0903 	add.w	r9, r4, r3
 8008952:	f000 fe69 	bl	8009628 <_sbrk_r>
 8008956:	4581      	cmp	r9, r0
 8008958:	d13f      	bne.n	80089da <_malloc_r+0xe6>
 800895a:	6821      	ldr	r1, [r4, #0]
 800895c:	1a6d      	subs	r5, r5, r1
 800895e:	4629      	mov	r1, r5
 8008960:	4638      	mov	r0, r7
 8008962:	f7ff ffa7 	bl	80088b4 <sbrk_aligned>
 8008966:	3001      	adds	r0, #1
 8008968:	d037      	beq.n	80089da <_malloc_r+0xe6>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	442b      	add	r3, r5
 800896e:	6023      	str	r3, [r4, #0]
 8008970:	f8d8 3000 	ldr.w	r3, [r8]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d038      	beq.n	80089ea <_malloc_r+0xf6>
 8008978:	685a      	ldr	r2, [r3, #4]
 800897a:	42a2      	cmp	r2, r4
 800897c:	d12b      	bne.n	80089d6 <_malloc_r+0xe2>
 800897e:	2200      	movs	r2, #0
 8008980:	605a      	str	r2, [r3, #4]
 8008982:	e00f      	b.n	80089a4 <_malloc_r+0xb0>
 8008984:	6822      	ldr	r2, [r4, #0]
 8008986:	1b52      	subs	r2, r2, r5
 8008988:	d41f      	bmi.n	80089ca <_malloc_r+0xd6>
 800898a:	2a0b      	cmp	r2, #11
 800898c:	d917      	bls.n	80089be <_malloc_r+0xca>
 800898e:	1961      	adds	r1, r4, r5
 8008990:	42a3      	cmp	r3, r4
 8008992:	6025      	str	r5, [r4, #0]
 8008994:	bf18      	it	ne
 8008996:	6059      	strne	r1, [r3, #4]
 8008998:	6863      	ldr	r3, [r4, #4]
 800899a:	bf08      	it	eq
 800899c:	f8c8 1000 	streq.w	r1, [r8]
 80089a0:	5162      	str	r2, [r4, r5]
 80089a2:	604b      	str	r3, [r1, #4]
 80089a4:	4638      	mov	r0, r7
 80089a6:	f104 060b 	add.w	r6, r4, #11
 80089aa:	f000 f829 	bl	8008a00 <__malloc_unlock>
 80089ae:	f026 0607 	bic.w	r6, r6, #7
 80089b2:	1d23      	adds	r3, r4, #4
 80089b4:	1af2      	subs	r2, r6, r3
 80089b6:	d0ae      	beq.n	8008916 <_malloc_r+0x22>
 80089b8:	1b9b      	subs	r3, r3, r6
 80089ba:	50a3      	str	r3, [r4, r2]
 80089bc:	e7ab      	b.n	8008916 <_malloc_r+0x22>
 80089be:	42a3      	cmp	r3, r4
 80089c0:	6862      	ldr	r2, [r4, #4]
 80089c2:	d1dd      	bne.n	8008980 <_malloc_r+0x8c>
 80089c4:	f8c8 2000 	str.w	r2, [r8]
 80089c8:	e7ec      	b.n	80089a4 <_malloc_r+0xb0>
 80089ca:	4623      	mov	r3, r4
 80089cc:	6864      	ldr	r4, [r4, #4]
 80089ce:	e7ac      	b.n	800892a <_malloc_r+0x36>
 80089d0:	4634      	mov	r4, r6
 80089d2:	6876      	ldr	r6, [r6, #4]
 80089d4:	e7b4      	b.n	8008940 <_malloc_r+0x4c>
 80089d6:	4613      	mov	r3, r2
 80089d8:	e7cc      	b.n	8008974 <_malloc_r+0x80>
 80089da:	230c      	movs	r3, #12
 80089dc:	603b      	str	r3, [r7, #0]
 80089de:	4638      	mov	r0, r7
 80089e0:	f000 f80e 	bl	8008a00 <__malloc_unlock>
 80089e4:	e797      	b.n	8008916 <_malloc_r+0x22>
 80089e6:	6025      	str	r5, [r4, #0]
 80089e8:	e7dc      	b.n	80089a4 <_malloc_r+0xb0>
 80089ea:	605b      	str	r3, [r3, #4]
 80089ec:	deff      	udf	#255	; 0xff
 80089ee:	bf00      	nop
 80089f0:	20005308 	.word	0x20005308

080089f4 <__malloc_lock>:
 80089f4:	4801      	ldr	r0, [pc, #4]	; (80089fc <__malloc_lock+0x8>)
 80089f6:	f7ff bef8 	b.w	80087ea <__retarget_lock_acquire_recursive>
 80089fa:	bf00      	nop
 80089fc:	20005304 	.word	0x20005304

08008a00 <__malloc_unlock>:
 8008a00:	4801      	ldr	r0, [pc, #4]	; (8008a08 <__malloc_unlock+0x8>)
 8008a02:	f7ff bef3 	b.w	80087ec <__retarget_lock_release_recursive>
 8008a06:	bf00      	nop
 8008a08:	20005304 	.word	0x20005304

08008a0c <__ssputs_r>:
 8008a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a10:	688e      	ldr	r6, [r1, #8]
 8008a12:	461f      	mov	r7, r3
 8008a14:	42be      	cmp	r6, r7
 8008a16:	680b      	ldr	r3, [r1, #0]
 8008a18:	4682      	mov	sl, r0
 8008a1a:	460c      	mov	r4, r1
 8008a1c:	4690      	mov	r8, r2
 8008a1e:	d82c      	bhi.n	8008a7a <__ssputs_r+0x6e>
 8008a20:	898a      	ldrh	r2, [r1, #12]
 8008a22:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a26:	d026      	beq.n	8008a76 <__ssputs_r+0x6a>
 8008a28:	6965      	ldr	r5, [r4, #20]
 8008a2a:	6909      	ldr	r1, [r1, #16]
 8008a2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a30:	eba3 0901 	sub.w	r9, r3, r1
 8008a34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a38:	1c7b      	adds	r3, r7, #1
 8008a3a:	444b      	add	r3, r9
 8008a3c:	106d      	asrs	r5, r5, #1
 8008a3e:	429d      	cmp	r5, r3
 8008a40:	bf38      	it	cc
 8008a42:	461d      	movcc	r5, r3
 8008a44:	0553      	lsls	r3, r2, #21
 8008a46:	d527      	bpl.n	8008a98 <__ssputs_r+0x8c>
 8008a48:	4629      	mov	r1, r5
 8008a4a:	f7ff ff53 	bl	80088f4 <_malloc_r>
 8008a4e:	4606      	mov	r6, r0
 8008a50:	b360      	cbz	r0, 8008aac <__ssputs_r+0xa0>
 8008a52:	6921      	ldr	r1, [r4, #16]
 8008a54:	464a      	mov	r2, r9
 8008a56:	f7ff feca 	bl	80087ee <memcpy>
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	6126      	str	r6, [r4, #16]
 8008a68:	6165      	str	r5, [r4, #20]
 8008a6a:	444e      	add	r6, r9
 8008a6c:	eba5 0509 	sub.w	r5, r5, r9
 8008a70:	6026      	str	r6, [r4, #0]
 8008a72:	60a5      	str	r5, [r4, #8]
 8008a74:	463e      	mov	r6, r7
 8008a76:	42be      	cmp	r6, r7
 8008a78:	d900      	bls.n	8008a7c <__ssputs_r+0x70>
 8008a7a:	463e      	mov	r6, r7
 8008a7c:	6820      	ldr	r0, [r4, #0]
 8008a7e:	4632      	mov	r2, r6
 8008a80:	4641      	mov	r1, r8
 8008a82:	f000 fd95 	bl	80095b0 <memmove>
 8008a86:	68a3      	ldr	r3, [r4, #8]
 8008a88:	1b9b      	subs	r3, r3, r6
 8008a8a:	60a3      	str	r3, [r4, #8]
 8008a8c:	6823      	ldr	r3, [r4, #0]
 8008a8e:	4433      	add	r3, r6
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	2000      	movs	r0, #0
 8008a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a98:	462a      	mov	r2, r5
 8008a9a:	f000 fdd5 	bl	8009648 <_realloc_r>
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	d1e0      	bne.n	8008a66 <__ssputs_r+0x5a>
 8008aa4:	6921      	ldr	r1, [r4, #16]
 8008aa6:	4650      	mov	r0, sl
 8008aa8:	f7ff feb0 	bl	800880c <_free_r>
 8008aac:	230c      	movs	r3, #12
 8008aae:	f8ca 3000 	str.w	r3, [sl]
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ab8:	81a3      	strh	r3, [r4, #12]
 8008aba:	f04f 30ff 	mov.w	r0, #4294967295
 8008abe:	e7e9      	b.n	8008a94 <__ssputs_r+0x88>

08008ac0 <_svfiprintf_r>:
 8008ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac4:	4698      	mov	r8, r3
 8008ac6:	898b      	ldrh	r3, [r1, #12]
 8008ac8:	061b      	lsls	r3, r3, #24
 8008aca:	b09d      	sub	sp, #116	; 0x74
 8008acc:	4607      	mov	r7, r0
 8008ace:	460d      	mov	r5, r1
 8008ad0:	4614      	mov	r4, r2
 8008ad2:	d50e      	bpl.n	8008af2 <_svfiprintf_r+0x32>
 8008ad4:	690b      	ldr	r3, [r1, #16]
 8008ad6:	b963      	cbnz	r3, 8008af2 <_svfiprintf_r+0x32>
 8008ad8:	2140      	movs	r1, #64	; 0x40
 8008ada:	f7ff ff0b 	bl	80088f4 <_malloc_r>
 8008ade:	6028      	str	r0, [r5, #0]
 8008ae0:	6128      	str	r0, [r5, #16]
 8008ae2:	b920      	cbnz	r0, 8008aee <_svfiprintf_r+0x2e>
 8008ae4:	230c      	movs	r3, #12
 8008ae6:	603b      	str	r3, [r7, #0]
 8008ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aec:	e0d0      	b.n	8008c90 <_svfiprintf_r+0x1d0>
 8008aee:	2340      	movs	r3, #64	; 0x40
 8008af0:	616b      	str	r3, [r5, #20]
 8008af2:	2300      	movs	r3, #0
 8008af4:	9309      	str	r3, [sp, #36]	; 0x24
 8008af6:	2320      	movs	r3, #32
 8008af8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008afc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b00:	2330      	movs	r3, #48	; 0x30
 8008b02:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008ca8 <_svfiprintf_r+0x1e8>
 8008b06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b0a:	f04f 0901 	mov.w	r9, #1
 8008b0e:	4623      	mov	r3, r4
 8008b10:	469a      	mov	sl, r3
 8008b12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b16:	b10a      	cbz	r2, 8008b1c <_svfiprintf_r+0x5c>
 8008b18:	2a25      	cmp	r2, #37	; 0x25
 8008b1a:	d1f9      	bne.n	8008b10 <_svfiprintf_r+0x50>
 8008b1c:	ebba 0b04 	subs.w	fp, sl, r4
 8008b20:	d00b      	beq.n	8008b3a <_svfiprintf_r+0x7a>
 8008b22:	465b      	mov	r3, fp
 8008b24:	4622      	mov	r2, r4
 8008b26:	4629      	mov	r1, r5
 8008b28:	4638      	mov	r0, r7
 8008b2a:	f7ff ff6f 	bl	8008a0c <__ssputs_r>
 8008b2e:	3001      	adds	r0, #1
 8008b30:	f000 80a9 	beq.w	8008c86 <_svfiprintf_r+0x1c6>
 8008b34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b36:	445a      	add	r2, fp
 8008b38:	9209      	str	r2, [sp, #36]	; 0x24
 8008b3a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	f000 80a1 	beq.w	8008c86 <_svfiprintf_r+0x1c6>
 8008b44:	2300      	movs	r3, #0
 8008b46:	f04f 32ff 	mov.w	r2, #4294967295
 8008b4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b4e:	f10a 0a01 	add.w	sl, sl, #1
 8008b52:	9304      	str	r3, [sp, #16]
 8008b54:	9307      	str	r3, [sp, #28]
 8008b56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b5a:	931a      	str	r3, [sp, #104]	; 0x68
 8008b5c:	4654      	mov	r4, sl
 8008b5e:	2205      	movs	r2, #5
 8008b60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b64:	4850      	ldr	r0, [pc, #320]	; (8008ca8 <_svfiprintf_r+0x1e8>)
 8008b66:	f7f7 fb6b 	bl	8000240 <memchr>
 8008b6a:	9a04      	ldr	r2, [sp, #16]
 8008b6c:	b9d8      	cbnz	r0, 8008ba6 <_svfiprintf_r+0xe6>
 8008b6e:	06d0      	lsls	r0, r2, #27
 8008b70:	bf44      	itt	mi
 8008b72:	2320      	movmi	r3, #32
 8008b74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b78:	0711      	lsls	r1, r2, #28
 8008b7a:	bf44      	itt	mi
 8008b7c:	232b      	movmi	r3, #43	; 0x2b
 8008b7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b82:	f89a 3000 	ldrb.w	r3, [sl]
 8008b86:	2b2a      	cmp	r3, #42	; 0x2a
 8008b88:	d015      	beq.n	8008bb6 <_svfiprintf_r+0xf6>
 8008b8a:	9a07      	ldr	r2, [sp, #28]
 8008b8c:	4654      	mov	r4, sl
 8008b8e:	2000      	movs	r0, #0
 8008b90:	f04f 0c0a 	mov.w	ip, #10
 8008b94:	4621      	mov	r1, r4
 8008b96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b9a:	3b30      	subs	r3, #48	; 0x30
 8008b9c:	2b09      	cmp	r3, #9
 8008b9e:	d94d      	bls.n	8008c3c <_svfiprintf_r+0x17c>
 8008ba0:	b1b0      	cbz	r0, 8008bd0 <_svfiprintf_r+0x110>
 8008ba2:	9207      	str	r2, [sp, #28]
 8008ba4:	e014      	b.n	8008bd0 <_svfiprintf_r+0x110>
 8008ba6:	eba0 0308 	sub.w	r3, r0, r8
 8008baa:	fa09 f303 	lsl.w	r3, r9, r3
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	9304      	str	r3, [sp, #16]
 8008bb2:	46a2      	mov	sl, r4
 8008bb4:	e7d2      	b.n	8008b5c <_svfiprintf_r+0x9c>
 8008bb6:	9b03      	ldr	r3, [sp, #12]
 8008bb8:	1d19      	adds	r1, r3, #4
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	9103      	str	r1, [sp, #12]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	bfbb      	ittet	lt
 8008bc2:	425b      	neglt	r3, r3
 8008bc4:	f042 0202 	orrlt.w	r2, r2, #2
 8008bc8:	9307      	strge	r3, [sp, #28]
 8008bca:	9307      	strlt	r3, [sp, #28]
 8008bcc:	bfb8      	it	lt
 8008bce:	9204      	strlt	r2, [sp, #16]
 8008bd0:	7823      	ldrb	r3, [r4, #0]
 8008bd2:	2b2e      	cmp	r3, #46	; 0x2e
 8008bd4:	d10c      	bne.n	8008bf0 <_svfiprintf_r+0x130>
 8008bd6:	7863      	ldrb	r3, [r4, #1]
 8008bd8:	2b2a      	cmp	r3, #42	; 0x2a
 8008bda:	d134      	bne.n	8008c46 <_svfiprintf_r+0x186>
 8008bdc:	9b03      	ldr	r3, [sp, #12]
 8008bde:	1d1a      	adds	r2, r3, #4
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	9203      	str	r2, [sp, #12]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	bfb8      	it	lt
 8008be8:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bec:	3402      	adds	r4, #2
 8008bee:	9305      	str	r3, [sp, #20]
 8008bf0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008cb8 <_svfiprintf_r+0x1f8>
 8008bf4:	7821      	ldrb	r1, [r4, #0]
 8008bf6:	2203      	movs	r2, #3
 8008bf8:	4650      	mov	r0, sl
 8008bfa:	f7f7 fb21 	bl	8000240 <memchr>
 8008bfe:	b138      	cbz	r0, 8008c10 <_svfiprintf_r+0x150>
 8008c00:	9b04      	ldr	r3, [sp, #16]
 8008c02:	eba0 000a 	sub.w	r0, r0, sl
 8008c06:	2240      	movs	r2, #64	; 0x40
 8008c08:	4082      	lsls	r2, r0
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	3401      	adds	r4, #1
 8008c0e:	9304      	str	r3, [sp, #16]
 8008c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c14:	4825      	ldr	r0, [pc, #148]	; (8008cac <_svfiprintf_r+0x1ec>)
 8008c16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c1a:	2206      	movs	r2, #6
 8008c1c:	f7f7 fb10 	bl	8000240 <memchr>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d038      	beq.n	8008c96 <_svfiprintf_r+0x1d6>
 8008c24:	4b22      	ldr	r3, [pc, #136]	; (8008cb0 <_svfiprintf_r+0x1f0>)
 8008c26:	bb1b      	cbnz	r3, 8008c70 <_svfiprintf_r+0x1b0>
 8008c28:	9b03      	ldr	r3, [sp, #12]
 8008c2a:	3307      	adds	r3, #7
 8008c2c:	f023 0307 	bic.w	r3, r3, #7
 8008c30:	3308      	adds	r3, #8
 8008c32:	9303      	str	r3, [sp, #12]
 8008c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c36:	4433      	add	r3, r6
 8008c38:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3a:	e768      	b.n	8008b0e <_svfiprintf_r+0x4e>
 8008c3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c40:	460c      	mov	r4, r1
 8008c42:	2001      	movs	r0, #1
 8008c44:	e7a6      	b.n	8008b94 <_svfiprintf_r+0xd4>
 8008c46:	2300      	movs	r3, #0
 8008c48:	3401      	adds	r4, #1
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	f04f 0c0a 	mov.w	ip, #10
 8008c52:	4620      	mov	r0, r4
 8008c54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c58:	3a30      	subs	r2, #48	; 0x30
 8008c5a:	2a09      	cmp	r2, #9
 8008c5c:	d903      	bls.n	8008c66 <_svfiprintf_r+0x1a6>
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d0c6      	beq.n	8008bf0 <_svfiprintf_r+0x130>
 8008c62:	9105      	str	r1, [sp, #20]
 8008c64:	e7c4      	b.n	8008bf0 <_svfiprintf_r+0x130>
 8008c66:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e7f0      	b.n	8008c52 <_svfiprintf_r+0x192>
 8008c70:	ab03      	add	r3, sp, #12
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	462a      	mov	r2, r5
 8008c76:	4b0f      	ldr	r3, [pc, #60]	; (8008cb4 <_svfiprintf_r+0x1f4>)
 8008c78:	a904      	add	r1, sp, #16
 8008c7a:	4638      	mov	r0, r7
 8008c7c:	f3af 8000 	nop.w
 8008c80:	1c42      	adds	r2, r0, #1
 8008c82:	4606      	mov	r6, r0
 8008c84:	d1d6      	bne.n	8008c34 <_svfiprintf_r+0x174>
 8008c86:	89ab      	ldrh	r3, [r5, #12]
 8008c88:	065b      	lsls	r3, r3, #25
 8008c8a:	f53f af2d 	bmi.w	8008ae8 <_svfiprintf_r+0x28>
 8008c8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c90:	b01d      	add	sp, #116	; 0x74
 8008c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c96:	ab03      	add	r3, sp, #12
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	462a      	mov	r2, r5
 8008c9c:	4b05      	ldr	r3, [pc, #20]	; (8008cb4 <_svfiprintf_r+0x1f4>)
 8008c9e:	a904      	add	r1, sp, #16
 8008ca0:	4638      	mov	r0, r7
 8008ca2:	f000 f9bd 	bl	8009020 <_printf_i>
 8008ca6:	e7eb      	b.n	8008c80 <_svfiprintf_r+0x1c0>
 8008ca8:	0800b741 	.word	0x0800b741
 8008cac:	0800b74b 	.word	0x0800b74b
 8008cb0:	00000000 	.word	0x00000000
 8008cb4:	08008a0d 	.word	0x08008a0d
 8008cb8:	0800b747 	.word	0x0800b747

08008cbc <__sfputc_r>:
 8008cbc:	6893      	ldr	r3, [r2, #8]
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	b410      	push	{r4}
 8008cc4:	6093      	str	r3, [r2, #8]
 8008cc6:	da08      	bge.n	8008cda <__sfputc_r+0x1e>
 8008cc8:	6994      	ldr	r4, [r2, #24]
 8008cca:	42a3      	cmp	r3, r4
 8008ccc:	db01      	blt.n	8008cd2 <__sfputc_r+0x16>
 8008cce:	290a      	cmp	r1, #10
 8008cd0:	d103      	bne.n	8008cda <__sfputc_r+0x1e>
 8008cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cd6:	f000 bbd5 	b.w	8009484 <__swbuf_r>
 8008cda:	6813      	ldr	r3, [r2, #0]
 8008cdc:	1c58      	adds	r0, r3, #1
 8008cde:	6010      	str	r0, [r2, #0]
 8008ce0:	7019      	strb	r1, [r3, #0]
 8008ce2:	4608      	mov	r0, r1
 8008ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ce8:	4770      	bx	lr

08008cea <__sfputs_r>:
 8008cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cec:	4606      	mov	r6, r0
 8008cee:	460f      	mov	r7, r1
 8008cf0:	4614      	mov	r4, r2
 8008cf2:	18d5      	adds	r5, r2, r3
 8008cf4:	42ac      	cmp	r4, r5
 8008cf6:	d101      	bne.n	8008cfc <__sfputs_r+0x12>
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	e007      	b.n	8008d0c <__sfputs_r+0x22>
 8008cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d00:	463a      	mov	r2, r7
 8008d02:	4630      	mov	r0, r6
 8008d04:	f7ff ffda 	bl	8008cbc <__sfputc_r>
 8008d08:	1c43      	adds	r3, r0, #1
 8008d0a:	d1f3      	bne.n	8008cf4 <__sfputs_r+0xa>
 8008d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d10 <_vfiprintf_r>:
 8008d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d14:	460d      	mov	r5, r1
 8008d16:	b09d      	sub	sp, #116	; 0x74
 8008d18:	4614      	mov	r4, r2
 8008d1a:	4698      	mov	r8, r3
 8008d1c:	4606      	mov	r6, r0
 8008d1e:	b118      	cbz	r0, 8008d28 <_vfiprintf_r+0x18>
 8008d20:	6a03      	ldr	r3, [r0, #32]
 8008d22:	b90b      	cbnz	r3, 8008d28 <_vfiprintf_r+0x18>
 8008d24:	f7ff fb8c 	bl	8008440 <__sinit>
 8008d28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d2a:	07d9      	lsls	r1, r3, #31
 8008d2c:	d405      	bmi.n	8008d3a <_vfiprintf_r+0x2a>
 8008d2e:	89ab      	ldrh	r3, [r5, #12]
 8008d30:	059a      	lsls	r2, r3, #22
 8008d32:	d402      	bmi.n	8008d3a <_vfiprintf_r+0x2a>
 8008d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d36:	f7ff fd58 	bl	80087ea <__retarget_lock_acquire_recursive>
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	071b      	lsls	r3, r3, #28
 8008d3e:	d501      	bpl.n	8008d44 <_vfiprintf_r+0x34>
 8008d40:	692b      	ldr	r3, [r5, #16]
 8008d42:	b99b      	cbnz	r3, 8008d6c <_vfiprintf_r+0x5c>
 8008d44:	4629      	mov	r1, r5
 8008d46:	4630      	mov	r0, r6
 8008d48:	f000 fbda 	bl	8009500 <__swsetup_r>
 8008d4c:	b170      	cbz	r0, 8008d6c <_vfiprintf_r+0x5c>
 8008d4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d50:	07dc      	lsls	r4, r3, #31
 8008d52:	d504      	bpl.n	8008d5e <_vfiprintf_r+0x4e>
 8008d54:	f04f 30ff 	mov.w	r0, #4294967295
 8008d58:	b01d      	add	sp, #116	; 0x74
 8008d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d5e:	89ab      	ldrh	r3, [r5, #12]
 8008d60:	0598      	lsls	r0, r3, #22
 8008d62:	d4f7      	bmi.n	8008d54 <_vfiprintf_r+0x44>
 8008d64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d66:	f7ff fd41 	bl	80087ec <__retarget_lock_release_recursive>
 8008d6a:	e7f3      	b.n	8008d54 <_vfiprintf_r+0x44>
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d70:	2320      	movs	r3, #32
 8008d72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d7a:	2330      	movs	r3, #48	; 0x30
 8008d7c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008f30 <_vfiprintf_r+0x220>
 8008d80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d84:	f04f 0901 	mov.w	r9, #1
 8008d88:	4623      	mov	r3, r4
 8008d8a:	469a      	mov	sl, r3
 8008d8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d90:	b10a      	cbz	r2, 8008d96 <_vfiprintf_r+0x86>
 8008d92:	2a25      	cmp	r2, #37	; 0x25
 8008d94:	d1f9      	bne.n	8008d8a <_vfiprintf_r+0x7a>
 8008d96:	ebba 0b04 	subs.w	fp, sl, r4
 8008d9a:	d00b      	beq.n	8008db4 <_vfiprintf_r+0xa4>
 8008d9c:	465b      	mov	r3, fp
 8008d9e:	4622      	mov	r2, r4
 8008da0:	4629      	mov	r1, r5
 8008da2:	4630      	mov	r0, r6
 8008da4:	f7ff ffa1 	bl	8008cea <__sfputs_r>
 8008da8:	3001      	adds	r0, #1
 8008daa:	f000 80a9 	beq.w	8008f00 <_vfiprintf_r+0x1f0>
 8008dae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008db0:	445a      	add	r2, fp
 8008db2:	9209      	str	r2, [sp, #36]	; 0x24
 8008db4:	f89a 3000 	ldrb.w	r3, [sl]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f000 80a1 	beq.w	8008f00 <_vfiprintf_r+0x1f0>
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008dc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dc8:	f10a 0a01 	add.w	sl, sl, #1
 8008dcc:	9304      	str	r3, [sp, #16]
 8008dce:	9307      	str	r3, [sp, #28]
 8008dd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008dd4:	931a      	str	r3, [sp, #104]	; 0x68
 8008dd6:	4654      	mov	r4, sl
 8008dd8:	2205      	movs	r2, #5
 8008dda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dde:	4854      	ldr	r0, [pc, #336]	; (8008f30 <_vfiprintf_r+0x220>)
 8008de0:	f7f7 fa2e 	bl	8000240 <memchr>
 8008de4:	9a04      	ldr	r2, [sp, #16]
 8008de6:	b9d8      	cbnz	r0, 8008e20 <_vfiprintf_r+0x110>
 8008de8:	06d1      	lsls	r1, r2, #27
 8008dea:	bf44      	itt	mi
 8008dec:	2320      	movmi	r3, #32
 8008dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008df2:	0713      	lsls	r3, r2, #28
 8008df4:	bf44      	itt	mi
 8008df6:	232b      	movmi	r3, #43	; 0x2b
 8008df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008e00:	2b2a      	cmp	r3, #42	; 0x2a
 8008e02:	d015      	beq.n	8008e30 <_vfiprintf_r+0x120>
 8008e04:	9a07      	ldr	r2, [sp, #28]
 8008e06:	4654      	mov	r4, sl
 8008e08:	2000      	movs	r0, #0
 8008e0a:	f04f 0c0a 	mov.w	ip, #10
 8008e0e:	4621      	mov	r1, r4
 8008e10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e14:	3b30      	subs	r3, #48	; 0x30
 8008e16:	2b09      	cmp	r3, #9
 8008e18:	d94d      	bls.n	8008eb6 <_vfiprintf_r+0x1a6>
 8008e1a:	b1b0      	cbz	r0, 8008e4a <_vfiprintf_r+0x13a>
 8008e1c:	9207      	str	r2, [sp, #28]
 8008e1e:	e014      	b.n	8008e4a <_vfiprintf_r+0x13a>
 8008e20:	eba0 0308 	sub.w	r3, r0, r8
 8008e24:	fa09 f303 	lsl.w	r3, r9, r3
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	9304      	str	r3, [sp, #16]
 8008e2c:	46a2      	mov	sl, r4
 8008e2e:	e7d2      	b.n	8008dd6 <_vfiprintf_r+0xc6>
 8008e30:	9b03      	ldr	r3, [sp, #12]
 8008e32:	1d19      	adds	r1, r3, #4
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	9103      	str	r1, [sp, #12]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	bfbb      	ittet	lt
 8008e3c:	425b      	neglt	r3, r3
 8008e3e:	f042 0202 	orrlt.w	r2, r2, #2
 8008e42:	9307      	strge	r3, [sp, #28]
 8008e44:	9307      	strlt	r3, [sp, #28]
 8008e46:	bfb8      	it	lt
 8008e48:	9204      	strlt	r2, [sp, #16]
 8008e4a:	7823      	ldrb	r3, [r4, #0]
 8008e4c:	2b2e      	cmp	r3, #46	; 0x2e
 8008e4e:	d10c      	bne.n	8008e6a <_vfiprintf_r+0x15a>
 8008e50:	7863      	ldrb	r3, [r4, #1]
 8008e52:	2b2a      	cmp	r3, #42	; 0x2a
 8008e54:	d134      	bne.n	8008ec0 <_vfiprintf_r+0x1b0>
 8008e56:	9b03      	ldr	r3, [sp, #12]
 8008e58:	1d1a      	adds	r2, r3, #4
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	9203      	str	r2, [sp, #12]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	bfb8      	it	lt
 8008e62:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e66:	3402      	adds	r4, #2
 8008e68:	9305      	str	r3, [sp, #20]
 8008e6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008f40 <_vfiprintf_r+0x230>
 8008e6e:	7821      	ldrb	r1, [r4, #0]
 8008e70:	2203      	movs	r2, #3
 8008e72:	4650      	mov	r0, sl
 8008e74:	f7f7 f9e4 	bl	8000240 <memchr>
 8008e78:	b138      	cbz	r0, 8008e8a <_vfiprintf_r+0x17a>
 8008e7a:	9b04      	ldr	r3, [sp, #16]
 8008e7c:	eba0 000a 	sub.w	r0, r0, sl
 8008e80:	2240      	movs	r2, #64	; 0x40
 8008e82:	4082      	lsls	r2, r0
 8008e84:	4313      	orrs	r3, r2
 8008e86:	3401      	adds	r4, #1
 8008e88:	9304      	str	r3, [sp, #16]
 8008e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e8e:	4829      	ldr	r0, [pc, #164]	; (8008f34 <_vfiprintf_r+0x224>)
 8008e90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e94:	2206      	movs	r2, #6
 8008e96:	f7f7 f9d3 	bl	8000240 <memchr>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	d03f      	beq.n	8008f1e <_vfiprintf_r+0x20e>
 8008e9e:	4b26      	ldr	r3, [pc, #152]	; (8008f38 <_vfiprintf_r+0x228>)
 8008ea0:	bb1b      	cbnz	r3, 8008eea <_vfiprintf_r+0x1da>
 8008ea2:	9b03      	ldr	r3, [sp, #12]
 8008ea4:	3307      	adds	r3, #7
 8008ea6:	f023 0307 	bic.w	r3, r3, #7
 8008eaa:	3308      	adds	r3, #8
 8008eac:	9303      	str	r3, [sp, #12]
 8008eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eb0:	443b      	add	r3, r7
 8008eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8008eb4:	e768      	b.n	8008d88 <_vfiprintf_r+0x78>
 8008eb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008eba:	460c      	mov	r4, r1
 8008ebc:	2001      	movs	r0, #1
 8008ebe:	e7a6      	b.n	8008e0e <_vfiprintf_r+0xfe>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	3401      	adds	r4, #1
 8008ec4:	9305      	str	r3, [sp, #20]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	f04f 0c0a 	mov.w	ip, #10
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ed2:	3a30      	subs	r2, #48	; 0x30
 8008ed4:	2a09      	cmp	r2, #9
 8008ed6:	d903      	bls.n	8008ee0 <_vfiprintf_r+0x1d0>
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d0c6      	beq.n	8008e6a <_vfiprintf_r+0x15a>
 8008edc:	9105      	str	r1, [sp, #20]
 8008ede:	e7c4      	b.n	8008e6a <_vfiprintf_r+0x15a>
 8008ee0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ee4:	4604      	mov	r4, r0
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e7f0      	b.n	8008ecc <_vfiprintf_r+0x1bc>
 8008eea:	ab03      	add	r3, sp, #12
 8008eec:	9300      	str	r3, [sp, #0]
 8008eee:	462a      	mov	r2, r5
 8008ef0:	4b12      	ldr	r3, [pc, #72]	; (8008f3c <_vfiprintf_r+0x22c>)
 8008ef2:	a904      	add	r1, sp, #16
 8008ef4:	4630      	mov	r0, r6
 8008ef6:	f3af 8000 	nop.w
 8008efa:	4607      	mov	r7, r0
 8008efc:	1c78      	adds	r0, r7, #1
 8008efe:	d1d6      	bne.n	8008eae <_vfiprintf_r+0x19e>
 8008f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f02:	07d9      	lsls	r1, r3, #31
 8008f04:	d405      	bmi.n	8008f12 <_vfiprintf_r+0x202>
 8008f06:	89ab      	ldrh	r3, [r5, #12]
 8008f08:	059a      	lsls	r2, r3, #22
 8008f0a:	d402      	bmi.n	8008f12 <_vfiprintf_r+0x202>
 8008f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f0e:	f7ff fc6d 	bl	80087ec <__retarget_lock_release_recursive>
 8008f12:	89ab      	ldrh	r3, [r5, #12]
 8008f14:	065b      	lsls	r3, r3, #25
 8008f16:	f53f af1d 	bmi.w	8008d54 <_vfiprintf_r+0x44>
 8008f1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f1c:	e71c      	b.n	8008d58 <_vfiprintf_r+0x48>
 8008f1e:	ab03      	add	r3, sp, #12
 8008f20:	9300      	str	r3, [sp, #0]
 8008f22:	462a      	mov	r2, r5
 8008f24:	4b05      	ldr	r3, [pc, #20]	; (8008f3c <_vfiprintf_r+0x22c>)
 8008f26:	a904      	add	r1, sp, #16
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f000 f879 	bl	8009020 <_printf_i>
 8008f2e:	e7e4      	b.n	8008efa <_vfiprintf_r+0x1ea>
 8008f30:	0800b741 	.word	0x0800b741
 8008f34:	0800b74b 	.word	0x0800b74b
 8008f38:	00000000 	.word	0x00000000
 8008f3c:	08008ceb 	.word	0x08008ceb
 8008f40:	0800b747 	.word	0x0800b747

08008f44 <_printf_common>:
 8008f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f48:	4616      	mov	r6, r2
 8008f4a:	4699      	mov	r9, r3
 8008f4c:	688a      	ldr	r2, [r1, #8]
 8008f4e:	690b      	ldr	r3, [r1, #16]
 8008f50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f54:	4293      	cmp	r3, r2
 8008f56:	bfb8      	it	lt
 8008f58:	4613      	movlt	r3, r2
 8008f5a:	6033      	str	r3, [r6, #0]
 8008f5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f60:	4607      	mov	r7, r0
 8008f62:	460c      	mov	r4, r1
 8008f64:	b10a      	cbz	r2, 8008f6a <_printf_common+0x26>
 8008f66:	3301      	adds	r3, #1
 8008f68:	6033      	str	r3, [r6, #0]
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	0699      	lsls	r1, r3, #26
 8008f6e:	bf42      	ittt	mi
 8008f70:	6833      	ldrmi	r3, [r6, #0]
 8008f72:	3302      	addmi	r3, #2
 8008f74:	6033      	strmi	r3, [r6, #0]
 8008f76:	6825      	ldr	r5, [r4, #0]
 8008f78:	f015 0506 	ands.w	r5, r5, #6
 8008f7c:	d106      	bne.n	8008f8c <_printf_common+0x48>
 8008f7e:	f104 0a19 	add.w	sl, r4, #25
 8008f82:	68e3      	ldr	r3, [r4, #12]
 8008f84:	6832      	ldr	r2, [r6, #0]
 8008f86:	1a9b      	subs	r3, r3, r2
 8008f88:	42ab      	cmp	r3, r5
 8008f8a:	dc26      	bgt.n	8008fda <_printf_common+0x96>
 8008f8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f90:	1e13      	subs	r3, r2, #0
 8008f92:	6822      	ldr	r2, [r4, #0]
 8008f94:	bf18      	it	ne
 8008f96:	2301      	movne	r3, #1
 8008f98:	0692      	lsls	r2, r2, #26
 8008f9a:	d42b      	bmi.n	8008ff4 <_printf_common+0xb0>
 8008f9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008fa0:	4649      	mov	r1, r9
 8008fa2:	4638      	mov	r0, r7
 8008fa4:	47c0      	blx	r8
 8008fa6:	3001      	adds	r0, #1
 8008fa8:	d01e      	beq.n	8008fe8 <_printf_common+0xa4>
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	6922      	ldr	r2, [r4, #16]
 8008fae:	f003 0306 	and.w	r3, r3, #6
 8008fb2:	2b04      	cmp	r3, #4
 8008fb4:	bf02      	ittt	eq
 8008fb6:	68e5      	ldreq	r5, [r4, #12]
 8008fb8:	6833      	ldreq	r3, [r6, #0]
 8008fba:	1aed      	subeq	r5, r5, r3
 8008fbc:	68a3      	ldr	r3, [r4, #8]
 8008fbe:	bf0c      	ite	eq
 8008fc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008fc4:	2500      	movne	r5, #0
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	bfc4      	itt	gt
 8008fca:	1a9b      	subgt	r3, r3, r2
 8008fcc:	18ed      	addgt	r5, r5, r3
 8008fce:	2600      	movs	r6, #0
 8008fd0:	341a      	adds	r4, #26
 8008fd2:	42b5      	cmp	r5, r6
 8008fd4:	d11a      	bne.n	800900c <_printf_common+0xc8>
 8008fd6:	2000      	movs	r0, #0
 8008fd8:	e008      	b.n	8008fec <_printf_common+0xa8>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	4652      	mov	r2, sl
 8008fde:	4649      	mov	r1, r9
 8008fe0:	4638      	mov	r0, r7
 8008fe2:	47c0      	blx	r8
 8008fe4:	3001      	adds	r0, #1
 8008fe6:	d103      	bne.n	8008ff0 <_printf_common+0xac>
 8008fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ff0:	3501      	adds	r5, #1
 8008ff2:	e7c6      	b.n	8008f82 <_printf_common+0x3e>
 8008ff4:	18e1      	adds	r1, r4, r3
 8008ff6:	1c5a      	adds	r2, r3, #1
 8008ff8:	2030      	movs	r0, #48	; 0x30
 8008ffa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ffe:	4422      	add	r2, r4
 8009000:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009004:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009008:	3302      	adds	r3, #2
 800900a:	e7c7      	b.n	8008f9c <_printf_common+0x58>
 800900c:	2301      	movs	r3, #1
 800900e:	4622      	mov	r2, r4
 8009010:	4649      	mov	r1, r9
 8009012:	4638      	mov	r0, r7
 8009014:	47c0      	blx	r8
 8009016:	3001      	adds	r0, #1
 8009018:	d0e6      	beq.n	8008fe8 <_printf_common+0xa4>
 800901a:	3601      	adds	r6, #1
 800901c:	e7d9      	b.n	8008fd2 <_printf_common+0x8e>
	...

08009020 <_printf_i>:
 8009020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009024:	7e0f      	ldrb	r7, [r1, #24]
 8009026:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009028:	2f78      	cmp	r7, #120	; 0x78
 800902a:	4691      	mov	r9, r2
 800902c:	4680      	mov	r8, r0
 800902e:	460c      	mov	r4, r1
 8009030:	469a      	mov	sl, r3
 8009032:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009036:	d807      	bhi.n	8009048 <_printf_i+0x28>
 8009038:	2f62      	cmp	r7, #98	; 0x62
 800903a:	d80a      	bhi.n	8009052 <_printf_i+0x32>
 800903c:	2f00      	cmp	r7, #0
 800903e:	f000 80d4 	beq.w	80091ea <_printf_i+0x1ca>
 8009042:	2f58      	cmp	r7, #88	; 0x58
 8009044:	f000 80c0 	beq.w	80091c8 <_printf_i+0x1a8>
 8009048:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800904c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009050:	e03a      	b.n	80090c8 <_printf_i+0xa8>
 8009052:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009056:	2b15      	cmp	r3, #21
 8009058:	d8f6      	bhi.n	8009048 <_printf_i+0x28>
 800905a:	a101      	add	r1, pc, #4	; (adr r1, 8009060 <_printf_i+0x40>)
 800905c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009060:	080090b9 	.word	0x080090b9
 8009064:	080090cd 	.word	0x080090cd
 8009068:	08009049 	.word	0x08009049
 800906c:	08009049 	.word	0x08009049
 8009070:	08009049 	.word	0x08009049
 8009074:	08009049 	.word	0x08009049
 8009078:	080090cd 	.word	0x080090cd
 800907c:	08009049 	.word	0x08009049
 8009080:	08009049 	.word	0x08009049
 8009084:	08009049 	.word	0x08009049
 8009088:	08009049 	.word	0x08009049
 800908c:	080091d1 	.word	0x080091d1
 8009090:	080090f9 	.word	0x080090f9
 8009094:	0800918b 	.word	0x0800918b
 8009098:	08009049 	.word	0x08009049
 800909c:	08009049 	.word	0x08009049
 80090a0:	080091f3 	.word	0x080091f3
 80090a4:	08009049 	.word	0x08009049
 80090a8:	080090f9 	.word	0x080090f9
 80090ac:	08009049 	.word	0x08009049
 80090b0:	08009049 	.word	0x08009049
 80090b4:	08009193 	.word	0x08009193
 80090b8:	682b      	ldr	r3, [r5, #0]
 80090ba:	1d1a      	adds	r2, r3, #4
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	602a      	str	r2, [r5, #0]
 80090c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80090c8:	2301      	movs	r3, #1
 80090ca:	e09f      	b.n	800920c <_printf_i+0x1ec>
 80090cc:	6820      	ldr	r0, [r4, #0]
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	0607      	lsls	r7, r0, #24
 80090d2:	f103 0104 	add.w	r1, r3, #4
 80090d6:	6029      	str	r1, [r5, #0]
 80090d8:	d501      	bpl.n	80090de <_printf_i+0xbe>
 80090da:	681e      	ldr	r6, [r3, #0]
 80090dc:	e003      	b.n	80090e6 <_printf_i+0xc6>
 80090de:	0646      	lsls	r6, r0, #25
 80090e0:	d5fb      	bpl.n	80090da <_printf_i+0xba>
 80090e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80090e6:	2e00      	cmp	r6, #0
 80090e8:	da03      	bge.n	80090f2 <_printf_i+0xd2>
 80090ea:	232d      	movs	r3, #45	; 0x2d
 80090ec:	4276      	negs	r6, r6
 80090ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090f2:	485a      	ldr	r0, [pc, #360]	; (800925c <_printf_i+0x23c>)
 80090f4:	230a      	movs	r3, #10
 80090f6:	e012      	b.n	800911e <_printf_i+0xfe>
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	6820      	ldr	r0, [r4, #0]
 80090fc:	1d19      	adds	r1, r3, #4
 80090fe:	6029      	str	r1, [r5, #0]
 8009100:	0605      	lsls	r5, r0, #24
 8009102:	d501      	bpl.n	8009108 <_printf_i+0xe8>
 8009104:	681e      	ldr	r6, [r3, #0]
 8009106:	e002      	b.n	800910e <_printf_i+0xee>
 8009108:	0641      	lsls	r1, r0, #25
 800910a:	d5fb      	bpl.n	8009104 <_printf_i+0xe4>
 800910c:	881e      	ldrh	r6, [r3, #0]
 800910e:	4853      	ldr	r0, [pc, #332]	; (800925c <_printf_i+0x23c>)
 8009110:	2f6f      	cmp	r7, #111	; 0x6f
 8009112:	bf0c      	ite	eq
 8009114:	2308      	moveq	r3, #8
 8009116:	230a      	movne	r3, #10
 8009118:	2100      	movs	r1, #0
 800911a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800911e:	6865      	ldr	r5, [r4, #4]
 8009120:	60a5      	str	r5, [r4, #8]
 8009122:	2d00      	cmp	r5, #0
 8009124:	bfa2      	ittt	ge
 8009126:	6821      	ldrge	r1, [r4, #0]
 8009128:	f021 0104 	bicge.w	r1, r1, #4
 800912c:	6021      	strge	r1, [r4, #0]
 800912e:	b90e      	cbnz	r6, 8009134 <_printf_i+0x114>
 8009130:	2d00      	cmp	r5, #0
 8009132:	d04b      	beq.n	80091cc <_printf_i+0x1ac>
 8009134:	4615      	mov	r5, r2
 8009136:	fbb6 f1f3 	udiv	r1, r6, r3
 800913a:	fb03 6711 	mls	r7, r3, r1, r6
 800913e:	5dc7      	ldrb	r7, [r0, r7]
 8009140:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009144:	4637      	mov	r7, r6
 8009146:	42bb      	cmp	r3, r7
 8009148:	460e      	mov	r6, r1
 800914a:	d9f4      	bls.n	8009136 <_printf_i+0x116>
 800914c:	2b08      	cmp	r3, #8
 800914e:	d10b      	bne.n	8009168 <_printf_i+0x148>
 8009150:	6823      	ldr	r3, [r4, #0]
 8009152:	07de      	lsls	r6, r3, #31
 8009154:	d508      	bpl.n	8009168 <_printf_i+0x148>
 8009156:	6923      	ldr	r3, [r4, #16]
 8009158:	6861      	ldr	r1, [r4, #4]
 800915a:	4299      	cmp	r1, r3
 800915c:	bfde      	ittt	le
 800915e:	2330      	movle	r3, #48	; 0x30
 8009160:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009164:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009168:	1b52      	subs	r2, r2, r5
 800916a:	6122      	str	r2, [r4, #16]
 800916c:	f8cd a000 	str.w	sl, [sp]
 8009170:	464b      	mov	r3, r9
 8009172:	aa03      	add	r2, sp, #12
 8009174:	4621      	mov	r1, r4
 8009176:	4640      	mov	r0, r8
 8009178:	f7ff fee4 	bl	8008f44 <_printf_common>
 800917c:	3001      	adds	r0, #1
 800917e:	d14a      	bne.n	8009216 <_printf_i+0x1f6>
 8009180:	f04f 30ff 	mov.w	r0, #4294967295
 8009184:	b004      	add	sp, #16
 8009186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	f043 0320 	orr.w	r3, r3, #32
 8009190:	6023      	str	r3, [r4, #0]
 8009192:	4833      	ldr	r0, [pc, #204]	; (8009260 <_printf_i+0x240>)
 8009194:	2778      	movs	r7, #120	; 0x78
 8009196:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	6829      	ldr	r1, [r5, #0]
 800919e:	061f      	lsls	r7, r3, #24
 80091a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80091a4:	d402      	bmi.n	80091ac <_printf_i+0x18c>
 80091a6:	065f      	lsls	r7, r3, #25
 80091a8:	bf48      	it	mi
 80091aa:	b2b6      	uxthmi	r6, r6
 80091ac:	07df      	lsls	r7, r3, #31
 80091ae:	bf48      	it	mi
 80091b0:	f043 0320 	orrmi.w	r3, r3, #32
 80091b4:	6029      	str	r1, [r5, #0]
 80091b6:	bf48      	it	mi
 80091b8:	6023      	strmi	r3, [r4, #0]
 80091ba:	b91e      	cbnz	r6, 80091c4 <_printf_i+0x1a4>
 80091bc:	6823      	ldr	r3, [r4, #0]
 80091be:	f023 0320 	bic.w	r3, r3, #32
 80091c2:	6023      	str	r3, [r4, #0]
 80091c4:	2310      	movs	r3, #16
 80091c6:	e7a7      	b.n	8009118 <_printf_i+0xf8>
 80091c8:	4824      	ldr	r0, [pc, #144]	; (800925c <_printf_i+0x23c>)
 80091ca:	e7e4      	b.n	8009196 <_printf_i+0x176>
 80091cc:	4615      	mov	r5, r2
 80091ce:	e7bd      	b.n	800914c <_printf_i+0x12c>
 80091d0:	682b      	ldr	r3, [r5, #0]
 80091d2:	6826      	ldr	r6, [r4, #0]
 80091d4:	6961      	ldr	r1, [r4, #20]
 80091d6:	1d18      	adds	r0, r3, #4
 80091d8:	6028      	str	r0, [r5, #0]
 80091da:	0635      	lsls	r5, r6, #24
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	d501      	bpl.n	80091e4 <_printf_i+0x1c4>
 80091e0:	6019      	str	r1, [r3, #0]
 80091e2:	e002      	b.n	80091ea <_printf_i+0x1ca>
 80091e4:	0670      	lsls	r0, r6, #25
 80091e6:	d5fb      	bpl.n	80091e0 <_printf_i+0x1c0>
 80091e8:	8019      	strh	r1, [r3, #0]
 80091ea:	2300      	movs	r3, #0
 80091ec:	6123      	str	r3, [r4, #16]
 80091ee:	4615      	mov	r5, r2
 80091f0:	e7bc      	b.n	800916c <_printf_i+0x14c>
 80091f2:	682b      	ldr	r3, [r5, #0]
 80091f4:	1d1a      	adds	r2, r3, #4
 80091f6:	602a      	str	r2, [r5, #0]
 80091f8:	681d      	ldr	r5, [r3, #0]
 80091fa:	6862      	ldr	r2, [r4, #4]
 80091fc:	2100      	movs	r1, #0
 80091fe:	4628      	mov	r0, r5
 8009200:	f7f7 f81e 	bl	8000240 <memchr>
 8009204:	b108      	cbz	r0, 800920a <_printf_i+0x1ea>
 8009206:	1b40      	subs	r0, r0, r5
 8009208:	6060      	str	r0, [r4, #4]
 800920a:	6863      	ldr	r3, [r4, #4]
 800920c:	6123      	str	r3, [r4, #16]
 800920e:	2300      	movs	r3, #0
 8009210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009214:	e7aa      	b.n	800916c <_printf_i+0x14c>
 8009216:	6923      	ldr	r3, [r4, #16]
 8009218:	462a      	mov	r2, r5
 800921a:	4649      	mov	r1, r9
 800921c:	4640      	mov	r0, r8
 800921e:	47d0      	blx	sl
 8009220:	3001      	adds	r0, #1
 8009222:	d0ad      	beq.n	8009180 <_printf_i+0x160>
 8009224:	6823      	ldr	r3, [r4, #0]
 8009226:	079b      	lsls	r3, r3, #30
 8009228:	d413      	bmi.n	8009252 <_printf_i+0x232>
 800922a:	68e0      	ldr	r0, [r4, #12]
 800922c:	9b03      	ldr	r3, [sp, #12]
 800922e:	4298      	cmp	r0, r3
 8009230:	bfb8      	it	lt
 8009232:	4618      	movlt	r0, r3
 8009234:	e7a6      	b.n	8009184 <_printf_i+0x164>
 8009236:	2301      	movs	r3, #1
 8009238:	4632      	mov	r2, r6
 800923a:	4649      	mov	r1, r9
 800923c:	4640      	mov	r0, r8
 800923e:	47d0      	blx	sl
 8009240:	3001      	adds	r0, #1
 8009242:	d09d      	beq.n	8009180 <_printf_i+0x160>
 8009244:	3501      	adds	r5, #1
 8009246:	68e3      	ldr	r3, [r4, #12]
 8009248:	9903      	ldr	r1, [sp, #12]
 800924a:	1a5b      	subs	r3, r3, r1
 800924c:	42ab      	cmp	r3, r5
 800924e:	dcf2      	bgt.n	8009236 <_printf_i+0x216>
 8009250:	e7eb      	b.n	800922a <_printf_i+0x20a>
 8009252:	2500      	movs	r5, #0
 8009254:	f104 0619 	add.w	r6, r4, #25
 8009258:	e7f5      	b.n	8009246 <_printf_i+0x226>
 800925a:	bf00      	nop
 800925c:	0800b752 	.word	0x0800b752
 8009260:	0800b763 	.word	0x0800b763

08009264 <__sflush_r>:
 8009264:	898a      	ldrh	r2, [r1, #12]
 8009266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800926a:	4605      	mov	r5, r0
 800926c:	0710      	lsls	r0, r2, #28
 800926e:	460c      	mov	r4, r1
 8009270:	d458      	bmi.n	8009324 <__sflush_r+0xc0>
 8009272:	684b      	ldr	r3, [r1, #4]
 8009274:	2b00      	cmp	r3, #0
 8009276:	dc05      	bgt.n	8009284 <__sflush_r+0x20>
 8009278:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800927a:	2b00      	cmp	r3, #0
 800927c:	dc02      	bgt.n	8009284 <__sflush_r+0x20>
 800927e:	2000      	movs	r0, #0
 8009280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009284:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009286:	2e00      	cmp	r6, #0
 8009288:	d0f9      	beq.n	800927e <__sflush_r+0x1a>
 800928a:	2300      	movs	r3, #0
 800928c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009290:	682f      	ldr	r7, [r5, #0]
 8009292:	6a21      	ldr	r1, [r4, #32]
 8009294:	602b      	str	r3, [r5, #0]
 8009296:	d032      	beq.n	80092fe <__sflush_r+0x9a>
 8009298:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800929a:	89a3      	ldrh	r3, [r4, #12]
 800929c:	075a      	lsls	r2, r3, #29
 800929e:	d505      	bpl.n	80092ac <__sflush_r+0x48>
 80092a0:	6863      	ldr	r3, [r4, #4]
 80092a2:	1ac0      	subs	r0, r0, r3
 80092a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092a6:	b10b      	cbz	r3, 80092ac <__sflush_r+0x48>
 80092a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092aa:	1ac0      	subs	r0, r0, r3
 80092ac:	2300      	movs	r3, #0
 80092ae:	4602      	mov	r2, r0
 80092b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092b2:	6a21      	ldr	r1, [r4, #32]
 80092b4:	4628      	mov	r0, r5
 80092b6:	47b0      	blx	r6
 80092b8:	1c43      	adds	r3, r0, #1
 80092ba:	89a3      	ldrh	r3, [r4, #12]
 80092bc:	d106      	bne.n	80092cc <__sflush_r+0x68>
 80092be:	6829      	ldr	r1, [r5, #0]
 80092c0:	291d      	cmp	r1, #29
 80092c2:	d82b      	bhi.n	800931c <__sflush_r+0xb8>
 80092c4:	4a29      	ldr	r2, [pc, #164]	; (800936c <__sflush_r+0x108>)
 80092c6:	410a      	asrs	r2, r1
 80092c8:	07d6      	lsls	r6, r2, #31
 80092ca:	d427      	bmi.n	800931c <__sflush_r+0xb8>
 80092cc:	2200      	movs	r2, #0
 80092ce:	6062      	str	r2, [r4, #4]
 80092d0:	04d9      	lsls	r1, r3, #19
 80092d2:	6922      	ldr	r2, [r4, #16]
 80092d4:	6022      	str	r2, [r4, #0]
 80092d6:	d504      	bpl.n	80092e2 <__sflush_r+0x7e>
 80092d8:	1c42      	adds	r2, r0, #1
 80092da:	d101      	bne.n	80092e0 <__sflush_r+0x7c>
 80092dc:	682b      	ldr	r3, [r5, #0]
 80092de:	b903      	cbnz	r3, 80092e2 <__sflush_r+0x7e>
 80092e0:	6560      	str	r0, [r4, #84]	; 0x54
 80092e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092e4:	602f      	str	r7, [r5, #0]
 80092e6:	2900      	cmp	r1, #0
 80092e8:	d0c9      	beq.n	800927e <__sflush_r+0x1a>
 80092ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092ee:	4299      	cmp	r1, r3
 80092f0:	d002      	beq.n	80092f8 <__sflush_r+0x94>
 80092f2:	4628      	mov	r0, r5
 80092f4:	f7ff fa8a 	bl	800880c <_free_r>
 80092f8:	2000      	movs	r0, #0
 80092fa:	6360      	str	r0, [r4, #52]	; 0x34
 80092fc:	e7c0      	b.n	8009280 <__sflush_r+0x1c>
 80092fe:	2301      	movs	r3, #1
 8009300:	4628      	mov	r0, r5
 8009302:	47b0      	blx	r6
 8009304:	1c41      	adds	r1, r0, #1
 8009306:	d1c8      	bne.n	800929a <__sflush_r+0x36>
 8009308:	682b      	ldr	r3, [r5, #0]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d0c5      	beq.n	800929a <__sflush_r+0x36>
 800930e:	2b1d      	cmp	r3, #29
 8009310:	d001      	beq.n	8009316 <__sflush_r+0xb2>
 8009312:	2b16      	cmp	r3, #22
 8009314:	d101      	bne.n	800931a <__sflush_r+0xb6>
 8009316:	602f      	str	r7, [r5, #0]
 8009318:	e7b1      	b.n	800927e <__sflush_r+0x1a>
 800931a:	89a3      	ldrh	r3, [r4, #12]
 800931c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009320:	81a3      	strh	r3, [r4, #12]
 8009322:	e7ad      	b.n	8009280 <__sflush_r+0x1c>
 8009324:	690f      	ldr	r7, [r1, #16]
 8009326:	2f00      	cmp	r7, #0
 8009328:	d0a9      	beq.n	800927e <__sflush_r+0x1a>
 800932a:	0793      	lsls	r3, r2, #30
 800932c:	680e      	ldr	r6, [r1, #0]
 800932e:	bf08      	it	eq
 8009330:	694b      	ldreq	r3, [r1, #20]
 8009332:	600f      	str	r7, [r1, #0]
 8009334:	bf18      	it	ne
 8009336:	2300      	movne	r3, #0
 8009338:	eba6 0807 	sub.w	r8, r6, r7
 800933c:	608b      	str	r3, [r1, #8]
 800933e:	f1b8 0f00 	cmp.w	r8, #0
 8009342:	dd9c      	ble.n	800927e <__sflush_r+0x1a>
 8009344:	6a21      	ldr	r1, [r4, #32]
 8009346:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009348:	4643      	mov	r3, r8
 800934a:	463a      	mov	r2, r7
 800934c:	4628      	mov	r0, r5
 800934e:	47b0      	blx	r6
 8009350:	2800      	cmp	r0, #0
 8009352:	dc06      	bgt.n	8009362 <__sflush_r+0xfe>
 8009354:	89a3      	ldrh	r3, [r4, #12]
 8009356:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800935a:	81a3      	strh	r3, [r4, #12]
 800935c:	f04f 30ff 	mov.w	r0, #4294967295
 8009360:	e78e      	b.n	8009280 <__sflush_r+0x1c>
 8009362:	4407      	add	r7, r0
 8009364:	eba8 0800 	sub.w	r8, r8, r0
 8009368:	e7e9      	b.n	800933e <__sflush_r+0xda>
 800936a:	bf00      	nop
 800936c:	dfbffffe 	.word	0xdfbffffe

08009370 <_fflush_r>:
 8009370:	b538      	push	{r3, r4, r5, lr}
 8009372:	690b      	ldr	r3, [r1, #16]
 8009374:	4605      	mov	r5, r0
 8009376:	460c      	mov	r4, r1
 8009378:	b913      	cbnz	r3, 8009380 <_fflush_r+0x10>
 800937a:	2500      	movs	r5, #0
 800937c:	4628      	mov	r0, r5
 800937e:	bd38      	pop	{r3, r4, r5, pc}
 8009380:	b118      	cbz	r0, 800938a <_fflush_r+0x1a>
 8009382:	6a03      	ldr	r3, [r0, #32]
 8009384:	b90b      	cbnz	r3, 800938a <_fflush_r+0x1a>
 8009386:	f7ff f85b 	bl	8008440 <__sinit>
 800938a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d0f3      	beq.n	800937a <_fflush_r+0xa>
 8009392:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009394:	07d0      	lsls	r0, r2, #31
 8009396:	d404      	bmi.n	80093a2 <_fflush_r+0x32>
 8009398:	0599      	lsls	r1, r3, #22
 800939a:	d402      	bmi.n	80093a2 <_fflush_r+0x32>
 800939c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800939e:	f7ff fa24 	bl	80087ea <__retarget_lock_acquire_recursive>
 80093a2:	4628      	mov	r0, r5
 80093a4:	4621      	mov	r1, r4
 80093a6:	f7ff ff5d 	bl	8009264 <__sflush_r>
 80093aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093ac:	07da      	lsls	r2, r3, #31
 80093ae:	4605      	mov	r5, r0
 80093b0:	d4e4      	bmi.n	800937c <_fflush_r+0xc>
 80093b2:	89a3      	ldrh	r3, [r4, #12]
 80093b4:	059b      	lsls	r3, r3, #22
 80093b6:	d4e1      	bmi.n	800937c <_fflush_r+0xc>
 80093b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ba:	f7ff fa17 	bl	80087ec <__retarget_lock_release_recursive>
 80093be:	e7dd      	b.n	800937c <_fflush_r+0xc>

080093c0 <__swhatbuf_r>:
 80093c0:	b570      	push	{r4, r5, r6, lr}
 80093c2:	460c      	mov	r4, r1
 80093c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093c8:	2900      	cmp	r1, #0
 80093ca:	b096      	sub	sp, #88	; 0x58
 80093cc:	4615      	mov	r5, r2
 80093ce:	461e      	mov	r6, r3
 80093d0:	da0d      	bge.n	80093ee <__swhatbuf_r+0x2e>
 80093d2:	89a3      	ldrh	r3, [r4, #12]
 80093d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80093d8:	f04f 0100 	mov.w	r1, #0
 80093dc:	bf0c      	ite	eq
 80093de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80093e2:	2340      	movne	r3, #64	; 0x40
 80093e4:	2000      	movs	r0, #0
 80093e6:	6031      	str	r1, [r6, #0]
 80093e8:	602b      	str	r3, [r5, #0]
 80093ea:	b016      	add	sp, #88	; 0x58
 80093ec:	bd70      	pop	{r4, r5, r6, pc}
 80093ee:	466a      	mov	r2, sp
 80093f0:	f000 f8f8 	bl	80095e4 <_fstat_r>
 80093f4:	2800      	cmp	r0, #0
 80093f6:	dbec      	blt.n	80093d2 <__swhatbuf_r+0x12>
 80093f8:	9901      	ldr	r1, [sp, #4]
 80093fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80093fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009402:	4259      	negs	r1, r3
 8009404:	4159      	adcs	r1, r3
 8009406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800940a:	e7eb      	b.n	80093e4 <__swhatbuf_r+0x24>

0800940c <__smakebuf_r>:
 800940c:	898b      	ldrh	r3, [r1, #12]
 800940e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009410:	079d      	lsls	r5, r3, #30
 8009412:	4606      	mov	r6, r0
 8009414:	460c      	mov	r4, r1
 8009416:	d507      	bpl.n	8009428 <__smakebuf_r+0x1c>
 8009418:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800941c:	6023      	str	r3, [r4, #0]
 800941e:	6123      	str	r3, [r4, #16]
 8009420:	2301      	movs	r3, #1
 8009422:	6163      	str	r3, [r4, #20]
 8009424:	b002      	add	sp, #8
 8009426:	bd70      	pop	{r4, r5, r6, pc}
 8009428:	ab01      	add	r3, sp, #4
 800942a:	466a      	mov	r2, sp
 800942c:	f7ff ffc8 	bl	80093c0 <__swhatbuf_r>
 8009430:	9900      	ldr	r1, [sp, #0]
 8009432:	4605      	mov	r5, r0
 8009434:	4630      	mov	r0, r6
 8009436:	f7ff fa5d 	bl	80088f4 <_malloc_r>
 800943a:	b948      	cbnz	r0, 8009450 <__smakebuf_r+0x44>
 800943c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009440:	059a      	lsls	r2, r3, #22
 8009442:	d4ef      	bmi.n	8009424 <__smakebuf_r+0x18>
 8009444:	f023 0303 	bic.w	r3, r3, #3
 8009448:	f043 0302 	orr.w	r3, r3, #2
 800944c:	81a3      	strh	r3, [r4, #12]
 800944e:	e7e3      	b.n	8009418 <__smakebuf_r+0xc>
 8009450:	89a3      	ldrh	r3, [r4, #12]
 8009452:	6020      	str	r0, [r4, #0]
 8009454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009458:	81a3      	strh	r3, [r4, #12]
 800945a:	9b00      	ldr	r3, [sp, #0]
 800945c:	6163      	str	r3, [r4, #20]
 800945e:	9b01      	ldr	r3, [sp, #4]
 8009460:	6120      	str	r0, [r4, #16]
 8009462:	b15b      	cbz	r3, 800947c <__smakebuf_r+0x70>
 8009464:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009468:	4630      	mov	r0, r6
 800946a:	f000 f8cd 	bl	8009608 <_isatty_r>
 800946e:	b128      	cbz	r0, 800947c <__smakebuf_r+0x70>
 8009470:	89a3      	ldrh	r3, [r4, #12]
 8009472:	f023 0303 	bic.w	r3, r3, #3
 8009476:	f043 0301 	orr.w	r3, r3, #1
 800947a:	81a3      	strh	r3, [r4, #12]
 800947c:	89a3      	ldrh	r3, [r4, #12]
 800947e:	431d      	orrs	r5, r3
 8009480:	81a5      	strh	r5, [r4, #12]
 8009482:	e7cf      	b.n	8009424 <__smakebuf_r+0x18>

08009484 <__swbuf_r>:
 8009484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009486:	460e      	mov	r6, r1
 8009488:	4614      	mov	r4, r2
 800948a:	4605      	mov	r5, r0
 800948c:	b118      	cbz	r0, 8009496 <__swbuf_r+0x12>
 800948e:	6a03      	ldr	r3, [r0, #32]
 8009490:	b90b      	cbnz	r3, 8009496 <__swbuf_r+0x12>
 8009492:	f7fe ffd5 	bl	8008440 <__sinit>
 8009496:	69a3      	ldr	r3, [r4, #24]
 8009498:	60a3      	str	r3, [r4, #8]
 800949a:	89a3      	ldrh	r3, [r4, #12]
 800949c:	071a      	lsls	r2, r3, #28
 800949e:	d525      	bpl.n	80094ec <__swbuf_r+0x68>
 80094a0:	6923      	ldr	r3, [r4, #16]
 80094a2:	b31b      	cbz	r3, 80094ec <__swbuf_r+0x68>
 80094a4:	6823      	ldr	r3, [r4, #0]
 80094a6:	6922      	ldr	r2, [r4, #16]
 80094a8:	1a98      	subs	r0, r3, r2
 80094aa:	6963      	ldr	r3, [r4, #20]
 80094ac:	b2f6      	uxtb	r6, r6
 80094ae:	4283      	cmp	r3, r0
 80094b0:	4637      	mov	r7, r6
 80094b2:	dc04      	bgt.n	80094be <__swbuf_r+0x3a>
 80094b4:	4621      	mov	r1, r4
 80094b6:	4628      	mov	r0, r5
 80094b8:	f7ff ff5a 	bl	8009370 <_fflush_r>
 80094bc:	b9e0      	cbnz	r0, 80094f8 <__swbuf_r+0x74>
 80094be:	68a3      	ldr	r3, [r4, #8]
 80094c0:	3b01      	subs	r3, #1
 80094c2:	60a3      	str	r3, [r4, #8]
 80094c4:	6823      	ldr	r3, [r4, #0]
 80094c6:	1c5a      	adds	r2, r3, #1
 80094c8:	6022      	str	r2, [r4, #0]
 80094ca:	701e      	strb	r6, [r3, #0]
 80094cc:	6962      	ldr	r2, [r4, #20]
 80094ce:	1c43      	adds	r3, r0, #1
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d004      	beq.n	80094de <__swbuf_r+0x5a>
 80094d4:	89a3      	ldrh	r3, [r4, #12]
 80094d6:	07db      	lsls	r3, r3, #31
 80094d8:	d506      	bpl.n	80094e8 <__swbuf_r+0x64>
 80094da:	2e0a      	cmp	r6, #10
 80094dc:	d104      	bne.n	80094e8 <__swbuf_r+0x64>
 80094de:	4621      	mov	r1, r4
 80094e0:	4628      	mov	r0, r5
 80094e2:	f7ff ff45 	bl	8009370 <_fflush_r>
 80094e6:	b938      	cbnz	r0, 80094f8 <__swbuf_r+0x74>
 80094e8:	4638      	mov	r0, r7
 80094ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094ec:	4621      	mov	r1, r4
 80094ee:	4628      	mov	r0, r5
 80094f0:	f000 f806 	bl	8009500 <__swsetup_r>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	d0d5      	beq.n	80094a4 <__swbuf_r+0x20>
 80094f8:	f04f 37ff 	mov.w	r7, #4294967295
 80094fc:	e7f4      	b.n	80094e8 <__swbuf_r+0x64>
	...

08009500 <__swsetup_r>:
 8009500:	b538      	push	{r3, r4, r5, lr}
 8009502:	4b2a      	ldr	r3, [pc, #168]	; (80095ac <__swsetup_r+0xac>)
 8009504:	4605      	mov	r5, r0
 8009506:	6818      	ldr	r0, [r3, #0]
 8009508:	460c      	mov	r4, r1
 800950a:	b118      	cbz	r0, 8009514 <__swsetup_r+0x14>
 800950c:	6a03      	ldr	r3, [r0, #32]
 800950e:	b90b      	cbnz	r3, 8009514 <__swsetup_r+0x14>
 8009510:	f7fe ff96 	bl	8008440 <__sinit>
 8009514:	89a3      	ldrh	r3, [r4, #12]
 8009516:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800951a:	0718      	lsls	r0, r3, #28
 800951c:	d422      	bmi.n	8009564 <__swsetup_r+0x64>
 800951e:	06d9      	lsls	r1, r3, #27
 8009520:	d407      	bmi.n	8009532 <__swsetup_r+0x32>
 8009522:	2309      	movs	r3, #9
 8009524:	602b      	str	r3, [r5, #0]
 8009526:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800952a:	81a3      	strh	r3, [r4, #12]
 800952c:	f04f 30ff 	mov.w	r0, #4294967295
 8009530:	e034      	b.n	800959c <__swsetup_r+0x9c>
 8009532:	0758      	lsls	r0, r3, #29
 8009534:	d512      	bpl.n	800955c <__swsetup_r+0x5c>
 8009536:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009538:	b141      	cbz	r1, 800954c <__swsetup_r+0x4c>
 800953a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800953e:	4299      	cmp	r1, r3
 8009540:	d002      	beq.n	8009548 <__swsetup_r+0x48>
 8009542:	4628      	mov	r0, r5
 8009544:	f7ff f962 	bl	800880c <_free_r>
 8009548:	2300      	movs	r3, #0
 800954a:	6363      	str	r3, [r4, #52]	; 0x34
 800954c:	89a3      	ldrh	r3, [r4, #12]
 800954e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009552:	81a3      	strh	r3, [r4, #12]
 8009554:	2300      	movs	r3, #0
 8009556:	6063      	str	r3, [r4, #4]
 8009558:	6923      	ldr	r3, [r4, #16]
 800955a:	6023      	str	r3, [r4, #0]
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	f043 0308 	orr.w	r3, r3, #8
 8009562:	81a3      	strh	r3, [r4, #12]
 8009564:	6923      	ldr	r3, [r4, #16]
 8009566:	b94b      	cbnz	r3, 800957c <__swsetup_r+0x7c>
 8009568:	89a3      	ldrh	r3, [r4, #12]
 800956a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800956e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009572:	d003      	beq.n	800957c <__swsetup_r+0x7c>
 8009574:	4621      	mov	r1, r4
 8009576:	4628      	mov	r0, r5
 8009578:	f7ff ff48 	bl	800940c <__smakebuf_r>
 800957c:	89a0      	ldrh	r0, [r4, #12]
 800957e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009582:	f010 0301 	ands.w	r3, r0, #1
 8009586:	d00a      	beq.n	800959e <__swsetup_r+0x9e>
 8009588:	2300      	movs	r3, #0
 800958a:	60a3      	str	r3, [r4, #8]
 800958c:	6963      	ldr	r3, [r4, #20]
 800958e:	425b      	negs	r3, r3
 8009590:	61a3      	str	r3, [r4, #24]
 8009592:	6923      	ldr	r3, [r4, #16]
 8009594:	b943      	cbnz	r3, 80095a8 <__swsetup_r+0xa8>
 8009596:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800959a:	d1c4      	bne.n	8009526 <__swsetup_r+0x26>
 800959c:	bd38      	pop	{r3, r4, r5, pc}
 800959e:	0781      	lsls	r1, r0, #30
 80095a0:	bf58      	it	pl
 80095a2:	6963      	ldrpl	r3, [r4, #20]
 80095a4:	60a3      	str	r3, [r4, #8]
 80095a6:	e7f4      	b.n	8009592 <__swsetup_r+0x92>
 80095a8:	2000      	movs	r0, #0
 80095aa:	e7f7      	b.n	800959c <__swsetup_r+0x9c>
 80095ac:	2000010c 	.word	0x2000010c

080095b0 <memmove>:
 80095b0:	4288      	cmp	r0, r1
 80095b2:	b510      	push	{r4, lr}
 80095b4:	eb01 0402 	add.w	r4, r1, r2
 80095b8:	d902      	bls.n	80095c0 <memmove+0x10>
 80095ba:	4284      	cmp	r4, r0
 80095bc:	4623      	mov	r3, r4
 80095be:	d807      	bhi.n	80095d0 <memmove+0x20>
 80095c0:	1e43      	subs	r3, r0, #1
 80095c2:	42a1      	cmp	r1, r4
 80095c4:	d008      	beq.n	80095d8 <memmove+0x28>
 80095c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095ce:	e7f8      	b.n	80095c2 <memmove+0x12>
 80095d0:	4402      	add	r2, r0
 80095d2:	4601      	mov	r1, r0
 80095d4:	428a      	cmp	r2, r1
 80095d6:	d100      	bne.n	80095da <memmove+0x2a>
 80095d8:	bd10      	pop	{r4, pc}
 80095da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095e2:	e7f7      	b.n	80095d4 <memmove+0x24>

080095e4 <_fstat_r>:
 80095e4:	b538      	push	{r3, r4, r5, lr}
 80095e6:	4d07      	ldr	r5, [pc, #28]	; (8009604 <_fstat_r+0x20>)
 80095e8:	2300      	movs	r3, #0
 80095ea:	4604      	mov	r4, r0
 80095ec:	4608      	mov	r0, r1
 80095ee:	4611      	mov	r1, r2
 80095f0:	602b      	str	r3, [r5, #0]
 80095f2:	f7fa fe86 	bl	8004302 <_fstat>
 80095f6:	1c43      	adds	r3, r0, #1
 80095f8:	d102      	bne.n	8009600 <_fstat_r+0x1c>
 80095fa:	682b      	ldr	r3, [r5, #0]
 80095fc:	b103      	cbz	r3, 8009600 <_fstat_r+0x1c>
 80095fe:	6023      	str	r3, [r4, #0]
 8009600:	bd38      	pop	{r3, r4, r5, pc}
 8009602:	bf00      	nop
 8009604:	20005300 	.word	0x20005300

08009608 <_isatty_r>:
 8009608:	b538      	push	{r3, r4, r5, lr}
 800960a:	4d06      	ldr	r5, [pc, #24]	; (8009624 <_isatty_r+0x1c>)
 800960c:	2300      	movs	r3, #0
 800960e:	4604      	mov	r4, r0
 8009610:	4608      	mov	r0, r1
 8009612:	602b      	str	r3, [r5, #0]
 8009614:	f7fa fe76 	bl	8004304 <_isatty>
 8009618:	1c43      	adds	r3, r0, #1
 800961a:	d102      	bne.n	8009622 <_isatty_r+0x1a>
 800961c:	682b      	ldr	r3, [r5, #0]
 800961e:	b103      	cbz	r3, 8009622 <_isatty_r+0x1a>
 8009620:	6023      	str	r3, [r4, #0]
 8009622:	bd38      	pop	{r3, r4, r5, pc}
 8009624:	20005300 	.word	0x20005300

08009628 <_sbrk_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	4d06      	ldr	r5, [pc, #24]	; (8009644 <_sbrk_r+0x1c>)
 800962c:	2300      	movs	r3, #0
 800962e:	4604      	mov	r4, r0
 8009630:	4608      	mov	r0, r1
 8009632:	602b      	str	r3, [r5, #0]
 8009634:	f000 fa3c 	bl	8009ab0 <_sbrk>
 8009638:	1c43      	adds	r3, r0, #1
 800963a:	d102      	bne.n	8009642 <_sbrk_r+0x1a>
 800963c:	682b      	ldr	r3, [r5, #0]
 800963e:	b103      	cbz	r3, 8009642 <_sbrk_r+0x1a>
 8009640:	6023      	str	r3, [r4, #0]
 8009642:	bd38      	pop	{r3, r4, r5, pc}
 8009644:	20005300 	.word	0x20005300

08009648 <_realloc_r>:
 8009648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800964c:	4680      	mov	r8, r0
 800964e:	4614      	mov	r4, r2
 8009650:	460e      	mov	r6, r1
 8009652:	b921      	cbnz	r1, 800965e <_realloc_r+0x16>
 8009654:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009658:	4611      	mov	r1, r2
 800965a:	f7ff b94b 	b.w	80088f4 <_malloc_r>
 800965e:	b92a      	cbnz	r2, 800966c <_realloc_r+0x24>
 8009660:	f7ff f8d4 	bl	800880c <_free_r>
 8009664:	4625      	mov	r5, r4
 8009666:	4628      	mov	r0, r5
 8009668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800966c:	f000 f81b 	bl	80096a6 <_malloc_usable_size_r>
 8009670:	4284      	cmp	r4, r0
 8009672:	4607      	mov	r7, r0
 8009674:	d802      	bhi.n	800967c <_realloc_r+0x34>
 8009676:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800967a:	d812      	bhi.n	80096a2 <_realloc_r+0x5a>
 800967c:	4621      	mov	r1, r4
 800967e:	4640      	mov	r0, r8
 8009680:	f7ff f938 	bl	80088f4 <_malloc_r>
 8009684:	4605      	mov	r5, r0
 8009686:	2800      	cmp	r0, #0
 8009688:	d0ed      	beq.n	8009666 <_realloc_r+0x1e>
 800968a:	42bc      	cmp	r4, r7
 800968c:	4622      	mov	r2, r4
 800968e:	4631      	mov	r1, r6
 8009690:	bf28      	it	cs
 8009692:	463a      	movcs	r2, r7
 8009694:	f7ff f8ab 	bl	80087ee <memcpy>
 8009698:	4631      	mov	r1, r6
 800969a:	4640      	mov	r0, r8
 800969c:	f7ff f8b6 	bl	800880c <_free_r>
 80096a0:	e7e1      	b.n	8009666 <_realloc_r+0x1e>
 80096a2:	4635      	mov	r5, r6
 80096a4:	e7df      	b.n	8009666 <_realloc_r+0x1e>

080096a6 <_malloc_usable_size_r>:
 80096a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096aa:	1f18      	subs	r0, r3, #4
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	bfbc      	itt	lt
 80096b0:	580b      	ldrlt	r3, [r1, r0]
 80096b2:	18c0      	addlt	r0, r0, r3
 80096b4:	4770      	bx	lr

080096b6 <atan2>:
 80096b6:	f000 b92b 	b.w	8009910 <__ieee754_atan2>
 80096ba:	0000      	movs	r0, r0
 80096bc:	0000      	movs	r0, r0
	...

080096c0 <sqrt>:
 80096c0:	b508      	push	{r3, lr}
 80096c2:	ed2d 8b04 	vpush	{d8-d9}
 80096c6:	eeb0 8b40 	vmov.f64	d8, d0
 80096ca:	f000 f91c 	bl	8009906 <__ieee754_sqrt>
 80096ce:	eeb4 8b48 	vcmp.f64	d8, d8
 80096d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d6:	d60c      	bvs.n	80096f2 <sqrt+0x32>
 80096d8:	ed9f 9b07 	vldr	d9, [pc, #28]	; 80096f8 <sqrt+0x38>
 80096dc:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80096e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096e4:	d505      	bpl.n	80096f2 <sqrt+0x32>
 80096e6:	f000 f9d5 	bl	8009a94 <__errno>
 80096ea:	ee89 0b09 	vdiv.f64	d0, d9, d9
 80096ee:	2321      	movs	r3, #33	; 0x21
 80096f0:	6003      	str	r3, [r0, #0]
 80096f2:	ecbd 8b04 	vpop	{d8-d9}
 80096f6:	bd08      	pop	{r3, pc}
	...

08009700 <atan>:
 8009700:	b538      	push	{r3, r4, r5, lr}
 8009702:	eeb0 7b40 	vmov.f64	d7, d0
 8009706:	ee17 5a90 	vmov	r5, s15
 800970a:	4b73      	ldr	r3, [pc, #460]	; (80098d8 <atan+0x1d8>)
 800970c:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8009710:	429c      	cmp	r4, r3
 8009712:	dd13      	ble.n	800973c <atan+0x3c>
 8009714:	4b71      	ldr	r3, [pc, #452]	; (80098dc <atan+0x1dc>)
 8009716:	429c      	cmp	r4, r3
 8009718:	dc03      	bgt.n	8009722 <atan+0x22>
 800971a:	d107      	bne.n	800972c <atan+0x2c>
 800971c:	ee10 3a10 	vmov	r3, s0
 8009720:	b123      	cbz	r3, 800972c <atan+0x2c>
 8009722:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009726:	eeb0 0b47 	vmov.f64	d0, d7
 800972a:	bd38      	pop	{r3, r4, r5, pc}
 800972c:	ed9f 7b4e 	vldr	d7, [pc, #312]	; 8009868 <atan+0x168>
 8009730:	ed9f 6b4f 	vldr	d6, [pc, #316]	; 8009870 <atan+0x170>
 8009734:	2d00      	cmp	r5, #0
 8009736:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800973a:	e7f4      	b.n	8009726 <atan+0x26>
 800973c:	4b68      	ldr	r3, [pc, #416]	; (80098e0 <atan+0x1e0>)
 800973e:	429c      	cmp	r4, r3
 8009740:	dc11      	bgt.n	8009766 <atan+0x66>
 8009742:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009746:	429c      	cmp	r4, r3
 8009748:	dc0a      	bgt.n	8009760 <atan+0x60>
 800974a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800974e:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8009878 <atan+0x178>
 8009752:	ee30 6b06 	vadd.f64	d6, d0, d6
 8009756:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800975a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800975e:	dce2      	bgt.n	8009726 <atan+0x26>
 8009760:	f04f 33ff 	mov.w	r3, #4294967295
 8009764:	e013      	b.n	800978e <atan+0x8e>
 8009766:	f000 f8c5 	bl	80098f4 <fabs>
 800976a:	4b5e      	ldr	r3, [pc, #376]	; (80098e4 <atan+0x1e4>)
 800976c:	429c      	cmp	r4, r3
 800976e:	dc4f      	bgt.n	8009810 <atan+0x110>
 8009770:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009774:	429c      	cmp	r4, r3
 8009776:	dc41      	bgt.n	80097fc <atan+0xfc>
 8009778:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800977c:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 8009780:	2300      	movs	r3, #0
 8009782:	eea0 5b07 	vfma.f64	d5, d0, d7
 8009786:	ee30 0b07 	vadd.f64	d0, d0, d7
 800978a:	ee85 7b00 	vdiv.f64	d7, d5, d0
 800978e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8009880 <atan+0x180>
 8009792:	ee27 4b07 	vmul.f64	d4, d7, d7
 8009796:	ee24 5b04 	vmul.f64	d5, d4, d4
 800979a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8009888 <atan+0x188>
 800979e:	eea5 3b06 	vfma.f64	d3, d5, d6
 80097a2:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8009890 <atan+0x190>
 80097a6:	eea3 6b05 	vfma.f64	d6, d3, d5
 80097aa:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8009898 <atan+0x198>
 80097ae:	eea6 3b05 	vfma.f64	d3, d6, d5
 80097b2:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 80098a0 <atan+0x1a0>
 80097b6:	eea3 6b05 	vfma.f64	d6, d3, d5
 80097ba:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 80098a8 <atan+0x1a8>
 80097be:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 80098b0 <atan+0x1b0>
 80097c2:	eea6 3b05 	vfma.f64	d3, d6, d5
 80097c6:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80098b8 <atan+0x1b8>
 80097ca:	eea5 2b06 	vfma.f64	d2, d5, d6
 80097ce:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80098c0 <atan+0x1c0>
 80097d2:	eea2 6b05 	vfma.f64	d6, d2, d5
 80097d6:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 80098c8 <atan+0x1c8>
 80097da:	eea6 2b05 	vfma.f64	d2, d6, d5
 80097de:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80098d0 <atan+0x1d0>
 80097e2:	1c5a      	adds	r2, r3, #1
 80097e4:	eea2 6b05 	vfma.f64	d6, d2, d5
 80097e8:	ee26 6b05 	vmul.f64	d6, d6, d5
 80097ec:	eea3 6b04 	vfma.f64	d6, d3, d4
 80097f0:	ee27 6b06 	vmul.f64	d6, d7, d6
 80097f4:	d121      	bne.n	800983a <atan+0x13a>
 80097f6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80097fa:	e794      	b.n	8009726 <atan+0x26>
 80097fc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8009800:	2301      	movs	r3, #1
 8009802:	ee30 5b47 	vsub.f64	d5, d0, d7
 8009806:	ee30 0b07 	vadd.f64	d0, d0, d7
 800980a:	ee85 7b00 	vdiv.f64	d7, d5, d0
 800980e:	e7be      	b.n	800978e <atan+0x8e>
 8009810:	4b35      	ldr	r3, [pc, #212]	; (80098e8 <atan+0x1e8>)
 8009812:	429c      	cmp	r4, r3
 8009814:	da0b      	bge.n	800982e <atan+0x12e>
 8009816:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800981a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800981e:	ee30 5b47 	vsub.f64	d5, d0, d7
 8009822:	eea0 6b07 	vfma.f64	d6, d0, d7
 8009826:	2302      	movs	r3, #2
 8009828:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800982c:	e7af      	b.n	800978e <atan+0x8e>
 800982e:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8009832:	2303      	movs	r3, #3
 8009834:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8009838:	e7a9      	b.n	800978e <atan+0x8e>
 800983a:	4a2c      	ldr	r2, [pc, #176]	; (80098ec <atan+0x1ec>)
 800983c:	492c      	ldr	r1, [pc, #176]	; (80098f0 <atan+0x1f0>)
 800983e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009842:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8009846:	ed93 5b00 	vldr	d5, [r3]
 800984a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800984e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009852:	ed92 7b00 	vldr	d7, [r2]
 8009856:	2d00      	cmp	r5, #0
 8009858:	ee37 7b46 	vsub.f64	d7, d7, d6
 800985c:	bfb8      	it	lt
 800985e:	eeb1 7b47 	vneglt.f64	d7, d7
 8009862:	e760      	b.n	8009726 <atan+0x26>
 8009864:	f3af 8000 	nop.w
 8009868:	54442d18 	.word	0x54442d18
 800986c:	3ff921fb 	.word	0x3ff921fb
 8009870:	54442d18 	.word	0x54442d18
 8009874:	bff921fb 	.word	0xbff921fb
 8009878:	8800759c 	.word	0x8800759c
 800987c:	7e37e43c 	.word	0x7e37e43c
 8009880:	e322da11 	.word	0xe322da11
 8009884:	3f90ad3a 	.word	0x3f90ad3a
 8009888:	24760deb 	.word	0x24760deb
 800988c:	3fa97b4b 	.word	0x3fa97b4b
 8009890:	a0d03d51 	.word	0xa0d03d51
 8009894:	3fb10d66 	.word	0x3fb10d66
 8009898:	c54c206e 	.word	0xc54c206e
 800989c:	3fb745cd 	.word	0x3fb745cd
 80098a0:	920083ff 	.word	0x920083ff
 80098a4:	3fc24924 	.word	0x3fc24924
 80098a8:	5555550d 	.word	0x5555550d
 80098ac:	3fd55555 	.word	0x3fd55555
 80098b0:	52defd9a 	.word	0x52defd9a
 80098b4:	bfadde2d 	.word	0xbfadde2d
 80098b8:	2c6a6c2f 	.word	0x2c6a6c2f
 80098bc:	bfa2b444 	.word	0xbfa2b444
 80098c0:	af749a6d 	.word	0xaf749a6d
 80098c4:	bfb3b0f2 	.word	0xbfb3b0f2
 80098c8:	fe231671 	.word	0xfe231671
 80098cc:	bfbc71c6 	.word	0xbfbc71c6
 80098d0:	9998ebc4 	.word	0x9998ebc4
 80098d4:	bfc99999 	.word	0xbfc99999
 80098d8:	440fffff 	.word	0x440fffff
 80098dc:	7ff00000 	.word	0x7ff00000
 80098e0:	3fdbffff 	.word	0x3fdbffff
 80098e4:	3ff2ffff 	.word	0x3ff2ffff
 80098e8:	40038000 	.word	0x40038000
 80098ec:	0800b778 	.word	0x0800b778
 80098f0:	0800b798 	.word	0x0800b798

080098f4 <fabs>:
 80098f4:	ec51 0b10 	vmov	r0, r1, d0
 80098f8:	ee10 2a10 	vmov	r2, s0
 80098fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009900:	ec43 2b10 	vmov	d0, r2, r3
 8009904:	4770      	bx	lr

08009906 <__ieee754_sqrt>:
 8009906:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800990a:	4770      	bx	lr
 800990c:	0000      	movs	r0, r0
	...

08009910 <__ieee754_atan2>:
 8009910:	ee11 1a10 	vmov	r1, s2
 8009914:	eeb0 7b40 	vmov.f64	d7, d0
 8009918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800991a:	ee11 5a90 	vmov	r5, s3
 800991e:	424b      	negs	r3, r1
 8009920:	4f59      	ldr	r7, [pc, #356]	; (8009a88 <__ieee754_atan2+0x178>)
 8009922:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8009926:	430b      	orrs	r3, r1
 8009928:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800992c:	42bb      	cmp	r3, r7
 800992e:	d80d      	bhi.n	800994c <__ieee754_atan2+0x3c>
 8009930:	ee10 ca10 	vmov	ip, s0
 8009934:	ee17 6a90 	vmov	r6, s15
 8009938:	f1cc 0000 	rsb	r0, ip, #0
 800993c:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8009940:	ea40 000c 	orr.w	r0, r0, ip
 8009944:	ea43 70d0 	orr.w	r0, r3, r0, lsr #31
 8009948:	42b8      	cmp	r0, r7
 800994a:	d904      	bls.n	8009956 <__ieee754_atan2+0x46>
 800994c:	ee37 7b01 	vadd.f64	d7, d7, d1
 8009950:	eeb0 0b47 	vmov.f64	d0, d7
 8009954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009956:	f105 4040 	add.w	r0, r5, #3221225472	; 0xc0000000
 800995a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800995e:	4308      	orrs	r0, r1
 8009960:	d103      	bne.n	800996a <__ieee754_atan2+0x5a>
 8009962:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009966:	f7ff becb 	b.w	8009700 <atan>
 800996a:	17ac      	asrs	r4, r5, #30
 800996c:	f004 0402 	and.w	r4, r4, #2
 8009970:	ea53 0c0c 	orrs.w	ip, r3, ip
 8009974:	ea44 74d6 	orr.w	r4, r4, r6, lsr #31
 8009978:	d107      	bne.n	800998a <__ieee754_atan2+0x7a>
 800997a:	2c02      	cmp	r4, #2
 800997c:	d05c      	beq.n	8009a38 <__ieee754_atan2+0x128>
 800997e:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8009a50 <__ieee754_atan2+0x140>
 8009982:	2c03      	cmp	r4, #3
 8009984:	fe06 7b00 	vseleq.f64	d7, d6, d0
 8009988:	e7e2      	b.n	8009950 <__ieee754_atan2+0x40>
 800998a:	4311      	orrs	r1, r2
 800998c:	d107      	bne.n	800999e <__ieee754_atan2+0x8e>
 800998e:	ed9f 7b32 	vldr	d7, [pc, #200]	; 8009a58 <__ieee754_atan2+0x148>
 8009992:	ed9f 6b33 	vldr	d6, [pc, #204]	; 8009a60 <__ieee754_atan2+0x150>
 8009996:	2e00      	cmp	r6, #0
 8009998:	fe27 7b06 	vselge.f64	d7, d7, d6
 800999c:	e7d8      	b.n	8009950 <__ieee754_atan2+0x40>
 800999e:	42ba      	cmp	r2, r7
 80099a0:	d10f      	bne.n	80099c2 <__ieee754_atan2+0xb2>
 80099a2:	4293      	cmp	r3, r2
 80099a4:	f104 34ff 	add.w	r4, r4, #4294967295
 80099a8:	d107      	bne.n	80099ba <__ieee754_atan2+0xaa>
 80099aa:	2c02      	cmp	r4, #2
 80099ac:	d847      	bhi.n	8009a3e <__ieee754_atan2+0x12e>
 80099ae:	4b37      	ldr	r3, [pc, #220]	; (8009a8c <__ieee754_atan2+0x17c>)
 80099b0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099b4:	ed93 7b00 	vldr	d7, [r3]
 80099b8:	e7ca      	b.n	8009950 <__ieee754_atan2+0x40>
 80099ba:	2c02      	cmp	r4, #2
 80099bc:	d842      	bhi.n	8009a44 <__ieee754_atan2+0x134>
 80099be:	4b34      	ldr	r3, [pc, #208]	; (8009a90 <__ieee754_atan2+0x180>)
 80099c0:	e7f6      	b.n	80099b0 <__ieee754_atan2+0xa0>
 80099c2:	42bb      	cmp	r3, r7
 80099c4:	d0e3      	beq.n	800998e <__ieee754_atan2+0x7e>
 80099c6:	1a9b      	subs	r3, r3, r2
 80099c8:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80099cc:	ea4f 5223 	mov.w	r2, r3, asr #20
 80099d0:	da1a      	bge.n	8009a08 <__ieee754_atan2+0xf8>
 80099d2:	2d00      	cmp	r5, #0
 80099d4:	da01      	bge.n	80099da <__ieee754_atan2+0xca>
 80099d6:	323c      	adds	r2, #60	; 0x3c
 80099d8:	db19      	blt.n	8009a0e <__ieee754_atan2+0xfe>
 80099da:	ee87 0b01 	vdiv.f64	d0, d7, d1
 80099de:	f7ff ff89 	bl	80098f4 <fabs>
 80099e2:	f7ff fe8d 	bl	8009700 <atan>
 80099e6:	eeb0 7b40 	vmov.f64	d7, d0
 80099ea:	2c01      	cmp	r4, #1
 80099ec:	d012      	beq.n	8009a14 <__ieee754_atan2+0x104>
 80099ee:	2c02      	cmp	r4, #2
 80099f0:	d019      	beq.n	8009a26 <__ieee754_atan2+0x116>
 80099f2:	2c00      	cmp	r4, #0
 80099f4:	d0ac      	beq.n	8009950 <__ieee754_atan2+0x40>
 80099f6:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 8009a68 <__ieee754_atan2+0x158>
 80099fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80099fe:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 8009a70 <__ieee754_atan2+0x160>
 8009a02:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009a06:	e7a3      	b.n	8009950 <__ieee754_atan2+0x40>
 8009a08:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8009a58 <__ieee754_atan2+0x148>
 8009a0c:	e7ed      	b.n	80099ea <__ieee754_atan2+0xda>
 8009a0e:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 8009a78 <__ieee754_atan2+0x168>
 8009a12:	e7ea      	b.n	80099ea <__ieee754_atan2+0xda>
 8009a14:	ee17 1a90 	vmov	r1, s15
 8009a18:	ec53 2b17 	vmov	r2, r3, d7
 8009a1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a20:	ec43 2b17 	vmov	d7, r2, r3
 8009a24:	e794      	b.n	8009950 <__ieee754_atan2+0x40>
 8009a26:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8009a68 <__ieee754_atan2+0x158>
 8009a2a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009a2e:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8009a70 <__ieee754_atan2+0x160>
 8009a32:	ee36 7b47 	vsub.f64	d7, d6, d7
 8009a36:	e78b      	b.n	8009950 <__ieee754_atan2+0x40>
 8009a38:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8009a70 <__ieee754_atan2+0x160>
 8009a3c:	e788      	b.n	8009950 <__ieee754_atan2+0x40>
 8009a3e:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8009a80 <__ieee754_atan2+0x170>
 8009a42:	e785      	b.n	8009950 <__ieee754_atan2+0x40>
 8009a44:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8009a78 <__ieee754_atan2+0x168>
 8009a48:	e782      	b.n	8009950 <__ieee754_atan2+0x40>
 8009a4a:	bf00      	nop
 8009a4c:	f3af 8000 	nop.w
 8009a50:	54442d18 	.word	0x54442d18
 8009a54:	c00921fb 	.word	0xc00921fb
 8009a58:	54442d18 	.word	0x54442d18
 8009a5c:	3ff921fb 	.word	0x3ff921fb
 8009a60:	54442d18 	.word	0x54442d18
 8009a64:	bff921fb 	.word	0xbff921fb
 8009a68:	33145c07 	.word	0x33145c07
 8009a6c:	3ca1a626 	.word	0x3ca1a626
 8009a70:	54442d18 	.word	0x54442d18
 8009a74:	400921fb 	.word	0x400921fb
	...
 8009a80:	54442d18 	.word	0x54442d18
 8009a84:	3fe921fb 	.word	0x3fe921fb
 8009a88:	7ff00000 	.word	0x7ff00000
 8009a8c:	0800b7b8 	.word	0x0800b7b8
 8009a90:	0800b7d0 	.word	0x0800b7d0

08009a94 <__errno>:
 8009a94:	4b01      	ldr	r3, [pc, #4]	; (8009a9c <__errno+0x8>)
 8009a96:	6818      	ldr	r0, [r3, #0]
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	2000010c 	.word	0x2000010c

08009aa0 <_close>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	; (8009aac <_close+0xc>)
 8009aa2:	2258      	movs	r2, #88	; 0x58
 8009aa4:	601a      	str	r2, [r3, #0]
 8009aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aaa:	4770      	bx	lr
 8009aac:	20005300 	.word	0x20005300

08009ab0 <_sbrk>:
 8009ab0:	4a04      	ldr	r2, [pc, #16]	; (8009ac4 <_sbrk+0x14>)
 8009ab2:	6811      	ldr	r1, [r2, #0]
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	b909      	cbnz	r1, 8009abc <_sbrk+0xc>
 8009ab8:	4903      	ldr	r1, [pc, #12]	; (8009ac8 <_sbrk+0x18>)
 8009aba:	6011      	str	r1, [r2, #0]
 8009abc:	6810      	ldr	r0, [r2, #0]
 8009abe:	4403      	add	r3, r0
 8009ac0:	6013      	str	r3, [r2, #0]
 8009ac2:	4770      	bx	lr
 8009ac4:	20005310 	.word	0x20005310
 8009ac8:	20005318 	.word	0x20005318

08009acc <_init>:
 8009acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ace:	bf00      	nop
 8009ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ad2:	bc08      	pop	{r3}
 8009ad4:	469e      	mov	lr, r3
 8009ad6:	4770      	bx	lr

08009ad8 <_fini>:
 8009ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ada:	bf00      	nop
 8009adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ade:	bc08      	pop	{r3}
 8009ae0:	469e      	mov	lr, r3
 8009ae2:	4770      	bx	lr
