Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 2492c2744f9842449903afdf181c7b52 --incr --debug typical --relax --mt 8 -d FLOAT_MAC=1 -L microblaze_v11_0_2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_10 -L lmb_bram_if_cntlr_v4_0_17 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_5 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L util_vector_logic_v2_0_1 -L axi_protocol_converter_v2_1_20 -L axi_clock_converter_v2_1_19 -L axi_dwidth_converter_v2_1_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fc_base_top_tb_top_behav xil_defaultlib.fc_base_top_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3291] enum literal 'IDLE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:106]
WARNING: [VRFC 10-3291] enum literal 'AW_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:107]
WARNING: [VRFC 10-3291] enum literal 'W_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:108]
WARNING: [VRFC 10-3291] enum literal 'B_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:109]
WARNING: [VRFC 10-3291] enum literal 'WAIT_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:110]
WARNING: [VRFC 10-3291] enum literal 'AR_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:111]
WARNING: [VRFC 10-3291] enum literal 'R_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:112]
WARNING: [VRFC 10-3291] enum literal 'CHECK_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:113]
WARNING: [VRFC 10-3291] enum literal 'DONE_STATE' width (4) must match enum width (32) [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pe_acc' [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array.sv:67]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_arready' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:413]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_awready' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:425]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_bid' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:429]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_bresp' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:431]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_bvalid' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:432]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_rdata' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:433]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_rid' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:434]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_rlast' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:435]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_rresp' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:437]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_rvalid' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:438]
WARNING: [VRFC 10-3823] variable 'transformation_engine_axi_interconnect_wready' might have multiple concurrent drivers [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv:441]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/fuzzy_carnival_base.ip_user_files/bd/axi_interconnect_bd/sim/axi_interconnect_bd.v:740]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:13138]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v:14235]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-3283] element index 7 into 'dq_temp' is out of bounds [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_model.sv:1569]
WARNING: [VRFC 10-3283] element index 7 into 'dq_temp' is out of bounds [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_model.sv:1571]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 80 : The "System Verilog Cover" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/regbank/aggregation_engine_regbank_regs_pkg.sv" Line 20. Module aggregation_engine_regbank_regs_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/transformation_engine/include/sys_array_pkg.sv" Line 2. Module sys_array_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv" Line 2. Module fc_base_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv" Line 4. Module fc_base_aggregation_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/regbank/aggregation_engine_regbank_regs.sv" Line 22. Module aggregation_engine_regbank_regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/transformation_engine/rtl/fc_base_transformation_engine.sv" Line 2. Module fc_base_transformation_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array.sv" Line 21. Module sys_array_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" Line 21. Module sys_array_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" Line 23. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" Line 21. Module float_mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4398] File "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/fuzzy_carnival_base.ip_user_files/bd/axi_interconnect_bd/ip/axi_interconnect_bd_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/fuzzy_carnival_base.ip_user_files/bd/axi_interconnect_bd/ip/axi_interconnect_bd_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1783 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.aggregation_engine_regbank_regs_...
Compiling package xil_defaultlib.sys_array_pkg
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.m00_couplers_imp_1HUY78Q
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_interconnect_bd_auto_cc_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_20.axi_dwidth_converter_v2_1_20_a_u...
Compiling module axi_dwidth_converter_v2_1_20.axi_dwidth_converter_v2_1_20_w_u...
Compiling module axi_dwidth_converter_v2_1_20.axi_dwidth_converter_v2_1_20_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_dwidth_converter_v2_1_20.axi_dwidth_converter_v2_1_20_axi...
Compiling module axi_dwidth_converter_v2_1_20.axi_dwidth_converter_v2_1_20_top...
Compiling module xil_defaultlib.axi_interconnect_bd_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_YP2WK4
Compiling module xil_defaultlib.axi_interconnect_bd_auto_cc_1
Compiling module xil_defaultlib.axi_interconnect_bd_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_8C3OMO
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_interconnect_bd_xbar_1
Compiling module xil_defaultlib.axi_interconnect_bd_axi_intercon...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKIN1_PERIOD=3.332,C...
Compiling module xil_defaultlib.ddr4_v2_2_8_infrastructure(CLKIN...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.axi_interconnect_bd_ddr4_0_0_phy...
Compiling module xil_defaultlib.axi_interconnect_bd_ddr4_0_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_wtr(tWTR_L=10,tWT...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_rd_wr(tWTR_L=10,t...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ctl(ABITS=17,CKEB...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ecc_fi_xor(TCQ=0....
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_8_mc_ecc(TCQ=0.1,ADDR_...
Compiling module xil_defaultlib.ddr4_v2_2_8_mc(ABITS=17,CKEBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_8_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_8_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_8_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_8_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_8_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_8_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_8_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_read(DBYTES=9,RL...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_write(DBYTES=9,D...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_pi(DBYTES=9,DM_D...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.axi_interconnect_bd_ddr4_0_0_mic...
Compiling module xil_defaultlib.axi_interconnect_bd_ddr4_0_0_ddr...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_8_cal_sync(WIDTH=20,TC...
Compiling module xil_defaultlib.axi_interconnect_bd_ddr4_0_0_ddr...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_8_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_8_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_upsizer(C_AXI_ID...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_fifo(C_WIDTH=1,C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_fifo(C_WIDTH=4,C...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_write(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_read(C_NUM_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_reg(C_INIT=...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_reg(C_MASK=...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_8_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.axi_interconnect_bd_ddr4_0_0_ddr...
Compiling module xil_defaultlib.axi_interconnect_bd_ddr4_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.axi_interconnect_bd_resetn_inv_0...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="virtex...]
Compiling architecture axi_interconnect_bd_rst_ddr4_0_300m_0_arch of entity xil_defaultlib.axi_interconnect_bd_rst_ddr4_0_300M_0 [axi_interconnect_bd_rst_ddr4_0_3...]
Compiling module xil_defaultlib.axi_interconnect_bd
Compiling module xil_defaultlib.axi_interconnect_bd_wrapper
Compiling module xil_defaultlib.aggregation_engine_regbank_regs
Compiling module xil_defaultlib.fc_base_aggregation_engine
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_9.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture fp_mult_arch of entity xil_defaultlib.fp_mult [fp_mult_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_9.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture fp_add_arch of entity xil_defaultlib.fp_add [fp_add_default]
Compiling module xil_defaultlib.float_mac
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.sys_array_pe
Compiling module xil_defaultlib.sys_array_default
Compiling module xil_defaultlib.fc_base_transformation_engine
Compiling module xil_defaultlib.fc_base_top
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=833)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.fc_base_top_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fc_base_top_tb_top_behav
