* Z:\mnt\design.r\spice\examples\4282.asc
XU1 N011 N009 0 MP_01 N011 N014 MP_02 MP_03 MP_04 MP_05 MP_06 MP_07 MP_08 MP_09 MP_10 MP_11 MP_12 N013 N012 MP_13 N010 OUT N006 N007 N002 MP_14 N001 IN IN MP_15 IN N008 LTC4282 OVRTRY=1 UVRTRY=1 OCRTRY=1 FETBADRTRY=1 FETBADTIMOUT=10m ILIM_ADJUST=4
R1 N004 N007 10
M§Q1 N001 N003 OUT OUT Si7868DP
R2 N003 N006 10
C1 OUT 0 100µ
R3 N001 IN .25m
R4 N002 IN .25m
C2 N014 0 10n
C3 N011 0 1µ
V1 IN 0 PWL(0 0 1m 12)
S1 OUT 0 N005 0 SLD
V2 N005 0 PULSE(0 1 500m 10n 10n 10m 100)
R5 OUT N010 30.1K
R6 IN N012 10K
R7 IN N013 10K
R8 IN N008 34.8K
R9 N008 N009 1.18K
R10 N009 0 3.4K
M§Q2 N002 N004 OUT OUT Si7868DP
Rload OUT 0 .6
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2
.model SLD SW(Ron=50m Roff=5 Vt=.5 Vh=-.3)
* Enter FETBADTIMOUT in seconds on symbol.\nFETBADTIMOUT < 1e-30 Disables FETBAD check\n \nILIM_ADJUST controls FB as per datasheet.\nA value of 4  ( 1 0  0 )  is default\nFB values in mV \n \nValue  (B7 B6 B5)   FB LOW  FB HIGH\n0           ( 0    0   0 )   3.7500     12.5\n1           ( 0    0   1 )   4.6875     15.625\n2           ( 0    1   0 )   5.6250     18.75\n3           ( 0    1   1 )   6.5625     21.875\n4           ( 1    0   0 )   7.5000     25\n5           ( 1    0   1 )   8.4375     28.125\n6           ( 1    1   0 )   9.3750     31.25\n7           ( 1    1   1 )  10.3125    34.375
.lib LTC4282.sub
.backanno
.end
