$date
	Sun May 10 21:57:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module pcounter_tb $end
$var wire 8 ! count [0:7] $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var reg 8 $ count [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
1"
b0 !
$end
#1000
0"
0#
#2000
b1 !
b1 $
1#
#3000
0#
#4000
b10 !
b10 $
1#
#5000
0#
#6000
b11 !
b11 $
1#
#7000
0#
#8000
b100 !
b100 $
1#
#9000
0#
#10000
b101 !
b101 $
1#
#11000
0#
#12000
b110 !
b110 $
1#
#13000
1"
#14000
0"
0#
#15000
b111 !
b111 $
1#
#16000
0#
#17000
b1000 !
b1000 $
1#
#18000
