#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 19 21:10:57 2020
# Process ID: 19828
# Current directory: C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myip_0_1_synth_1
# Command line: vivado.exe -log design_1_myip_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_1.tcl
# Log file: C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myip_0_1_synth_1/design_1_myip_0_1.vds
# Journal file: C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myip_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_myip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AmosChan/Documents/EE4218/Labs/Project/ip_repo/myaccelerator_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Documents/EE4218/HLSlab4/HLSlab4soln'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 845.777 ; gain = 234.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_0_1' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:33]
	Parameter A_depth_bits bound to: 9 - type: integer 
	Parameter B_depth_bits bound to: 3 - type: integer 
	Parameter temp_depth_bits bound to: 6 - type: integer 
	Parameter sig_depth_bits bound to: 8 - type: integer 
	Parameter RES_depth_bits bound to: 6 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 787 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 64 - type: integer 
	Parameter Idle bound to: 5'b10000 
	Parameter Read_Inputs bound to: 5'b01000 
	Parameter Compute bound to: 5'b00100 
	Parameter Prepare_Outputs bound to: 5'b00010 
	Parameter Write_Outputs bound to: 5'b00001 
	Parameter NUMBER_A_INPUT bound to: 512 - type: integer 
	Parameter NUMBER_B_INPUT bound to: 8 - type: integer 
	Parameter NUMBER_SIGMOID_INPUT bound to: 256 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:224]
INFO: [Synth 8-6157] synthesizing module 'memory_RAM' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
	Parameter width bound to: 8 - type: integer 
	Parameter depth_bits bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_RAM' (1#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
INFO: [Synth 8-6157] synthesizing module 'memory_RAM__parameterized0' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
	Parameter width bound to: 8 - type: integer 
	Parameter depth_bits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_RAM__parameterized0' (1#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
INFO: [Synth 8-6157] synthesizing module 'memory_RAM__parameterized1' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
	Parameter width bound to: 8 - type: integer 
	Parameter depth_bits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_RAM__parameterized1' (1#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
INFO: [Synth 8-6157] synthesizing module 'memory_RAM__parameterized2' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
	Parameter width bound to: 8 - type: integer 
	Parameter depth_bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_RAM__parameterized2' (1#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/memory_RAM.v:19]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiply' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/matrix_multiply.v:19]
	Parameter width bound to: 8 - type: integer 
	Parameter A_depth_bits bound to: 9 - type: integer 
	Parameter B_depth_bits bound to: 3 - type: integer 
	Parameter RES_depth_bits bound to: 6 - type: integer 
	Parameter Idle bound to: 4'b0001 
	Parameter Compute bound to: 4'b0010 
	Parameter Update bound to: 4'b0100 
	Parameter Write bound to: 4'b1000 
	Parameter A_last bound to: 511 - type: integer 
	Parameter B_last bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/matrix_multiply.v:82]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiply' (2#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/matrix_multiply.v:19]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_function' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/sigmoid_function.v:23]
	Parameter width bound to: 8 - type: integer 
	Parameter A_depth_bits bound to: 6 - type: integer 
	Parameter SIG_depth_bits bound to: 8 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter DO bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_function' (3#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/sigmoid_function.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_layer_mat_mult' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/output_layer_mat_mult.v:19]
	Parameter width bound to: 8 - type: integer 
	Parameter A_depth_bits bound to: 6 - type: integer 
	Parameter RES_depth_bits bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'output_layer_mat_mult' (4#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/output_layer_mat_mult.v:19]
WARNING: [Synth 8-3848] Net RES_read1_address in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:157]
WARNING: [Synth 8-3848] Net temp1_read1_en in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:126]
WARNING: [Synth 8-3848] Net temp1_read1_address in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:127]
WARNING: [Synth 8-3848] Net temp2_read1_en in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:136]
WARNING: [Synth 8-3848] Net temp2_read1_address in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:137]
WARNING: [Synth 8-3848] Net B1_read1_en in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:106]
WARNING: [Synth 8-3848] Net B1_read1_address in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:107]
WARNING: [Synth 8-3848] Net B2_read1_en in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:116]
WARNING: [Synth 8-3848] Net B2_read1_address in module/entity myip_v1_0 does not have driver. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (5#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/hdl/myip_v1_0.v:33]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_0_1' (6#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.v:57]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[29]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[28]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[27]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[26]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[25]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[24]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[23]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[22]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[21]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[20]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[19]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[18]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[17]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[16]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[15]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[14]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[13]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[12]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[11]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[10]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[9]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TDATA[8]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 923.344 ; gain = 312.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 923.344 ; gain = 312.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 923.344 ; gain = 312.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 923.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1020.125 ; gain = 1.984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1020.125 ; gain = 408.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1020.125 ; gain = 408.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1020.125 ; gain = 408.965
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'A_write_en_reg' into 'Done_reg' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/sigmoid_function.v:60]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'myip_v1_0'
INFO: [Synth 8-3971] The signal "memory_RAM:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "memory_RAM__parameterized2:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    Idle |                            10000 |                            10000
             Read_Inputs |                            01000 |                            01000
                 Compute |                            00100 |                            00100
         Prepare_Outputs |                            00010 |                            00010
           Write_Outputs |                            00001 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'myip_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1020.125 ; gain = 408.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---RAMs : 
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	              512 Bit         RAMs := 3     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   5 Input     20 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memory_RAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module memory_RAM__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module memory_RAM__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module matrix_multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     20 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
Module sigmoid_function 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module output_layer_mat_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module myip_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/matrix_multiply_0/sum_reg[19:0]' into 'inst/matrix_multiply_0/sum_reg[19:0]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/matrix_multiply.v:73]
INFO: [Synth 8-4471] merging register 'inst/matrix_multiply_1/sum_reg[19:0]' into 'inst/matrix_multiply_1/sum_reg[19:0]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/ab90/src/matrix_multiply.v:73]
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port M_AXIS_TDATA[8] driven by constant 0
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[29]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[28]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[27]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[26]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[25]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[24]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[23]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[22]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[21]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[20]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[19]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[18]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[17]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[16]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[15]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[14]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[13]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[12]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[11]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[10]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[9]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TDATA[8]
WARNING: [Synth 8-3331] design design_1_myip_0_1 has unconnected port S_AXIS_TLAST
INFO: [Synth 8-3971] The signal "design_1_myip_0_1/inst/A_RAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM inst/A_RAM/RAM_reg to conserve power
INFO: [Synth 8-3971] The signal "design_1_myip_0_1/inst/sig_RAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM inst/sig_RAM/RAM_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/sigmoid_function_1/A_write_address_reg_rep[0]' (FDE) to 'inst/sigmoid_function_1/A_write_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sigmoid_function_1/A_write_address_reg_rep[1]' (FDE) to 'inst/sigmoid_function_1/A_write_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sigmoid_function_1/A_write_address_reg_rep[2]' (FDE) to 'inst/sigmoid_function_1/A_write_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sigmoid_function_1/A_write_address_reg_rep[3]' (FDE) to 'inst/sigmoid_function_1/A_write_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sigmoid_function_1/A_write_address_reg_rep[4]' (FDE) to 'inst/sigmoid_function_1/A_write_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/sigmoid_function_1/A_write_address_reg_rep[5]' (FDE) to 'inst/sigmoid_function_1/A_write_address_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1020.125 ; gain = 408.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+------------------------+-----------+----------------------+---------------+
|Module Name       | RTL Object             | Inference | Size (Depth x Width) | Primitives    | 
+------------------+------------------------+-----------+----------------------+---------------+
|design_1_myip_0_1 | inst/temp2_RAM/RAM_reg | Implied   | 64 x 8               | RAM64M x 3	   | 
|design_1_myip_0_1 | inst/temp1_RAM/RAM_reg | Implied   | 64 x 8               | RAM64X1S x 8	 | 
|design_1_myip_0_1 | inst/RES_RAM/RAM_reg   | Implied   | 64 x 8               | RAM64M x 3	   | 
|design_1_myip_0_1 | inst/B1_RAM/RAM_reg    | Implied   | 8 x 8                | RAM32M x 2	   | 
|design_1_myip_0_1 | inst/B2_RAM/RAM_reg    | Implied   | 8 x 8                | RAM32M x 2	   | 
+------------------+------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1020.125 ; gain = 408.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1020.125 ; gain = 408.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
-------NONE-------

Distributed RAM: Final Mapping	Report
+------------------+------------------------+-----------+----------------------+---------------+
|Module Name       | RTL Object             | Inference | Size (Depth x Width) | Primitives    | 
+------------------+------------------------+-----------+----------------------+---------------+
|design_1_myip_0_1 | inst/temp2_RAM/RAM_reg | Implied   | 64 x 8               | RAM64M x 3	   | 
|design_1_myip_0_1 | inst/temp1_RAM/RAM_reg | Implied   | 64 x 8               | RAM64X1S x 8	 | 
|design_1_myip_0_1 | inst/RES_RAM/RAM_reg   | Implied   | 64 x 8               | RAM64M x 3	   | 
|design_1_myip_0_1 | inst/B1_RAM/RAM_reg    | Implied   | 8 x 8                | RAM32M x 2	   | 
|design_1_myip_0_1 | inst/B2_RAM/RAM_reg    | Implied   | 8 x 8                | RAM32M x 2	   | 
+------------------+------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/A_RAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/A_RAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/sig_RAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/sig_RAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1036.676 ; gain = 425.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.457 ; gain = 431.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.457 ; gain = 431.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.457 ; gain = 431.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.457 ; gain = 431.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.457 ; gain = 431.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.457 ; gain = 431.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    54|
|2     |LUT1     |    15|
|3     |LUT2     |   177|
|4     |LUT3     |    48|
|5     |LUT4     |   127|
|6     |LUT5     |    61|
|7     |LUT6     |   212|
|8     |RAM32M   |     4|
|9     |RAM64M   |     6|
|10    |RAM64X1S |     8|
|11    |RAMB18E1 |     4|
|12    |FDRE     |   268|
|13    |FDSE     |     5|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+-----------------------------+------+
|      |Instance               |Module                       |Cells |
+------+-----------------------+-----------------------------+------+
|1     |top                    |                             |   989|
|2     |  inst                 |myip_v1_0                    |   989|
|3     |    A_RAM              |memory_RAM                   |    86|
|4     |    B1_RAM             |memory_RAM__parameterized0   |    38|
|5     |    B2_RAM             |memory_RAM__parameterized0_0 |    38|
|6     |    RES_RAM            |memory_RAM__parameterized1   |    16|
|7     |    matrix_multiply_0  |matrix_multiply              |   135|
|8     |    matrix_multiply_1  |matrix_multiply_1            |   135|
|9     |    output_layer1      |output_layer_mat_mult        |   105|
|10    |    sig_RAM            |memory_RAM__parameterized2   |     2|
|11    |    sigmoid_function_1 |sigmoid_function             |     8|
|12    |    sigmoid_function_2 |sigmoid_function_2           |     8|
|13    |    temp1_RAM          |memory_RAM__parameterized1_3 |    82|
|14    |    temp2_RAM          |memory_RAM__parameterized1_4 |    77|
+------+-----------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1042.457 ; gain = 431.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 1042.457 ; gain = 334.516
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1042.457 ; gain = 431.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1042.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1042.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 1042.457 ; gain = 733.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1042.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myip_0_1_synth_1/design_1_myip_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_0_1, cache-ID = 3b114de20754e324
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1042.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myip_0_1_synth_1/design_1_myip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_0_1_utilization_synth.rpt -pb design_1_myip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 21:12:41 2020...
