
ArmStmDsp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086a8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d8a4  08008878  08008878  00009878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802611c  0802611c  000296e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802611c  0802611c  0002711c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026124  08026124  000296e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026124  08026124  00027124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08026128  08026128  00027128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000016e4  20000000  0802612c  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000238c  200016e4  08027810  000296e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003a70  08027810  00029a70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000296e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6d7  00000000  00000000  00029714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001432  00000000  00000000  00038deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  0003a220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001a7c6  00000000  00000000  0003a8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000e790  00000000  00000000  0005509e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00095f3a  00000000  00000000  0006382e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000f9768  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000506  00000000  00000000  000f97ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000031e4  00000000  00000000  000f9cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  000fce98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200016e4 	.word	0x200016e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008860 	.word	0x08008860

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200016e8 	.word	0x200016e8
 800020c:	08008860 	.word	0x08008860

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff23 	bl	8000b1c <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc99 	bl	8000638 <__aeabi_dmul>
 8000d06:	f7ff ff6f 	bl	8000be8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc1a 	bl	8000544 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc90 	bl	8000638 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff fad2 	bl	80002c8 <__aeabi_dsub>
 8000d24:	f7ff ff60 	bl	8000be8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <arm_cmplx_mag_f32>:
#else
void arm_cmplx_mag_f32(
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t numSamples)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08a      	sub	sp, #40	@ 0x28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
  blkCnt = numSamples % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = numSamples;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 8000d44:	e032      	b.n	8000dac <arm_cmplx_mag_f32+0x78>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */

    real = *pSrc++;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	1d1a      	adds	r2, r3, #4
 8000d4a:	60fa      	str	r2, [r7, #12]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	623b      	str	r3, [r7, #32]
    imag = *pSrc++;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	1d1a      	adds	r2, r3, #4
 8000d54:	60fa      	str	r2, [r7, #12]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	61fb      	str	r3, [r7, #28]

    /* store result in destination buffer. */
    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
 8000d5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d5e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000d62:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d66:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000d6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	1d1a      	adds	r2, r3, #4
 8000d72:	60ba      	str	r2, [r7, #8]
 8000d74:	edc7 7a06 	vstr	s15, [r7, #24]
 8000d78:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  const float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8000d7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d86:	db09      	blt.n	8000d9c <arm_cmplx_mag_f32+0x68>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8000d88:	ed97 0a06 	vldr	s0, [r7, #24]
 8000d8c:	f007 fd46 	bl	800881c <sqrtf>
 8000d90:	eef0 7a40 	vmov.f32	s15, s0
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 8000d9a:	e004      	b.n	8000da6 <arm_cmplx_mag_f32+0x72>
    }
    else
    {
      *pOut = 0.0f;
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	f04f 0200 	mov.w	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000da4:	bf00      	nop

    /* Decrement loop counter */
    blkCnt--;
 8000da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da8:	3b01      	subs	r3, #1
 8000daa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (blkCnt > 0U)
 8000dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d1c9      	bne.n	8000d46 <arm_cmplx_mag_f32+0x12>
  }

}
 8000db2:	bf00      	nop
 8000db4:	bf00      	nop
 8000db6:	3728      	adds	r7, #40	@ 0x28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <arm_bitreversal_32>:

void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b089      	sub	sp, #36	@ 0x24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	607a      	str	r2, [r7, #4]
 8000dc8:	817b      	strh	r3, [r7, #10]
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
 8000dce:	e043      	b.n	8000e58 <arm_bitreversal_32+0x9c>
  {
     a = pBitRevTab[i    ] >> 2;
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	881b      	ldrh	r3, [r3, #0]
 8000dda:	089b      	lsrs	r3, r3, #2
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	61bb      	str	r3, [r7, #24]
     b = pBitRevTab[i + 1] >> 2;
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	3301      	adds	r3, #1
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	617b      	str	r3, [r7, #20]

     //real
     tmp = pSrc[a];
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	68fa      	ldr	r2, [r7, #12]
 8000df8:	4413      	add	r3, r2
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	613b      	str	r3, [r7, #16]
     pSrc[a] = pSrc[b];
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	441a      	add	r2, r3
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	68f9      	ldr	r1, [r7, #12]
 8000e0c:	440b      	add	r3, r1
 8000e0e:	6812      	ldr	r2, [r2, #0]
 8000e10:	601a      	str	r2, [r3, #0]
     pSrc[b] = tmp;
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	4413      	add	r3, r2
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	601a      	str	r2, [r3, #0]

     //complex
     tmp = pSrc[a+1];
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	3301      	adds	r3, #1
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	4413      	add	r3, r2
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	613b      	str	r3, [r7, #16]
     pSrc[a+1] = pSrc[b+1];
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	441a      	add	r2, r3
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	68f9      	ldr	r1, [r7, #12]
 8000e3e:	440b      	add	r3, r1
 8000e40:	6812      	ldr	r2, [r2, #0]
 8000e42:	601a      	str	r2, [r3, #0]
     pSrc[b+1] = tmp;
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	3301      	adds	r3, #1
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	68fa      	ldr	r2, [r7, #12]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	601a      	str	r2, [r3, #0]

    i += 2;
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3302      	adds	r3, #2
 8000e56:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < bitRevLen; )
 8000e58:	897b      	ldrh	r3, [r7, #10]
 8000e5a:	69fa      	ldr	r2, [r7, #28]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d3b7      	bcc.n	8000dd0 <arm_bitreversal_32+0x14>
  }
}
 8000e60:	bf00      	nop
 8000e62:	bf00      	nop
 8000e64:	3724      	adds	r7, #36	@ 0x24
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <arm_cfft_radix8by2_f32>:
  @endcode

 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b0a0      	sub	sp, #128	@ 0x80
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
 8000e76:	6039      	str	r1, [r7, #0]
  uint32_t    L  = S->fftLen;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 8000e7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	4413      	add	r3, r2
 8000e86:	677b      	str	r3, [r7, #116]	@ 0x74
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	673b      	str	r3, [r7, #112]	@ 0x70
  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  float32_t m0, m1, m2, m3;
  uint32_t l;

  pCol1 = p1;
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	667b      	str	r3, [r7, #100]	@ 0x64
  pCol2 = p2;
 8000e92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000e94:	663b      	str	r3, [r7, #96]	@ 0x60

  /* Define new length */
  L >>= 1;
 8000e96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000e98:	085b      	lsrs	r3, r3, #1
 8000e9a:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Initialize mid pointers */
  pMid1 = p1 + L;
 8000e9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	683a      	ldr	r2, [r7, #0]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pMid2 = p2 + L;
 8000ea6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000eac:	4413      	add	r3, r2
 8000eae:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8000eb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000eb2:	089b      	lsrs	r3, r3, #2
 8000eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000eb6:	e1b6      	b.n	8001226 <arm_cfft_radix8by2_f32+0x3b8>
  {
    t1[0] = p1[0];
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	63bb      	str	r3, [r7, #56]	@ 0x38
    t1[1] = p1[1];
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    t1[2] = p1[2];
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	643b      	str	r3, [r7, #64]	@ 0x40
    t1[3] = p1[3];
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	647b      	str	r3, [r7, #68]	@ 0x44

    t2[0] = p2[0];
 8000ed0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
    t2[1] = p2[1];
 8000ed6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    t2[2] = p2[2];
 8000edc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	633b      	str	r3, [r7, #48]	@ 0x30
    t2[3] = p2[3];
 8000ee2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	637b      	str	r3, [r7, #52]	@ 0x34

    t3[0] = pMid1[0];
 8000ee8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	61bb      	str	r3, [r7, #24]
    t3[1] = pMid1[1];
 8000eee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	61fb      	str	r3, [r7, #28]
    t3[2] = pMid1[2];
 8000ef4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	623b      	str	r3, [r7, #32]
    t3[3] = pMid1[3];
 8000efa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	627b      	str	r3, [r7, #36]	@ 0x24

    t4[0] = pMid2[0];
 8000f00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	60bb      	str	r3, [r7, #8]
    t4[1] = pMid2[1];
 8000f06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	60fb      	str	r3, [r7, #12]
    t4[2] = pMid2[2];
 8000f0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	613b      	str	r3, [r7, #16]
    t4[3] = pMid2[3];
 8000f12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	617b      	str	r3, [r7, #20]

    *p1++ = t1[0] + t2[0];
 8000f18:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000f1c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	1d1a      	adds	r2, r3, #4
 8000f24:	603a      	str	r2, [r7, #0]
 8000f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f2a:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[1] + t2[1];
 8000f2e:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f32:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	1d1a      	adds	r2, r3, #4
 8000f3a:	603a      	str	r2, [r7, #0]
 8000f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f40:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[2] + t2[2];
 8000f44:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8000f48:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	1d1a      	adds	r2, r3, #4
 8000f50:	603a      	str	r2, [r7, #0]
 8000f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f56:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 8000f5a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000f5e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	1d1a      	adds	r2, r3, #4
 8000f66:	603a      	str	r2, [r7, #0]
 8000f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f6c:	edc3 7a00 	vstr	s15, [r3]

    t2[0] = t1[0] - t2[0];
 8000f70:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000f74:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000f78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f7c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    t2[1] = t1[1] - t2[1];
 8000f80:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f84:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f8c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[2] = t1[2] - t2[2];
 8000f90:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8000f94:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f9c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8000fa0:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8000fa4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000fa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fac:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    *pMid1++ = t3[0] + t4[0];
 8000fb0:	ed97 7a06 	vldr	s14, [r7, #24]
 8000fb4:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000fba:	1d1a      	adds	r2, r3, #4
 8000fbc:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fc2:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[1] + t4[1];
 8000fc6:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fca:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000fd0:	1d1a      	adds	r2, r3, #4
 8000fd2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fd8:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[2] + t4[2];
 8000fdc:	ed97 7a08 	vldr	s14, [r7, #32]
 8000fe0:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fe4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000fe6:	1d1a      	adds	r2, r3, #4
 8000fe8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fee:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8000ff2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000ff6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ffa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000ffc:	1d1a      	adds	r2, r3, #4
 8000ffe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001000:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001004:	edc3 7a00 	vstr	s15, [r3]

    t4[0] = t4[0] - t3[0];
 8001008:	ed97 7a02 	vldr	s14, [r7, #8]
 800100c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001010:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001014:	edc7 7a02 	vstr	s15, [r7, #8]
    t4[1] = t4[1] - t3[1];
 8001018:	ed97 7a03 	vldr	s14, [r7, #12]
 800101c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001024:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[2] = t4[2] - t3[2];
 8001028:	ed97 7a04 	vldr	s14, [r7, #16]
 800102c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001030:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001034:	edc7 7a04 	vstr	s15, [r7, #16]
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8001038:	ed97 7a05 	vldr	s14, [r7, #20]
 800103c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001040:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001044:	edc7 7a05 	vstr	s15, [r7, #20]

    twR = *tw++;
 8001048:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800104a:	1d1a      	adds	r2, r3, #4
 800104c:	673a      	str	r2, [r7, #112]	@ 0x70
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 8001052:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001054:	1d1a      	adds	r2, r3, #4
 8001056:	673a      	str	r2, [r7, #112]	@ 0x70
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* multiply by twiddle factors */
    m0 = t2[0] * twR;
 800105c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001060:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001068:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[1] * twI;
 800106c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001070:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001078:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[1] * twR;
 800107c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001080:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001084:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001088:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[0] * twI;
 800108c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001090:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001098:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    /* R  =  R  *  Tr - I * Ti */
    *p2++ = m0 + m1;
 800109c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800109e:	1d1a      	adds	r2, r3, #4
 80010a0:	677a      	str	r2, [r7, #116]	@ 0x74
 80010a2:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80010a6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80010aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ae:	edc3 7a00 	vstr	s15, [r3]
    /* I  =  I  *  Tr + R * Ti */
    *p2++ = m2 - m3;
 80010b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80010b4:	1d1a      	adds	r2, r3, #4
 80010b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80010b8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80010bc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80010c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c4:	edc3 7a00 	vstr	s15, [r3]

    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
 80010c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010cc:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80010d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[1] * twR;
 80010d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010dc:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80010e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[1] * twI;
 80010e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ec:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80010f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[0] * twR;
 80010f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010fc:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001104:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 8001108:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800110a:	1d1a      	adds	r2, r3, #4
 800110c:	67ba      	str	r2, [r7, #120]	@ 0x78
 800110e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001112:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001116:	ee77 7a67 	vsub.f32	s15, s14, s15
 800111a:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 800111e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001120:	1d1a      	adds	r2, r3, #4
 8001122:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001124:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001128:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800112c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001130:	edc3 7a00 	vstr	s15, [r3]

    twR = *tw++;
 8001134:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001136:	1d1a      	adds	r2, r3, #4
 8001138:	673a      	str	r2, [r7, #112]	@ 0x70
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    twI = *tw++;
 800113e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001140:	1d1a      	adds	r2, r3, #4
 8001142:	673a      	str	r2, [r7, #112]	@ 0x70
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	65bb      	str	r3, [r7, #88]	@ 0x58

    m0 = t2[2] * twR;
 8001148:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800114c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001150:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001154:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t2[3] * twI;
 8001158:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800115c:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001164:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t2[3] * twR;
 8001168:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800116c:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001174:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t2[2] * twI;
 8001178:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800117c:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001184:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *p2++ = m0 + m1;
 8001188:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800118a:	1d1a      	adds	r2, r3, #4
 800118c:	677a      	str	r2, [r7, #116]	@ 0x74
 800118e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001192:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001196:	ee77 7a27 	vadd.f32	s15, s14, s15
 800119a:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 800119e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80011a0:	1d1a      	adds	r2, r3, #4
 80011a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80011a4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80011a8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80011ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b0:	edc3 7a00 	vstr	s15, [r3]

    m0 = t4[2] * twI;
 80011b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80011b8:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80011bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    m1 = t4[3] * twR;
 80011c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c8:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80011cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011d0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    m2 = t4[3] * twI;
 80011d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80011d8:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80011dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e0:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    m3 = t4[2] * twR;
 80011e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80011e8:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 80011ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f0:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    *pMid2++ = m0 - m1;
 80011f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80011f6:	1d1a      	adds	r2, r3, #4
 80011f8:	67ba      	str	r2, [r7, #120]	@ 0x78
 80011fa:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80011fe:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001202:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001206:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 800120a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800120c:	1d1a      	adds	r2, r3, #4
 800120e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001210:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001214:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001218:	ee77 7a27 	vadd.f32	s15, s14, s15
 800121c:	edc3 7a00 	vstr	s15, [r3]
  for (l = L >> 2; l > 0; l-- )
 8001220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001222:	3b01      	subs	r3, #1
 8001224:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001228:	2b00      	cmp	r3, #0
 800122a:	f47f ae45 	bne.w	8000eb8 <arm_cfft_radix8by2_f32+0x4a>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 800122e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001230:	b299      	uxth	r1, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	2302      	movs	r3, #2
 8001238:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800123a:	f000 ffc9 	bl	80021d0 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 800123e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001240:	b299      	uxth	r1, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	2302      	movs	r3, #2
 8001248:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800124a:	f000 ffc1 	bl	80021d0 <arm_radix8_butterfly_f32>
}
 800124e:	bf00      	nop
 8001250:	3780      	adds	r7, #128	@ 0x80
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b0ac      	sub	sp, #176	@ 0xb0
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	085b      	lsrs	r3, r3, #1
 8001266:	b29b      	uxth	r3, r3
 8001268:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 800126c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	4413      	add	r3, r2
 8001276:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    float32_t * p3 = p2 + L;
 800127a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001284:	4413      	add	r3, r2
 8001286:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    float32_t * p4 = p3 + L;
 800128a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001294:	4413      	add	r3, r2
 8001296:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         /* points to real values by default */
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    pCol2 = p2;
 800129e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012a2:	67bb      	str	r3, [r7, #120]	@ 0x78
    pCol3 = p3;
 80012a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012a8:	677b      	str	r3, [r7, #116]	@ 0x74
    pCol4 = p4;
 80012aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012ae:	673b      	str	r3, [r7, #112]	@ 0x70
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 80012b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012b4:	3b04      	subs	r3, #4
 80012b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    pEnd2 = p3 - 1;
 80012ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012be:	3b04      	subs	r3, #4
 80012c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    pEnd3 = p4 - 1;
 80012c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012c8:	3b04      	subs	r3, #4
 80012ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    pEnd4 = pEnd3 + L;
 80012ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80012d8:	4413      	add	r3, r2
 80012da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80012e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80012ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80012ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80012f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    L >>= 1;
 80012f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012fa:	085b      	lsrs	r3, r3, #1
 80012fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    /* do four dot Fourier transform */

    twMod2 = 2;
 8001300:	2302      	movs	r3, #2
 8001302:	66fb      	str	r3, [r7, #108]	@ 0x6c
    twMod3 = 4;
 8001304:	2304      	movs	r3, #4
 8001306:	66bb      	str	r3, [r7, #104]	@ 0x68
    twMod4 = 6;
 8001308:	2306      	movs	r3, #6
 800130a:	667b      	str	r3, [r7, #100]	@ 0x64

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	ed93 7a00 	vldr	s14, [r3]
 8001312:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001316:	edd3 7a00 	vldr	s15, [r3]
 800131a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800131e:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	ed93 7a00 	vldr	s14, [r3]
 8001328:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001334:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	3304      	adds	r3, #4
 800133c:	ed93 7a00 	vldr	s14, [r3]
 8001340:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001344:	3304      	adds	r3, #4
 8001346:	edd3 7a00 	vldr	s15, [r3]
 800134a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134e:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	3304      	adds	r3, #4
 8001356:	ed93 7a00 	vldr	s14, [r3]
 800135a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800135e:	3304      	adds	r3, #4
 8001360:	edd3 7a00 	vldr	s15, [r3]
 8001364:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001368:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800136c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001370:	3304      	adds	r3, #4
 8001372:	ed93 7a00 	vldr	s14, [r3]
 8001376:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800137a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800137e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001382:	3304      	adds	r3, #4
 8001384:	edd3 7a00 	vldr	s15, [r3]
 8001388:	ee77 7a67 	vsub.f32	s15, s14, s15
 800138c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8001390:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001394:	edd3 7a00 	vldr	s15, [r3]
 8001398:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800139c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ac:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 80013b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80013b4:	edd3 7a00 	vldr	s15, [r3]
 80013b8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80013bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013cc:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 80013d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80013d4:	3304      	adds	r3, #4
 80013d6:	edd3 7a00 	vldr	s15, [r3]
 80013da:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80013de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013e6:	3304      	adds	r3, #4
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f0:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80013f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80013f8:	3304      	adds	r3, #4
 80013fa:	edd3 7a00 	vldr	s15, [r3]
 80013fe:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001402:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001406:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800140a:	3304      	adds	r3, #4
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001414:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8001418:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800141c:	ed93 7a00 	vldr	s14, [r3]
 8001420:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001424:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001428:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001434:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8001438:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800143c:	ed93 7a00 	vldr	s14, [r3]
 8001440:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001444:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001448:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800144c:	edd3 7a00 	vldr	s15, [r3]
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	1d1a      	adds	r2, r3, #4
 8001454:	603a      	str	r2, [r7, #0]
 8001456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800145a:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800145e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001462:	3304      	adds	r3, #4
 8001464:	ed93 7a00 	vldr	s14, [r3]
 8001468:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800146c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001470:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001474:	3304      	adds	r3, #4
 8001476:	edd3 7a00 	vldr	s15, [r3]
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	1d1a      	adds	r2, r3, #4
 800147e:	603a      	str	r2, [r7, #0]
 8001480:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001484:	edc3 7a00 	vstr	s15, [r3]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8001488:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800148c:	1d1a      	adds	r2, r3, #4
 800148e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001494:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8001496:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800149a:	1d1a      	adds	r2, r3, #4
 800149c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80014a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014a2:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 80014a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014a8:	1d1a      	adds	r2, r3, #4
 80014aa:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014ae:	69fa      	ldr	r2, [r7, #28]
 80014b0:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 80014b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014b6:	1d1a      	adds	r2, r3, #4
 80014b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014bc:	6a3a      	ldr	r2, [r7, #32]
 80014be:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 80014c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014c4:	1d1a      	adds	r2, r3, #4
 80014c6:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 80014ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014d2:	1d1a      	adds	r2, r3, #4
 80014d4:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 80014dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80014e4:	4413      	add	r3, r2
 80014e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    tw3 += twMod3;
 80014ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80014f2:	4413      	add	r3, r2
 80014f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    tw4 += twMod4;
 80014f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001500:	4413      	add	r3, r2
 8001502:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 8001506:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800150a:	3b02      	subs	r3, #2
 800150c:	085b      	lsrs	r3, r3, #1
 800150e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001512:	e31c      	b.n	8001b4e <arm_cfft_radix8by4_f32+0x8f8>
    {
      /* TOP */
      p1ap3_0 = p1[0] + p3[0];
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	ed93 7a00 	vldr	s14, [r3]
 800151a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001526:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = p1[0] - p3[0];
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	ed93 7a00 	vldr	s14, [r3]
 8001530:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001534:	edd3 7a00 	vldr	s15, [r3]
 8001538:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153c:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      p1ap3_1 = p1[1] + p3[1];
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	3304      	adds	r3, #4
 8001544:	ed93 7a00 	vldr	s14, [r3]
 8001548:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800154c:	3304      	adds	r3, #4
 800154e:	edd3 7a00 	vldr	s15, [r3]
 8001552:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001556:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = p1[1] - p3[1];
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	3304      	adds	r3, #4
 800155e:	ed93 7a00 	vldr	s14, [r3]
 8001562:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001566:	3304      	adds	r3, #4
 8001568:	edd3 7a00 	vldr	s15, [r3]
 800156c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001570:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8001574:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001578:	3304      	adds	r3, #4
 800157a:	ed93 7a00 	vldr	s14, [r3]
 800157e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001582:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001586:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800158a:	3304      	adds	r3, #4
 800158c:	edd3 7a00 	vldr	s15, [r3]
 8001590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001594:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8001598:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800159c:	edd3 7a00 	vldr	s15, [r3]
 80015a0:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80015a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015ac:	edd3 7a00 	vldr	s15, [r3]
 80015b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      /* col 3 */
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 80015b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80015c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d4:	edc7 7a07 	vstr	s15, [r7, #28]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 80015d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80015dc:	3304      	adds	r3, #4
 80015de:	edd3 7a00 	vldr	s15, [r3]
 80015e2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80015e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015ee:	3304      	adds	r3, #4
 80015f0:	edd3 7a00 	vldr	s15, [r3]
 80015f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f8:	edc7 7a08 	vstr	s15, [r7, #32]
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 80015fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001600:	3304      	adds	r3, #4
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800160a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800160e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001612:	3304      	adds	r3, #4
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	ee77 7a27 	vadd.f32	s15, s14, s15
 800161c:	edc7 7a03 	vstr	s15, [r7, #12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8001620:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001624:	ed93 7a00 	vldr	s14, [r3]
 8001628:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800162c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001630:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ee77 7a67 	vsub.f32	s15, s14, s15
 800163c:	edc7 7a04 	vstr	s15, [r7, #16]
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8001640:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001644:	ed93 7a00 	vldr	s14, [r3]
 8001648:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800164c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001650:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001654:	edd3 7a00 	vldr	s15, [r3]
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	1d1a      	adds	r2, r3, #4
 800165c:	603a      	str	r2, [r7, #0]
 800165e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001662:	edc3 7a00 	vstr	s15, [r3]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8001666:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800166a:	3304      	adds	r3, #4
 800166c:	ed93 7a00 	vldr	s14, [r3]
 8001670:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001674:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001678:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800167c:	3304      	adds	r3, #4
 800167e:	edd3 7a00 	vldr	s15, [r3]
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	1d1a      	adds	r2, r3, #4
 8001686:	603a      	str	r2, [r7, #0]
 8001688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168c:	edc3 7a00 	vstr	s15, [r3]

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8001690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001694:	3b04      	subs	r3, #4
 8001696:	ed93 7a00 	vldr	s14, [r3]
 800169a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800169e:	3b04      	subs	r3, #4
 80016a0:	edd3 7a00 	vldr	s15, [r3]
 80016a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a8:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 80016ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016b0:	3b04      	subs	r3, #4
 80016b2:	ed93 7a00 	vldr	s14, [r3]
 80016b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80016ba:	3b04      	subs	r3, #4
 80016bc:	edd3 7a00 	vldr	s15, [r3]
 80016c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 80016c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016cc:	ed93 7a00 	vldr	s14, [r3]
 80016d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80016d4:	edd3 7a00 	vldr	s15, [r3]
 80016d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016dc:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 80016e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016e4:	ed93 7a00 	vldr	s14, [r3]
 80016e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016f4:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 80016f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016fc:	ed93 7a00 	vldr	s14, [r3]
 8001700:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001704:	edd3 7a00 	vldr	s15, [r3]
 8001708:	ee37 7a67 	vsub.f32	s14, s14, s15
 800170c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001714:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8001718:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800171c:	ed93 7a00 	vldr	s14, [r3]
 8001720:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001724:	edd3 7a00 	vldr	s15, [r3]
 8001728:	ee37 7a67 	vsub.f32	s14, s14, s15
 800172c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001730:	3b04      	subs	r3, #4
 8001732:	edd3 7a00 	vldr	s15, [r3]
 8001736:	ee37 7a67 	vsub.f32	s14, s14, s15
 800173a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800173e:	3b04      	subs	r3, #4
 8001740:	edd3 7a00 	vldr	s15, [r3]
 8001744:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001748:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 800174c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001750:	3b04      	subs	r3, #4
 8001752:	edd3 7a00 	vldr	s15, [r3]
 8001756:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800175a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800175e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001762:	3b04      	subs	r3, #4
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ee77 7a67 	vsub.f32	s15, s14, s15
 800176c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8001770:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001774:	edd3 7a00 	vldr	s15, [r3]
 8001778:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800177c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001780:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001784:	edd3 7a00 	vldr	s15, [r3]
 8001788:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8001790:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001794:	ed93 7a00 	vldr	s14, [r3]
 8001798:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800179c:	edd3 7a00 	vldr	s15, [r3]
 80017a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017a4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80017a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017ac:	edc7 7a05 	vstr	s15, [r7, #20]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 80017b0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80017b4:	3b04      	subs	r3, #4
 80017b6:	ed93 7a00 	vldr	s14, [r3]
 80017ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017be:	3b04      	subs	r3, #4
 80017c0:	edd3 7a00 	vldr	s15, [r3]
 80017c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017c8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80017cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017d0:	edc7 7a06 	vstr	s15, [r7, #24]
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 80017d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017d8:	ed93 7a00 	vldr	s14, [r3]
 80017dc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80017e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80017e8:	edd3 7a00 	vldr	s15, [r3]
 80017ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017f0:	1f1a      	subs	r2, r3, #4
 80017f2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80017f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017fa:	edc3 7a00 	vstr	s15, [r3]
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 80017fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001802:	3b04      	subs	r3, #4
 8001804:	ed93 7a00 	vldr	s14, [r3]
 8001808:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800180c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001810:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001814:	3b04      	subs	r3, #4
 8001816:	edd3 7a00 	vldr	s15, [r3]
 800181a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800181e:	1f1a      	subs	r2, r3, #4
 8001820:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001824:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001828:	edc3 7a00 	vstr	s15, [r3]

      /* COL 2 */
      /* read twiddle factors */
      twR = *tw2++;
 800182c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001830:	1d1a      	adds	r2, r3, #4
 8001832:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = *tw2++;
 800183a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800183e:	1d1a      	adds	r2, r3, #4
 8001840:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	64fb      	str	r3, [r7, #76]	@ 0x4c
      /* multiply by twiddle factors */
      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */

      /* Top */
      m0 = t2[0] * twR;
 8001848:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800184c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001850:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001854:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[1] * twI;
 8001858:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800185c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001864:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[1] * twR;
 8001868:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800186c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001874:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[0] * twI;
 8001878:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800187c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001884:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p2++ = m0 + m1;
 8001888:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800188c:	1d1a      	adds	r2, r3, #4
 800188e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001892:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001896:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800189a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189e:	edc3 7a00 	vstr	s15, [r3]
      *p2++ = m2 - m3;
 80018a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80018a6:	1d1a      	adds	r2, r3, #4
 80018a8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80018ac:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80018b0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80018b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018b8:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 2 */
      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
      /* Bottom */
      m0 = t2[3] * twI;
 80018bc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80018c0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80018c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c8:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t2[2] * twR;
 80018cc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018d0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80018d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t2[2] * twI;
 80018dc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018e0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80018e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018e8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t2[3] * twR;
 80018ec:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80018f0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80018f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd2-- = m0 - m1;
 80018fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001900:	1f1a      	subs	r2, r3, #4
 8001902:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001906:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800190a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800190e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001912:	edc3 7a00 	vstr	s15, [r3]
      *pEnd2-- = m2 + m3;
 8001916:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800191a:	1f1a      	subs	r2, r3, #4
 800191c:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001920:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001924:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192c:	edc3 7a00 	vstr	s15, [r3]

      /* COL 3 */
      twR = tw3[0];
 8001930:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw3[1];
 8001938:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800193c:	3304      	adds	r3, #4
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw3 += twMod3;
 8001942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800194a:	4413      	add	r3, r2
 800194c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
      /* Top */
      m0 = t3[0] * twR;
 8001950:	edd7 7a07 	vldr	s15, [r7, #28]
 8001954:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800195c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t3[1] * twI;
 8001960:	edd7 7a08 	vldr	s15, [r7, #32]
 8001964:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t3[1] * twR;
 8001970:	edd7 7a08 	vldr	s15, [r7, #32]
 8001974:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800197c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t3[0] * twI;
 8001980:	edd7 7a07 	vldr	s15, [r7, #28]
 8001984:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001988:	ee67 7a27 	vmul.f32	s15, s14, s15
 800198c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p3++ = m0 + m1;
 8001990:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001994:	1d1a      	adds	r2, r3, #4
 8001996:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800199a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800199e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80019a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a6:	edc3 7a00 	vstr	s15, [r3]
      *p3++ = m2 - m3;
 80019aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80019ae:	1d1a      	adds	r2, r3, #4
 80019b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80019b4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80019b8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80019bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c0:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 80019c4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80019c8:	eef1 7a67 	vneg.f32	s15, s15
 80019cc:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80019d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 =  t3[2] * twI;
 80019d8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019dc:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80019e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 =  t3[2] * twR;
 80019e8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019ec:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80019f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 =  t3[3] * twI;
 80019f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80019fc:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a04:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd3-- = m0 - m1;
 8001a08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a0c:	1f1a      	subs	r2, r3, #4
 8001a0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001a12:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001a16:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001a1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a1e:	edc3 7a00 	vstr	s15, [r3]
      *pEnd3-- = m3 - m2;
 8001a22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a26:	1f1a      	subs	r2, r3, #4
 8001a28:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001a2c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001a30:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001a34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a38:	edc3 7a00 	vstr	s15, [r3]

      /* COL 4 */
      twR = tw4[0];
 8001a3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	653b      	str	r3, [r7, #80]	@ 0x50
      twI = tw4[1];
 8001a44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001a48:	3304      	adds	r3, #4
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tw4 += twMod4;
 8001a4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001a56:	4413      	add	r3, r2
 8001a58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      /* Top */
      m0 = t4[0] * twR;
 8001a5c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a60:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a68:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[1] * twI;
 8001a6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a70:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a78:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[1] * twR;
 8001a7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a80:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001a84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a88:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[0] * twI;
 8001a8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a90:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a98:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *p4++ = m0 + m1;
 8001a9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001aa0:	1d1a      	adds	r2, r3, #4
 8001aa2:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001aa6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001aaa:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001aae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ab2:	edc3 7a00 	vstr	s15, [r3]
      *p4++ = m2 - m3;
 8001ab6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001aba:	1d1a      	adds	r2, r3, #4
 8001abc:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001ac0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001ac4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001ac8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001acc:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 4 */
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
 8001ad0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ad4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001adc:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
      m1 = t4[2] * twR;
 8001ae0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ae4:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001ae8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aec:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      m2 = t4[2] * twI;
 8001af0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001af4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001afc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
      m3 = t4[3] * twR;
 8001b00:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b04:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b0c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      *pEnd4-- = m0 - m1;
 8001b10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b14:	1f1a      	subs	r2, r3, #4
 8001b16:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8001b1a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001b1e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001b22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b26:	edc3 7a00 	vstr	s15, [r3]
      *pEnd4-- = m2 + m3;
 8001b2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b2e:	1f1a      	subs	r2, r3, #4
 8001b30:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8001b34:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001b38:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001b3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b40:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8001b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001b4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f47f acde 	bne.w	8001514 <arm_cfft_radix8by4_f32+0x2be>
    }

    /* MIDDLE */
    /* Twiddle factors are */
    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
    p1ap3_0 = p1[0] + p3[0];
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	ed93 7a00 	vldr	s14, [r3]
 8001b5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b62:	edd3 7a00 	vldr	s15, [r3]
 8001b66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b6a:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    p1sp3_0 = p1[0] - p3[0];
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	ed93 7a00 	vldr	s14, [r3]
 8001b74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b78:	edd3 7a00 	vldr	s15, [r3]
 8001b7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b80:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	3304      	adds	r3, #4
 8001b88:	ed93 7a00 	vldr	s14, [r3]
 8001b8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b90:	3304      	adds	r3, #4
 8001b92:	edd3 7a00 	vldr	s15, [r3]
 8001b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b9a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    p1sp3_1 = p1[1] - p3[1];
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	ed93 7a00 	vldr	s14, [r3]
 8001ba6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001baa:	3304      	adds	r3, #4
 8001bac:	edd3 7a00 	vldr	s15, [r3]
 8001bb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bb4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8001bb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	ed93 7a00 	vldr	s14, [r3]
 8001bc2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001bc6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bce:	3304      	adds	r3, #4
 8001bd0:	edd3 7a00 	vldr	s15, [r3]
 8001bd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bd8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8001bdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001be8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bf0:	edd3 7a00 	vldr	s15, [r3]
 8001bf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8001bfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c00:	edd3 7a00 	vldr	s15, [r3]
 8001c04:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001c08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c18:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8001c1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c20:	3304      	adds	r3, #4
 8001c22:	edd3 7a00 	vldr	s15, [r3]
 8001c26:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001c2a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c32:	3304      	adds	r3, #4
 8001c34:	edd3 7a00 	vldr	s15, [r3]
 8001c38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c3c:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8001c40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c44:	3304      	adds	r3, #4
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001c4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c56:	3304      	adds	r3, #4
 8001c58:	edd3 7a00 	vldr	s15, [r3]
 8001c5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c60:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8001c64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c68:	ed93 7a00 	vldr	s14, [r3]
 8001c6c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001c70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c78:	edd3 7a00 	vldr	s15, [r3]
 8001c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c80:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8001c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c88:	ed93 7a00 	vldr	s14, [r3]
 8001c8c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001c90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c98:	edd3 7a00 	vldr	s15, [r3]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	1d1a      	adds	r2, r3, #4
 8001ca0:	603a      	str	r2, [r7, #0]
 8001ca2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca6:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8001caa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001cae:	3304      	adds	r3, #4
 8001cb0:	ed93 7a00 	vldr	s14, [r3]
 8001cb4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	edd3 7a00 	vldr	s15, [r3]
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	1d1a      	adds	r2, r3, #4
 8001cca:	603a      	str	r2, [r7, #0]
 8001ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cd0:	edc3 7a00 	vstr	s15, [r3]

    /* COL 2 */
    twR = tw2[0];
 8001cd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw2[1];
 8001cdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t2[0] * twR;
 8001ce6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001cea:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf2:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t2[1] * twI;
 8001cf6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001cfa:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d02:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t2[1] * twR;
 8001d06:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001d0a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d12:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t2[0] * twI;
 8001d16:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d1a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d22:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p2++ = m0 + m1;
 8001d26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d2a:	1d1a      	adds	r2, r3, #4
 8001d2c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001d30:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001d34:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001d38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d3c:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8001d40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d44:	1d1a      	adds	r2, r3, #4
 8001d46:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001d4a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001d4e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d56:	edc3 7a00 	vstr	s15, [r3]
    /* COL 3 */
    twR = tw3[0];
 8001d5a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw3[1];
 8001d62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d66:	3304      	adds	r3, #4
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t3[0] * twR;
 8001d6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d70:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001d74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d78:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t3[1] * twI;
 8001d7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d80:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d88:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t3[1] * twR;
 8001d8c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d90:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001d94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d98:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t3[0] * twI;
 8001d9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001da0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001da4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001da8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p3++ = m0 + m1;
 8001dac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001db0:	1d1a      	adds	r2, r3, #4
 8001db2:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001db6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001dba:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001dbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc2:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8001dc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dca:	1d1a      	adds	r2, r3, #4
 8001dcc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001dd0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001dd4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001dd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
    /* COL 4 */
    twR = tw4[0];
 8001de0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	653b      	str	r3, [r7, #80]	@ 0x50
    twI = tw4[1];
 8001de8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001dec:	3304      	adds	r3, #4
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    m0 = t4[0] * twR;
 8001df2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001df6:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dfe:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    m1 = t4[1] * twI;
 8001e02:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e06:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e0e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    m2 = t4[1] * twR;
 8001e12:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e16:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e1e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    m3 = t4[0] * twI;
 8001e22:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e26:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e2e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    *p4++ = m0 + m1;
 8001e32:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e36:	1d1a      	adds	r2, r3, #4
 8001e38:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001e3c:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001e40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001e44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e48:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8001e4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e50:	1d1a      	adds	r2, r3, #4
 8001e52:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001e56:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001e5a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001e5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e62:	edc3 7a00 	vstr	s15, [r3]

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8001e66:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e6a:	b299      	uxth	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	2304      	movs	r3, #4
 8001e72:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001e74:	f000 f9ac 	bl	80021d0 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8001e78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e7c:	b299      	uxth	r1, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685a      	ldr	r2, [r3, #4]
 8001e82:	2304      	movs	r3, #4
 8001e84:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8001e86:	f000 f9a3 	bl	80021d0 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8001e8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e8e:	b299      	uxth	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	2304      	movs	r3, #4
 8001e96:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001e98:	f000 f99a 	bl	80021d0 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8001e9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ea0:	b299      	uxth	r1, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685a      	ldr	r2, [r3, #4]
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001eaa:	f000 f991 	bl	80021d0 <arm_radix8_butterfly_f32>
}
 8001eae:	bf00      	nop
 8001eb0:	37b0      	adds	r7, #176	@ 0xb0
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <arm_cfft_f32>:
void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
        float32_t * p1,
        uint8_t ifftFlag,
        uint8_t bitReverseFlag)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b088      	sub	sp, #32
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	60f8      	str	r0, [r7, #12]
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	4611      	mov	r1, r2
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	71fb      	strb	r3, [r7, #7]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	71bb      	strb	r3, [r7, #6]
  uint32_t  L = S->fftLen, l;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	617b      	str	r3, [r7, #20]
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d117      	bne.n	8001f08 <arm_cfft_f32+0x52>
  {
    /* Conjugate input data */
    pSrc = p1 + 1;
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	3304      	adds	r3, #4
 8001edc:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
 8001ee2:	e00d      	b.n	8001f00 <arm_cfft_f32+0x4a>
    {
      *pSrc = -*pSrc;
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	edd3 7a00 	vldr	s15, [r3]
 8001eea:	eef1 7a67 	vneg.f32	s15, s15
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	edc3 7a00 	vstr	s15, [r3]
      pSrc += 2;
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	3308      	adds	r3, #8
 8001ef8:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	3301      	adds	r3, #1
 8001efe:	61fb      	str	r3, [r7, #28]
 8001f00:	69fa      	ldr	r2, [r7, #28]
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d3ed      	bcc.n	8001ee4 <arm_cfft_f32+0x2e>
    }
  }

  switch (L)
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f0e:	d040      	beq.n	8001f92 <arm_cfft_f32+0xdc>
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f16:	d845      	bhi.n	8001fa4 <arm_cfft_f32+0xee>
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001f1e:	d033      	beq.n	8001f88 <arm_cfft_f32+0xd2>
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001f26:	d83d      	bhi.n	8001fa4 <arm_cfft_f32+0xee>
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f2e:	d026      	beq.n	8001f7e <arm_cfft_f32+0xc8>
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f36:	d835      	bhi.n	8001fa4 <arm_cfft_f32+0xee>
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f3e:	d028      	beq.n	8001f92 <arm_cfft_f32+0xdc>
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f46:	d82d      	bhi.n	8001fa4 <arm_cfft_f32+0xee>
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f4e:	d01b      	beq.n	8001f88 <arm_cfft_f32+0xd2>
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f56:	d825      	bhi.n	8001fa4 <arm_cfft_f32+0xee>
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	2b80      	cmp	r3, #128	@ 0x80
 8001f5c:	d00f      	beq.n	8001f7e <arm_cfft_f32+0xc8>
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	2b80      	cmp	r3, #128	@ 0x80
 8001f62:	d81f      	bhi.n	8001fa4 <arm_cfft_f32+0xee>
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2b40      	cmp	r3, #64	@ 0x40
 8001f68:	d013      	beq.n	8001f92 <arm_cfft_f32+0xdc>
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	2b40      	cmp	r3, #64	@ 0x40
 8001f6e:	d819      	bhi.n	8001fa4 <arm_cfft_f32+0xee>
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2b10      	cmp	r3, #16
 8001f74:	d003      	beq.n	8001f7e <arm_cfft_f32+0xc8>
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	2b20      	cmp	r3, #32
 8001f7a:	d005      	beq.n	8001f88 <arm_cfft_f32+0xd2>
 8001f7c:	e012      	b.n	8001fa4 <arm_cfft_f32+0xee>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8001f7e:	68b9      	ldr	r1, [r7, #8]
 8001f80:	68f8      	ldr	r0, [r7, #12]
 8001f82:	f7fe ff74 	bl	8000e6e <arm_cfft_radix8by2_f32>
    break;
 8001f86:	e00d      	b.n	8001fa4 <arm_cfft_f32+0xee>
  case 32:
  case 256:
  case 2048:
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8001f88:	68b9      	ldr	r1, [r7, #8]
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f7ff f963 	bl	8001256 <arm_cfft_radix8by4_f32>
    break;
 8001f90:	e008      	b.n	8001fa4 <arm_cfft_f32+0xee>
  case 64:
  case 512:
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	b299      	uxth	r1, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	68b8      	ldr	r0, [r7, #8]
 8001f9e:	f000 f917 	bl	80021d0 <arm_radix8_butterfly_f32>
    break;
 8001fa2:	bf00      	nop
  }

  if ( bitReverseFlag )
 8001fa4:	79bb      	ldrb	r3, [r7, #6]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <arm_cfft_f32+0x104>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8999      	ldrh	r1, [r3, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	68b8      	ldr	r0, [r7, #8]
 8001fb6:	f7fe ff01 	bl	8000dbc <arm_bitreversal_32>

  if (ifftFlag == 1U)
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d130      	bne.n	8002022 <arm_cfft_f32+0x16c>
  {
    invL = 1.0f / (float32_t)L;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	ee07 3a90 	vmov	s15, r3
 8001fc6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fd2:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Conjugate and scale output data */
    pSrc = p1;
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
 8001fde:	e01c      	b.n	800201a <arm_cfft_f32+0x164>
    {
      *pSrc++ *=   invL ;
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	1d1a      	adds	r2, r3, #4
 8001fe4:	61ba      	str	r2, [r7, #24]
 8001fe6:	ed93 7a00 	vldr	s14, [r3]
 8001fea:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ff2:	edc3 7a00 	vstr	s15, [r3]
      *pSrc    = -(*pSrc) * invL;
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	edd3 7a00 	vldr	s15, [r3]
 8001ffc:	eeb1 7a67 	vneg.f32	s14, s15
 8002000:	edd7 7a04 	vldr	s15, [r7, #16]
 8002004:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	edc3 7a00 	vstr	s15, [r3]
      pSrc++;
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	3304      	adds	r3, #4
 8002012:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	3301      	adds	r3, #1
 8002018:	61fb      	str	r3, [r7, #28]
 800201a:	69fa      	ldr	r2, [r7, #28]
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	429a      	cmp	r2, r3
 8002020:	d3de      	bcc.n	8001fe0 <arm_cfft_f32+0x12a>
    }
  }
}
 8002022:	bf00      	nop
 8002024:	3720      	adds	r7, #32
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <arm_cfft_init_f32>:
}
#else
arm_status arm_cfft_init_f32(
  arm_cfft_instance_f32 * S,
  uint16_t fftLen)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	807b      	strh	r3, [r7, #2]
        /*  Initialise the default arm status */
        arm_status status = ARM_MATH_SUCCESS;
 8002038:	2300      	movs	r3, #0
 800203a:	73fb      	strb	r3, [r7, #15]

        /*  Initialise the FFT length */
        S->fftLen = fftLen;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	887a      	ldrh	r2, [r7, #2]
 8002040:	801a      	strh	r2, [r3, #0]

        /*  Initialise the Twiddle coefficient pointer */
        S->pTwiddle = NULL;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	605a      	str	r2, [r3, #4]


        /*  Initializations of Instance structure depending on the FFT length */
        switch (S->fftLen) {
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002050:	d02c      	beq.n	80020ac <arm_cfft_init_f32+0x80>
 8002052:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002056:	f300 809e 	bgt.w	8002196 <arm_cfft_init_f32+0x16a>
 800205a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800205e:	d032      	beq.n	80020c6 <arm_cfft_init_f32+0x9a>
 8002060:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002064:	f300 8097 	bgt.w	8002196 <arm_cfft_init_f32+0x16a>
 8002068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800206c:	d038      	beq.n	80020e0 <arm_cfft_init_f32+0xb4>
 800206e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002072:	f300 8090 	bgt.w	8002196 <arm_cfft_init_f32+0x16a>
 8002076:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800207a:	d03e      	beq.n	80020fa <arm_cfft_init_f32+0xce>
 800207c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002080:	f300 8089 	bgt.w	8002196 <arm_cfft_init_f32+0x16a>
 8002084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002088:	d044      	beq.n	8002114 <arm_cfft_init_f32+0xe8>
 800208a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800208e:	f300 8082 	bgt.w	8002196 <arm_cfft_init_f32+0x16a>
 8002092:	2b80      	cmp	r3, #128	@ 0x80
 8002094:	d04b      	beq.n	800212e <arm_cfft_init_f32+0x102>
 8002096:	2b80      	cmp	r3, #128	@ 0x80
 8002098:	dc7d      	bgt.n	8002196 <arm_cfft_init_f32+0x16a>
 800209a:	2b40      	cmp	r3, #64	@ 0x40
 800209c:	d054      	beq.n	8002148 <arm_cfft_init_f32+0x11c>
 800209e:	2b40      	cmp	r3, #64	@ 0x40
 80020a0:	dc79      	bgt.n	8002196 <arm_cfft_init_f32+0x16a>
 80020a2:	2b10      	cmp	r3, #16
 80020a4:	d06a      	beq.n	800217c <arm_cfft_init_f32+0x150>
 80020a6:	2b20      	cmp	r3, #32
 80020a8:	d05b      	beq.n	8002162 <arm_cfft_init_f32+0x136>
 80020aa:	e074      	b.n	8002196 <arm_cfft_init_f32+0x16a>
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
            /*  Initializations of structure parameters for 4096 point FFT */
        case 4096U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,4096);
 80020ac:	4b3f      	ldr	r3, [pc, #252]	@ (80021ac <arm_cfft_init_f32+0x180>)
 80020ae:	899a      	ldrh	r2, [r3, #12]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	819a      	strh	r2, [r3, #12]
 80020b4:	4b3d      	ldr	r3, [pc, #244]	@ (80021ac <arm_cfft_init_f32+0x180>)
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	4b3b      	ldr	r3, [pc, #236]	@ (80021ac <arm_cfft_init_f32+0x180>)
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	605a      	str	r2, [r3, #4]
            break;
 80020c4:	e06a      	b.n	800219c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
            /*  Initializations of structure parameters for 2048 point FFT */
        case 2048U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,2048);
 80020c6:	4b3a      	ldr	r3, [pc, #232]	@ (80021b0 <arm_cfft_init_f32+0x184>)
 80020c8:	899a      	ldrh	r2, [r3, #12]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	819a      	strh	r2, [r3, #12]
 80020ce:	4b38      	ldr	r3, [pc, #224]	@ (80021b0 <arm_cfft_init_f32+0x184>)
 80020d0:	689a      	ldr	r2, [r3, #8]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	4b36      	ldr	r3, [pc, #216]	@ (80021b0 <arm_cfft_init_f32+0x184>)
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	605a      	str	r2, [r3, #4]

            break;
 80020de:	e05d      	b.n	800219c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
            /*  Initializations of structure parameters for 1024 point FFT */
        case 1024U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,1024);
 80020e0:	4b34      	ldr	r3, [pc, #208]	@ (80021b4 <arm_cfft_init_f32+0x188>)
 80020e2:	899a      	ldrh	r2, [r3, #12]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	819a      	strh	r2, [r3, #12]
 80020e8:	4b32      	ldr	r3, [pc, #200]	@ (80021b4 <arm_cfft_init_f32+0x188>)
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	4b30      	ldr	r3, [pc, #192]	@ (80021b4 <arm_cfft_init_f32+0x188>)
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	605a      	str	r2, [r3, #4]

            break;
 80020f8:	e050      	b.n	800219c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
            /*  Initializations of structure parameters for 512 point FFT */
        case 512U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,512);
 80020fa:	4b2f      	ldr	r3, [pc, #188]	@ (80021b8 <arm_cfft_init_f32+0x18c>)
 80020fc:	899a      	ldrh	r2, [r3, #12]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	819a      	strh	r2, [r3, #12]
 8002102:	4b2d      	ldr	r3, [pc, #180]	@ (80021b8 <arm_cfft_init_f32+0x18c>)
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	4b2b      	ldr	r3, [pc, #172]	@ (80021b8 <arm_cfft_init_f32+0x18c>)
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	605a      	str	r2, [r3, #4]
            break;
 8002112:	e043      	b.n	800219c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
        case 256U:
            FFTINIT(f32,256);
 8002114:	4b29      	ldr	r3, [pc, #164]	@ (80021bc <arm_cfft_init_f32+0x190>)
 8002116:	899a      	ldrh	r2, [r3, #12]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	819a      	strh	r2, [r3, #12]
 800211c:	4b27      	ldr	r3, [pc, #156]	@ (80021bc <arm_cfft_init_f32+0x190>)
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	4b25      	ldr	r3, [pc, #148]	@ (80021bc <arm_cfft_init_f32+0x190>)
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	605a      	str	r2, [r3, #4]
            break;
 800212c:	e036      	b.n	800219c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
        case 128U:
            FFTINIT(f32,128);
 800212e:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <arm_cfft_init_f32+0x194>)
 8002130:	899a      	ldrh	r2, [r3, #12]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	819a      	strh	r2, [r3, #12]
 8002136:	4b22      	ldr	r3, [pc, #136]	@ (80021c0 <arm_cfft_init_f32+0x194>)
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	609a      	str	r2, [r3, #8]
 800213e:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <arm_cfft_init_f32+0x194>)
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	605a      	str	r2, [r3, #4]
            break;
 8002146:	e029      	b.n	800219c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
        case 64U:
            FFTINIT(f32,64);
 8002148:	4b1e      	ldr	r3, [pc, #120]	@ (80021c4 <arm_cfft_init_f32+0x198>)
 800214a:	899a      	ldrh	r2, [r3, #12]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	819a      	strh	r2, [r3, #12]
 8002150:	4b1c      	ldr	r3, [pc, #112]	@ (80021c4 <arm_cfft_init_f32+0x198>)
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	4b1a      	ldr	r3, [pc, #104]	@ (80021c4 <arm_cfft_init_f32+0x198>)
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	605a      	str	r2, [r3, #4]
            break;
 8002160:	e01c      	b.n	800219c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
        case 32U:
            FFTINIT(f32,32);
 8002162:	4b19      	ldr	r3, [pc, #100]	@ (80021c8 <arm_cfft_init_f32+0x19c>)
 8002164:	899a      	ldrh	r2, [r3, #12]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	819a      	strh	r2, [r3, #12]
 800216a:	4b17      	ldr	r3, [pc, #92]	@ (80021c8 <arm_cfft_init_f32+0x19c>)
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	609a      	str	r2, [r3, #8]
 8002172:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <arm_cfft_init_f32+0x19c>)
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	605a      	str	r2, [r3, #4]
            break;
 800217a:	e00f      	b.n	800219c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
        case 16U:
            /*  Initializations of structure parameters for 16 point FFT */
            FFTINIT(f32,16);
 800217c:	4b13      	ldr	r3, [pc, #76]	@ (80021cc <arm_cfft_init_f32+0x1a0>)
 800217e:	899a      	ldrh	r2, [r3, #12]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	819a      	strh	r2, [r3, #12]
 8002184:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <arm_cfft_init_f32+0x1a0>)
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	4b0f      	ldr	r3, [pc, #60]	@ (80021cc <arm_cfft_init_f32+0x1a0>)
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	605a      	str	r2, [r3, #4]
            break;
 8002194:	e002      	b.n	800219c <arm_cfft_init_f32+0x170>
#endif

        default:
            /*  Reporting argument error if fftSize is not valid value */
            status = ARM_MATH_ARGUMENT_ERROR;
 8002196:	23ff      	movs	r3, #255	@ 0xff
 8002198:	73fb      	strb	r3, [r7, #15]
            break;
 800219a:	bf00      	nop
        }


        return (status);
 800219c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	08025ce4 	.word	0x08025ce4
 80021b0:	08025cd4 	.word	0x08025cd4
 80021b4:	08025cc4 	.word	0x08025cc4
 80021b8:	08025cb4 	.word	0x08025cb4
 80021bc:	08025ca4 	.word	0x08025ca4
 80021c0:	08025c94 	.word	0x08025c94
 80021c4:	08025c84 	.word	0x08025c84
 80021c8:	08025c74 	.word	0x08025c74
 80021cc:	08025c64 	.word	0x08025c64

080021d0 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b0bd      	sub	sp, #244	@ 0xf4
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	607a      	str	r2, [r7, #4]
 80021da:	461a      	mov	r2, r3
 80021dc:	460b      	mov	r3, r1
 80021de:	817b      	strh	r3, [r7, #10]
 80021e0:	4613      	mov	r3, r2
 80021e2:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 80021e4:	4b09      	ldr	r3, [pc, #36]	@ (800220c <arm_radix8_butterfly_f32+0x3c>)
 80021e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

   n2 = fftLen;
 80021ea:	897b      	ldrh	r3, [r7, #10]
 80021ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

   do
   {
      n1 = n2;
 80021f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80021f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      n2 = n2 >> 3;
 80021f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80021fc:	08db      	lsrs	r3, r3, #3
 80021fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      i1 = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002208:	e002      	b.n	8002210 <arm_radix8_butterfly_f32+0x40>
 800220a:	bf00      	nop
 800220c:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 8002210:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8002214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002218:	4413      	add	r3, r2
 800221a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
         i3 = i2 + n2;
 800221e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002226:	4413      	add	r3, r2
 8002228:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
         i4 = i3 + n2;
 800222c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002234:	4413      	add	r3, r2
 8002236:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
         i5 = i4 + n2;
 800223a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800223e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002242:	4413      	add	r3, r2
 8002244:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
         i6 = i5 + n2;
 8002248:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800224c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002250:	4413      	add	r3, r2
 8002252:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
         i7 = i6 + n2;
 8002256:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800225a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800225e:	4413      	add	r3, r2
 8002260:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
         i8 = i7 + n2;
 8002264:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800226c:	4413      	add	r3, r2
 800226e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8002272:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	4413      	add	r3, r2
 800227c:	ed93 7a00 	vldr	s14, [r3]
 8002280:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	4413      	add	r3, r2
 800228a:	edd3 7a00 	vldr	s15, [r3]
 800228e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002292:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8002296:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4413      	add	r3, r2
 80022a0:	ed93 7a00 	vldr	s14, [r3]
 80022a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	4413      	add	r3, r2
 80022ae:	edd3 7a00 	vldr	s15, [r3]
 80022b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022b6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80022ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	4413      	add	r3, r2
 80022c4:	ed93 7a00 	vldr	s14, [r3]
 80022c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	4413      	add	r3, r2
 80022d2:	edd3 7a00 	vldr	s15, [r3]
 80022d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022da:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80022de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	4413      	add	r3, r2
 80022e8:	ed93 7a00 	vldr	s14, [r3]
 80022ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	4413      	add	r3, r2
 80022f6:	edd3 7a00 	vldr	s15, [r3]
 80022fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022fe:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8002302:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	4413      	add	r3, r2
 800230c:	ed93 7a00 	vldr	s14, [r3]
 8002310:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002314:	00db      	lsls	r3, r3, #3
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	4413      	add	r3, r2
 800231a:	edd3 7a00 	vldr	s15, [r3]
 800231e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002322:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8002326:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	68fa      	ldr	r2, [r7, #12]
 800232e:	4413      	add	r3, r2
 8002330:	ed93 7a00 	vldr	s14, [r3]
 8002334:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	4413      	add	r3, r2
 800233e:	edd3 7a00 	vldr	s15, [r3]
 8002342:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002346:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800234a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	68fa      	ldr	r2, [r7, #12]
 8002352:	4413      	add	r3, r2
 8002354:	ed93 7a00 	vldr	s14, [r3]
 8002358:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	4413      	add	r3, r2
 8002362:	edd3 7a00 	vldr	s15, [r3]
 8002366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800236a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800236e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	4413      	add	r3, r2
 8002378:	ed93 7a00 	vldr	s14, [r3]
 800237c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	4413      	add	r3, r2
 8002386:	edd3 7a00 	vldr	s15, [r3]
 800238a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800238e:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         t1 = r1 - r3;
 8002392:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8002396:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800239a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800239e:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r1 = r1 + r3;
 80023a2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80023a6:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80023aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ae:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r3 = r2 - r4;
 80023b2:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80023b6:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80023ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023be:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
         r2 = r2 + r4;
 80023c2:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80023c6:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80023ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ce:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1] = r1 + r2;
 80023d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	4413      	add	r3, r2
 80023dc:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80023e0:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80023e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023e8:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 80023ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4413      	add	r3, r2
 80023f6:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80023fa:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80023fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002402:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8002406:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	3304      	adds	r3, #4
 800240e:	68fa      	ldr	r2, [r7, #12]
 8002410:	4413      	add	r3, r2
 8002412:	ed93 7a00 	vldr	s14, [r3]
 8002416:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800241a:	00db      	lsls	r3, r3, #3
 800241c:	3304      	adds	r3, #4
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	4413      	add	r3, r2
 8002422:	edd3 7a00 	vldr	s15, [r3]
 8002426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800242a:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800242e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	3304      	adds	r3, #4
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	4413      	add	r3, r2
 800243a:	ed93 7a00 	vldr	s14, [r3]
 800243e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	3304      	adds	r3, #4
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	4413      	add	r3, r2
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002452:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8002456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	3304      	adds	r3, #4
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	4413      	add	r3, r2
 8002462:	ed93 7a00 	vldr	s14, [r3]
 8002466:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	3304      	adds	r3, #4
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	4413      	add	r3, r2
 8002472:	edd3 7a00 	vldr	s15, [r3]
 8002476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247a:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800247e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	3304      	adds	r3, #4
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	4413      	add	r3, r2
 800248a:	ed93 7a00 	vldr	s14, [r3]
 800248e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	3304      	adds	r3, #4
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4413      	add	r3, r2
 800249a:	edd3 7a00 	vldr	s15, [r3]
 800249e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a2:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80024a6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	3304      	adds	r3, #4
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	4413      	add	r3, r2
 80024b2:	ed93 7a00 	vldr	s14, [r3]
 80024b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	3304      	adds	r3, #4
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	4413      	add	r3, r2
 80024c2:	edd3 7a00 	vldr	s15, [r3]
 80024c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ca:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 80024ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	3304      	adds	r3, #4
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4413      	add	r3, r2
 80024da:	ed93 7a00 	vldr	s14, [r3]
 80024de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	3304      	adds	r3, #4
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4413      	add	r3, r2
 80024ea:	edd3 7a00 	vldr	s15, [r3]
 80024ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024f2:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80024f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	3304      	adds	r3, #4
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	4413      	add	r3, r2
 8002502:	ed93 7a00 	vldr	s14, [r3]
 8002506:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	3304      	adds	r3, #4
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	4413      	add	r3, r2
 8002512:	edd3 7a00 	vldr	s15, [r3]
 8002516:	ee77 7a27 	vadd.f32	s15, s14, s15
 800251a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800251e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	3304      	adds	r3, #4
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	4413      	add	r3, r2
 800252a:	ed93 7a00 	vldr	s14, [r3]
 800252e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	3304      	adds	r3, #4
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	edd3 7a00 	vldr	s15, [r3]
 800253e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002542:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         t2 = r1 - s3;
 8002546:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800254a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800254e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002552:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         r1 = r1 + s3;
 8002556:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 800255a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800255e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002562:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         s3 = r2 - r4;
 8002566:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800256a:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800256e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002572:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
         r2 = r2 + r4;
 8002576:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800257a:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 800257e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002582:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8002586:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	3304      	adds	r3, #4
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	4413      	add	r3, r2
 8002592:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8002596:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 800259a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800259e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 80025a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	3304      	adds	r3, #4
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	4413      	add	r3, r2
 80025ae:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 80025b2:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80025b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025ba:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 80025be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 80025cc:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80025d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d4:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 80025d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	4413      	add	r3, r2
 80025e2:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 80025e6:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80025ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025ee:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 80025f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	3304      	adds	r3, #4
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	4413      	add	r3, r2
 80025fe:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002602:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002606:	ee77 7a67 	vsub.f32	s15, s14, s15
 800260a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 800260e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	3304      	adds	r3, #4
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	4413      	add	r3, r2
 800261a:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800261e:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002626:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 800262a:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800262e:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002632:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002636:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800263a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800263e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
         r6 = (r6 + r8) * C81;
 8002642:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8002646:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800264a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800264e:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8002652:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002656:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
         r2 = (s6 - s8) * C81;
 800265a:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800265e:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002662:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002666:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 800266a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
         s6 = (s6 + s8) * C81;
 8002672:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8002676:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800267a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800267e:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8002682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002686:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
         t1 = r5 - r1;
 800268a:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800268e:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8002692:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002696:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
         r5 = r5 + r1;
 800269a:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 800269e:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80026a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
         r8 = r7 - r6;
 80026aa:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 80026ae:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80026b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026b6:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
         r7 = r7 + r6;
 80026ba:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 80026be:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80026c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026c6:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
         t2 = s5 - r2;
 80026ca:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 80026ce:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80026d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026d6:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
         s5 = s5 + r2;
 80026da:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 80026de:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80026e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e6:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
         s8 = s7 - s6;
 80026ea:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80026ee:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80026f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f6:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
         s7 = s7 + s6;
 80026fa:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80026fe:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002706:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
         pSrc[2 * i2]     = r5 + s7;
 800270a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	4413      	add	r3, r2
 8002714:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002718:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 800271c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002720:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 8002724:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	4413      	add	r3, r2
 800272e:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002732:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002736:	ee77 7a67 	vsub.f32	s15, s14, s15
 800273a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 800273e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	4413      	add	r3, r2
 8002748:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 800274c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002754:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 8002758:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	4413      	add	r3, r2
 8002762:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002766:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800276a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800276e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 8002772:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	3304      	adds	r3, #4
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	4413      	add	r3, r2
 800277e:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8002782:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800278a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 800278e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	3304      	adds	r3, #4
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	4413      	add	r3, r2
 800279a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800279e:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80027a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027a6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 80027aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	3304      	adds	r3, #4
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	4413      	add	r3, r2
 80027b6:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80027ba:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80027be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 80027c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	3304      	adds	r3, #4
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	4413      	add	r3, r2
 80027d2:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80027d6:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80027da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027de:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 80027e2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80027e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027ea:	4413      	add	r3, r2
 80027ec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      } while (i1 < fftLen);
 80027f0:	897b      	ldrh	r3, [r7, #10]
 80027f2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80027f6:	429a      	cmp	r2, r3
 80027f8:	f4ff ad0a 	bcc.w	8002210 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 80027fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002800:	2b07      	cmp	r3, #7
 8002802:	f240 84e3 	bls.w	80031cc <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
      j = 1;
 800280c:	2301      	movs	r3, #1
 800280e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 8002812:	893b      	ldrh	r3, [r7, #8]
 8002814:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8002818:	4413      	add	r3, r2
 800281a:	67fb      	str	r3, [r7, #124]	@ 0x7c
         ia1 = id;
 800281c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800281e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
         ia2 = ia1 + id;
 8002822:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8002826:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002828:	4413      	add	r3, r2
 800282a:	67bb      	str	r3, [r7, #120]	@ 0x78
         ia3 = ia2 + id;
 800282c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800282e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002830:	4413      	add	r3, r2
 8002832:	677b      	str	r3, [r7, #116]	@ 0x74
         ia4 = ia3 + id;
 8002834:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002836:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002838:	4413      	add	r3, r2
 800283a:	673b      	str	r3, [r7, #112]	@ 0x70
         ia5 = ia4 + id;
 800283c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800283e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002840:	4413      	add	r3, r2
 8002842:	66fb      	str	r3, [r7, #108]	@ 0x6c
         ia6 = ia5 + id;
 8002844:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002846:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002848:	4413      	add	r3, r2
 800284a:	66bb      	str	r3, [r7, #104]	@ 0x68
         ia7 = ia6 + id;
 800284c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800284e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002850:	4413      	add	r3, r2
 8002852:	667b      	str	r3, [r7, #100]	@ 0x64

         co2 = pCoef[2 * ia1];
 8002854:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	4413      	add	r3, r2
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	663b      	str	r3, [r7, #96]	@ 0x60
         co3 = pCoef[2 * ia2];
 8002862:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	4413      	add	r3, r2
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	65fb      	str	r3, [r7, #92]	@ 0x5c
         co4 = pCoef[2 * ia3];
 800286e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	4413      	add	r3, r2
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	65bb      	str	r3, [r7, #88]	@ 0x58
         co5 = pCoef[2 * ia4];
 800287a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800287c:	00db      	lsls	r3, r3, #3
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	4413      	add	r3, r2
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	657b      	str	r3, [r7, #84]	@ 0x54
         co6 = pCoef[2 * ia5];
 8002886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	4413      	add	r3, r2
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	653b      	str	r3, [r7, #80]	@ 0x50
         co7 = pCoef[2 * ia6];
 8002892:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002894:	00db      	lsls	r3, r3, #3
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	4413      	add	r3, r2
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	64fb      	str	r3, [r7, #76]	@ 0x4c
         co8 = pCoef[2 * ia7];
 800289e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	4413      	add	r3, r2
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	64bb      	str	r3, [r7, #72]	@ 0x48
         si2 = pCoef[2 * ia1 + 1];
 80028aa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	3304      	adds	r3, #4
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	647b      	str	r3, [r7, #68]	@ 0x44
         si3 = pCoef[2 * ia2 + 1];
 80028ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	3304      	adds	r3, #4
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	4413      	add	r3, r2
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	643b      	str	r3, [r7, #64]	@ 0x40
         si4 = pCoef[2 * ia3 + 1];
 80028c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	3304      	adds	r3, #4
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	4413      	add	r3, r2
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
         si5 = pCoef[2 * ia4 + 1];
 80028d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028d8:	00db      	lsls	r3, r3, #3
 80028da:	3304      	adds	r3, #4
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	4413      	add	r3, r2
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	63bb      	str	r3, [r7, #56]	@ 0x38
         si6 = pCoef[2 * ia5 + 1];
 80028e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	3304      	adds	r3, #4
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	4413      	add	r3, r2
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	637b      	str	r3, [r7, #52]	@ 0x34
         si7 = pCoef[2 * ia6 + 1];
 80028f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028f4:	00db      	lsls	r3, r3, #3
 80028f6:	3304      	adds	r3, #4
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	4413      	add	r3, r2
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	633b      	str	r3, [r7, #48]	@ 0x30
         si8 = pCoef[2 * ia7 + 1];
 8002900:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	3304      	adds	r3, #4
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	4413      	add	r3, r2
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	62fb      	str	r3, [r7, #44]	@ 0x2c

         i1 = j;
 800290e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002912:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 8002916:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800291a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800291e:	4413      	add	r3, r2
 8002920:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            i3 = i2 + n2;
 8002924:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800292c:	4413      	add	r3, r2
 800292e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            i4 = i3 + n2;
 8002932:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800293a:	4413      	add	r3, r2
 800293c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            i5 = i4 + n2;
 8002940:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8002944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002948:	4413      	add	r3, r2
 800294a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            i6 = i5 + n2;
 800294e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002956:	4413      	add	r3, r2
 8002958:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            i7 = i6 + n2;
 800295c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002964:	4413      	add	r3, r2
 8002966:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            i8 = i7 + n2;
 800296a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800296e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002972:	4413      	add	r3, r2
 8002974:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8002978:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	4413      	add	r3, r2
 8002982:	ed93 7a00 	vldr	s14, [r3]
 8002986:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	4413      	add	r3, r2
 8002990:	edd3 7a00 	vldr	s15, [r3]
 8002994:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002998:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800299c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	4413      	add	r3, r2
 80029a6:	ed93 7a00 	vldr	s14, [r3]
 80029aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	4413      	add	r3, r2
 80029b4:	edd3 7a00 	vldr	s15, [r3]
 80029b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029bc:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80029c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	4413      	add	r3, r2
 80029ca:	ed93 7a00 	vldr	s14, [r3]
 80029ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	4413      	add	r3, r2
 80029d8:	edd3 7a00 	vldr	s15, [r3]
 80029dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029e0:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80029e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	4413      	add	r3, r2
 80029ee:	ed93 7a00 	vldr	s14, [r3]
 80029f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	4413      	add	r3, r2
 80029fc:	edd3 7a00 	vldr	s15, [r3]
 8002a00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a04:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8002a08:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	4413      	add	r3, r2
 8002a12:	ed93 7a00 	vldr	s14, [r3]
 8002a16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	4413      	add	r3, r2
 8002a20:	edd3 7a00 	vldr	s15, [r3]
 8002a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a28:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8002a2c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	4413      	add	r3, r2
 8002a36:	ed93 7a00 	vldr	s14, [r3]
 8002a3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4413      	add	r3, r2
 8002a44:	edd3 7a00 	vldr	s15, [r3]
 8002a48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a4c:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8002a50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	4413      	add	r3, r2
 8002a5a:	ed93 7a00 	vldr	s14, [r3]
 8002a5e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	4413      	add	r3, r2
 8002a68:	edd3 7a00 	vldr	s15, [r3]
 8002a6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a70:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8002a74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	ed93 7a00 	vldr	s14, [r3]
 8002a82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	edd3 7a00 	vldr	s15, [r3]
 8002a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a94:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            t1 = r1 - r3;
 8002a98:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8002a9c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002aa0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aa4:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r1 = r1 + r3;
 8002aa8:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8002aac:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab4:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r3 = r2 - r4;
 8002ab8:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8002abc:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002ac0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ac4:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            r2 = r2 + r4;
 8002ac8:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 8002acc:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad4:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            pSrc[2 * i1] = r1 + r2;
 8002ad8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8002ae6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8002aea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aee:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 8002af2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8002af6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8002afa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002afe:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8002b02:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	3304      	adds	r3, #4
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	ed93 7a00 	vldr	s14, [r3]
 8002b12:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	3304      	adds	r3, #4
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	edd3 7a00 	vldr	s15, [r3]
 8002b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b26:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8002b2a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b2e:	00db      	lsls	r3, r3, #3
 8002b30:	3304      	adds	r3, #4
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	4413      	add	r3, r2
 8002b36:	ed93 7a00 	vldr	s14, [r3]
 8002b3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	3304      	adds	r3, #4
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	4413      	add	r3, r2
 8002b46:	edd3 7a00 	vldr	s15, [r3]
 8002b4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b4e:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8002b52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b56:	00db      	lsls	r3, r3, #3
 8002b58:	3304      	adds	r3, #4
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	ed93 7a00 	vldr	s14, [r3]
 8002b62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	3304      	adds	r3, #4
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	edd3 7a00 	vldr	s15, [r3]
 8002b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b76:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8002b7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b7e:	00db      	lsls	r3, r3, #3
 8002b80:	3304      	adds	r3, #4
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	4413      	add	r3, r2
 8002b86:	ed93 7a00 	vldr	s14, [r3]
 8002b8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	3304      	adds	r3, #4
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	4413      	add	r3, r2
 8002b96:	edd3 7a00 	vldr	s15, [r3]
 8002b9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b9e:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8002ba2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	3304      	adds	r3, #4
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4413      	add	r3, r2
 8002bae:	ed93 7a00 	vldr	s14, [r3]
 8002bb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	3304      	adds	r3, #4
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	edd3 7a00 	vldr	s15, [r3]
 8002bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bc6:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8002bca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002bce:	00db      	lsls	r3, r3, #3
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	ed93 7a00 	vldr	s14, [r3]
 8002bda:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	3304      	adds	r3, #4
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	4413      	add	r3, r2
 8002be6:	edd3 7a00 	vldr	s15, [r3]
 8002bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bee:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8002bf2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	ed93 7a00 	vldr	s14, [r3]
 8002c02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	3304      	adds	r3, #4
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	edd3 7a00 	vldr	s15, [r3]
 8002c12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c16:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8002c1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	3304      	adds	r3, #4
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	4413      	add	r3, r2
 8002c26:	ed93 7a00 	vldr	s14, [r3]
 8002c2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	3304      	adds	r3, #4
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	4413      	add	r3, r2
 8002c36:	edd3 7a00 	vldr	s15, [r3]
 8002c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c3e:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            t2 = s1 - s3;
 8002c42:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002c46:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4e:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s1 = s1 + s3;
 8002c52:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002c56:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002c5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s3 = s2 - s4;
 8002c62:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002c66:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c6e:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            s2 = s2 + s4;
 8002c72:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002c76:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            r1 = t1 + s3;
 8002c82:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002c86:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8e:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            t1 = t1 - s3;
 8002c92:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002c96:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002c9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c9e:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8002ca2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	3304      	adds	r3, #4
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	4413      	add	r3, r2
 8002cae:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002cb2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002cb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cba:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8002cbe:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002cc2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002cc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            s1 = t2 - r3;
 8002cce:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002cd2:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002cd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cda:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            t2 = t2 + r3;
 8002cde:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002ce2:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8002ce6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cea:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co5 * r2;
 8002cee:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002cf2:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8002cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cfa:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8002cfe:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002d02:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d0a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8002d0e:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002d12:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d1a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8002d1e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002d22:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8002d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d2a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8002d2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	4413      	add	r3, r2
 8002d38:	ed97 7a07 	vldr	s14, [r7, #28]
 8002d3c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d44:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8002d48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	3304      	adds	r3, #4
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	4413      	add	r3, r2
 8002d54:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d58:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d60:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8002d64:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8002d68:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8002d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d70:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8002d74:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002d78:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002d7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d80:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8002d84:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8002d88:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d90:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8002d94:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002d98:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8002d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002da0:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 8002da4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002da8:	00db      	lsls	r3, r3, #3
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4413      	add	r3, r2
 8002dae:	ed97 7a07 	vldr	s14, [r7, #28]
 8002db2:	edd7 7a06 	vldr	s15, [r7, #24]
 8002db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dba:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8002dbe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	4413      	add	r3, r2
 8002dca:	ed97 7a05 	vldr	s14, [r7, #20]
 8002dce:	edd7 7a04 	vldr	s15, [r7, #16]
 8002dd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dd6:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8002dda:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002dde:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002de6:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8002dea:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002dee:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002df6:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8002dfa:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002dfe:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e06:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8002e0a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002e0e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e16:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8002e1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	4413      	add	r3, r2
 8002e24:	ed97 7a07 	vldr	s14, [r7, #28]
 8002e28:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e30:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8002e34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	4413      	add	r3, r2
 8002e40:	ed97 7a05 	vldr	s14, [r7, #20]
 8002e44:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e4c:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8002e50:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8002e54:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002e58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5c:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8002e60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e64:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r6 = (r6 + r8) * C81;
 8002e68:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8002e6c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002e70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e74:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8002e78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e7c:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            s1 = (s6 - s8) * C81;
 8002e80:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8002e84:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002e88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e8c:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8002e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e94:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s6 = (s6 + s8) * C81;
 8002e98:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8002e9c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002ea0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ea4:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8002ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eac:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t1 = r5 - r1;
 8002eb0:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002eb4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8002eb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ebc:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            r5 = r5 + r1;
 8002ec0:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002ec4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8002ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ecc:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r8 = r7 - r6;
 8002ed0:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8002ed4:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8002ed8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002edc:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
            r7 = r7 + r6;
 8002ee0:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8002ee4:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8002ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eec:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            t2 = s5 - s1;
 8002ef0:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8002ef4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002ef8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002efc:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            s5 = s5 + s1;
 8002f00:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8002f04:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f0c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s8 = s7 - s6;
 8002f10:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8002f14:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f1c:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
            s7 = s7 + s6;
 8002f20:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8002f24:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002f28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f2c:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
            r1 = r5 + s7;
 8002f30:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002f34:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002f38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f3c:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
            r5 = r5 - s7;
 8002f40:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8002f44:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002f48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f4c:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
            r6 = t1 + s8;
 8002f50:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002f54:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5c:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            t1 = t1 - s8;
 8002f60:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8002f64:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f6c:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
            s1 = s5 - r7;
 8002f70:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8002f74:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002f78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f7c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            s5 = s5 + r7;
 8002f80:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8002f84:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002f88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f8c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            s6 = t2 - r8;
 8002f90:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002f94:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002f98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f9c:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            t2 = t2 + r8;
 8002fa0:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8002fa4:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002fa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fac:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
            p1 = co2 * r1;
 8002fb0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8002fb4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8002fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fbc:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8002fc0:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002fc4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002fc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fcc:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8002fd0:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8002fd4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fdc:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 8002fe0:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002fe4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8002fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fec:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 8002ff0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ffe:	edd7 7a06 	vldr	s15, [r7, #24]
 8003002:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003006:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 800300a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	3304      	adds	r3, #4
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	4413      	add	r3, r2
 8003016:	ed97 7a05 	vldr	s14, [r7, #20]
 800301a:	edd7 7a04 	vldr	s15, [r7, #16]
 800301e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003022:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 8003026:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800302a:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800302e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003032:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 8003036:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800303a:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800303e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003042:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8003046:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800304a:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800304e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003052:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8003056:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800305a:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800305e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003062:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8003066:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4413      	add	r3, r2
 8003070:	ed97 7a07 	vldr	s14, [r7, #28]
 8003074:	edd7 7a06 	vldr	s15, [r7, #24]
 8003078:	ee77 7a27 	vadd.f32	s15, s14, s15
 800307c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8003080:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	3304      	adds	r3, #4
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	4413      	add	r3, r2
 800308c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003090:	edd7 7a04 	vldr	s15, [r7, #16]
 8003094:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003098:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800309c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80030a0:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80030a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030a8:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 80030ac:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80030b0:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80030b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030b8:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 80030bc:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80030c0:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80030c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030c8:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 80030cc:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80030d0:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80030d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030d8:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 80030dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030e0:	00db      	lsls	r3, r3, #3
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	4413      	add	r3, r2
 80030e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80030ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80030ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030f2:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 80030f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	3304      	adds	r3, #4
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	4413      	add	r3, r2
 8003102:	ed97 7a05 	vldr	s14, [r7, #20]
 8003106:	edd7 7a04 	vldr	s15, [r7, #16]
 800310a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800310e:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 8003112:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8003116:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800311a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800311e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 8003122:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003126:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800312a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 8003132:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8003136:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800313a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 8003142:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003146:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 800314a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 8003152:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4413      	add	r3, r2
 800315c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003160:	edd7 7a06 	vldr	s15, [r7, #24]
 8003164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003168:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 800316c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	3304      	adds	r3, #4
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	4413      	add	r3, r2
 8003178:	ed97 7a05 	vldr	s14, [r7, #20]
 800317c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003184:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 8003188:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800318c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003190:	4413      	add	r3, r2
 8003192:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
         } while (i1 < fftLen);
 8003196:	897b      	ldrh	r3, [r7, #10]
 8003198:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800319c:	429a      	cmp	r2, r3
 800319e:	f4ff abba 	bcc.w	8002916 <arm_radix8_butterfly_f32+0x746>

         j++;
 80031a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031a6:	3301      	adds	r3, #1
 80031a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      } while (j < n2);
 80031ac:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80031b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b4:	429a      	cmp	r2, r3
 80031b6:	f4ff ab2c 	bcc.w	8002812 <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 80031ba:	893b      	ldrh	r3, [r7, #8]
 80031bc:	00db      	lsls	r3, r3, #3
 80031be:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 80031c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031c4:	2b07      	cmp	r3, #7
 80031c6:	f63f a813 	bhi.w	80021f0 <arm_radix8_butterfly_f32+0x20>
}
 80031ca:	e000      	b.n	80031ce <arm_radix8_butterfly_f32+0xffe>
         break;
 80031cc:	bf00      	nop
}
 80031ce:	bf00      	nop
 80031d0:	37f4      	adds	r7, #244	@ 0xf4
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop

080031dc <stage_rfft_f32>:
#else
void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 80031dc:	b480      	push	{r7}
 80031de:	b095      	sub	sp, #84	@ 0x54
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	64bb      	str	r3, [r7, #72]	@ 0x48
        float32_t *pA = p;                          /* increasing pointer */
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	647b      	str	r3, [r7, #68]	@ 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	3b01      	subs	r3, #1
 80031fc:	64fb      	str	r3, [r7, #76]	@ 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 80031fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xBI = pB[1];
 8003204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	63bb      	str	r3, [r7, #56]	@ 0x38
   xAR = pA[0];
 800320a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	637b      	str	r3, [r7, #52]	@ 0x34
   xAI = pA[1];
 8003210:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	633b      	str	r3, [r7, #48]	@ 0x30

   twR = *pCoeff++ ;
 8003216:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003218:	1d1a      	adds	r2, r3, #4
 800321a:	64ba      	str	r2, [r7, #72]	@ 0x48
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   twI = *pCoeff++ ;
 8003220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003222:	1d1a      	adds	r2, r3, #4
 8003224:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	62bb      	str	r3, [r7, #40]	@ 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 800322a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800322e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003232:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003236:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 800323a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800323e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003246:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 800324a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800324e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	1d1a      	adds	r2, r3, #4
 800325a:	607a      	str	r2, [r7, #4]
 800325c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003264:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 8003268:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800326c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003270:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	1d1a      	adds	r2, r3, #4
 8003278:	607a      	str	r2, [r7, #4]
 800327a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800327e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003282:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 8003286:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003288:	00db      	lsls	r3, r3, #3
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	4413      	add	r3, r2
 800328e:	643b      	str	r3, [r7, #64]	@ 0x40
   pA += 2;
 8003290:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003292:	3308      	adds	r3, #8
 8003294:	647b      	str	r3, [r7, #68]	@ 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 8003296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	63bb      	str	r3, [r7, #56]	@ 0x38
      xBR = pB[0];
 800329c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAR = pA[0];
 80032a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	637b      	str	r3, [r7, #52]	@ 0x34
      xAI = pA[1];
 80032a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	633b      	str	r3, [r7, #48]	@ 0x30

      twR = *pCoeff++;
 80032ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032b0:	1d1a      	adds	r2, r3, #4
 80032b2:	64ba      	str	r2, [r7, #72]	@ 0x48
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 80032b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032ba:	1d1a      	adds	r2, r3, #4
 80032bc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xBR - xAR ;
 80032c2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80032c6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80032ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ce:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xBI + xAI ;
 80032d2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80032d6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80032da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032de:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 80032e2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80032e6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ee:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 80032f2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80032f6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032fe:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 8003302:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003306:	edd7 7a08 	vldr	s15, [r7, #32]
 800330a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800330e:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 8003312:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003316:	edd7 7a08 	vldr	s15, [r7, #32]
 800331a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800331e:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8003322:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003326:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800332a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800332e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003332:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003336:	edd7 7a04 	vldr	s15, [r7, #16]
 800333a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	1d1a      	adds	r2, r3, #4
 8003342:	607a      	str	r2, [r7, #4]
 8003344:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003348:	ee67 7a87 	vmul.f32	s15, s15, s14
 800334c:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8003350:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003354:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003358:	ee37 7a67 	vsub.f32	s14, s14, s15
 800335c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003360:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003364:	edd7 7a05 	vldr	s15, [r7, #20]
 8003368:	ee77 7a67 	vsub.f32	s15, s14, s15
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	1d1a      	adds	r2, r3, #4
 8003370:	607a      	str	r2, [r7, #4]
 8003372:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003376:	ee67 7a87 	vmul.f32	s15, s15, s14
 800337a:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 800337e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003380:	3308      	adds	r3, #8
 8003382:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 8003384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003386:	3b08      	subs	r3, #8
 8003388:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 800338a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800338c:	3b01      	subs	r3, #1
 800338e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   } while (k > 0);
 8003390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003392:	2b00      	cmp	r3, #0
 8003394:	f73f af7f 	bgt.w	8003296 <stage_rfft_f32+0xba>
}
 8003398:	bf00      	nop
 800339a:	bf00      	nop
 800339c:	3754      	adds	r7, #84	@ 0x54
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr

080033a6 <merge_rfft_f32>:
/* Prepares data for inverse cfft */
void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b095      	sub	sp, #84	@ 0x54
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	64bb      	str	r3, [r7, #72]	@ 0x48
        float32_t *pA = p;                          /* increasing pointer */
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	647b      	str	r3, [r7, #68]	@ 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	643b      	str	r3, [r7, #64]	@ 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	3b01      	subs	r3, #1
 80033c6:	64fb      	str	r3, [r7, #76]	@ 0x4c

   xAR = pA[0];
 80033c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   xAI = pA[1];
 80033ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	63bb      	str	r3, [r7, #56]	@ 0x38

   pCoeff += 2 ;
 80033d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033d6:	3308      	adds	r3, #8
 80033d8:	64bb      	str	r3, [r7, #72]	@ 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 80033da:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80033de:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80033e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	1d1a      	adds	r2, r3, #4
 80033ea:	607a      	str	r2, [r7, #4]
 80033ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80033f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033f4:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 80033f8:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80033fc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003400:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	1d1a      	adds	r2, r3, #4
 8003408:	607a      	str	r2, [r7, #4]
 800340a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800340e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003412:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 8003416:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	4413      	add	r3, r2
 800341e:	643b      	str	r3, [r7, #64]	@ 0x40
   pA +=  2	   ;
 8003420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003422:	3308      	adds	r3, #8
 8003424:	647b      	str	r3, [r7, #68]	@ 0x44

   while (k > 0)
 8003426:	e07c      	b.n	8003522 <merge_rfft_f32+0x17c>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 8003428:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	637b      	str	r3, [r7, #52]	@ 0x34
      xBR =   pB[0]    ;
 800342e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	633b      	str	r3, [r7, #48]	@ 0x30
      xAR =  pA[0];
 8003434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	63fb      	str	r3, [r7, #60]	@ 0x3c
      xAI =  pA[1];
 800343a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	63bb      	str	r3, [r7, #56]	@ 0x38

      twR = *pCoeff++;
 8003440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003442:	1d1a      	adds	r2, r3, #4
 8003444:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	62fb      	str	r3, [r7, #44]	@ 0x2c
      twI = *pCoeff++;
 800344a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800344c:	1d1a      	adds	r2, r3, #4
 800344e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	62bb      	str	r3, [r7, #40]	@ 0x28

      t1a = xAR - xBR ;
 8003454:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003458:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800345c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003460:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      t1b = xAI + xBI ;
 8003464:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003468:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800346c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003470:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8003474:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003478:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800347c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003480:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 8003484:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003488:	edd7 7a08 	vldr	s15, [r7, #32]
 800348c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003490:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 8003494:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003498:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800349c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034a0:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 80034a4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80034a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80034ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b0:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80034b4:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80034b8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80034bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80034c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80034cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	1d1a      	adds	r2, r3, #4
 80034d4:	607a      	str	r2, [r7, #4]
 80034d6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80034da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034de:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80034e2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80034e6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80034ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80034f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80034fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	1d1a      	adds	r2, r3, #4
 8003502:	607a      	str	r2, [r7, #4]
 8003504:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003508:	ee67 7a87 	vmul.f32	s15, s15, s14
 800350c:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 8003510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003512:	3308      	adds	r3, #8
 8003514:	647b      	str	r3, [r7, #68]	@ 0x44
      pB -= 2;
 8003516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003518:	3b08      	subs	r3, #8
 800351a:	643b      	str	r3, [r7, #64]	@ 0x40
      k--;
 800351c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800351e:	3b01      	subs	r3, #1
 8003520:	64fb      	str	r3, [r7, #76]	@ 0x4c
   while (k > 0)
 8003522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003524:	2b00      	cmp	r3, #0
 8003526:	f73f af7f 	bgt.w	8003428 <merge_rfft_f32+0x82>
   }

}
 800352a:	bf00      	nop
 800352c:	bf00      	nop
 800352e:	3754      	adds	r7, #84	@ 0x54
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <arm_rfft_fast_f32>:
void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 800354a:	78fb      	ldrb	r3, [r7, #3]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00b      	beq.n	8003568 <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f7ff ff26 	bl	80033a6 <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 800355a:	78fa      	ldrb	r2, [r7, #3]
 800355c:	2301      	movs	r3, #1
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	6978      	ldr	r0, [r7, #20]
 8003562:	f7fe fca8 	bl	8001eb6 <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8003566:	e00a      	b.n	800357e <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8003568:	78fa      	ldrb	r2, [r7, #3]
 800356a:	2301      	movs	r3, #1
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	6978      	ldr	r0, [r7, #20]
 8003570:	f7fe fca1 	bl	8001eb6 <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	68b9      	ldr	r1, [r7, #8]
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f7ff fe2f 	bl	80031dc <stage_rfft_f32>
}
 800357e:	bf00      	nop
 8003580:	3718      	adds	r7, #24
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
	...

08003588 <arm_rfft_32_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_32_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d102      	bne.n	800359c <arm_rfft_32_fast_init_f32+0x14>
 8003596:	f04f 33ff 	mov.w	r3, #4294967295
 800359a:	e014      	b.n	80035c6 <arm_rfft_32_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),16);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2110      	movs	r1, #16
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fe fd43 	bl	800202c <arm_cfft_init_f32>
 80035a6:	4603      	mov	r3, r0
 80035a8:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80035aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <arm_rfft_32_fast_init_f32+0x30>
  {
    return(status);
 80035b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035b6:	e006      	b.n	80035c6 <arm_rfft_32_fast_init_f32+0x3e>
  }

  S->fftLenRFFT = 32U;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2220      	movs	r2, #32
 80035bc:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a03      	ldr	r2, [pc, #12]	@ (80035d0 <arm_rfft_32_fast_init_f32+0x48>)
 80035c2:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	0801dce4 	.word	0x0801dce4

080035d4 <arm_rfft_64_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_64_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d102      	bne.n	80035e8 <arm_rfft_64_fast_init_f32+0x14>
 80035e2:	f04f 33ff 	mov.w	r3, #4294967295
 80035e6:	e014      	b.n	8003612 <arm_rfft_64_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),32);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2120      	movs	r1, #32
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7fe fd1d 	bl	800202c <arm_cfft_init_f32>
 80035f2:	4603      	mov	r3, r0
 80035f4:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80035f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <arm_rfft_64_fast_init_f32+0x30>
  {
    return(status);
 80035fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003602:	e006      	b.n	8003612 <arm_rfft_64_fast_init_f32+0x3e>
  }
  S->fftLenRFFT = 64U;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2240      	movs	r2, #64	@ 0x40
 8003608:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a03      	ldr	r2, [pc, #12]	@ (800361c <arm_rfft_64_fast_init_f32+0x48>)
 800360e:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	0801dd64 	.word	0x0801dd64

08003620 <arm_rfft_128_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_128_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <arm_rfft_128_fast_init_f32+0x14>
 800362e:	f04f 33ff 	mov.w	r3, #4294967295
 8003632:	e014      	b.n	800365e <arm_rfft_128_fast_init_f32+0x3e>

  status=arm_cfft_init_f32(&(S->Sint),64);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2140      	movs	r1, #64	@ 0x40
 8003638:	4618      	mov	r0, r3
 800363a:	f7fe fcf7 	bl	800202c <arm_cfft_init_f32>
 800363e:	4603      	mov	r3, r0
 8003640:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <arm_rfft_128_fast_init_f32+0x30>
  {
    return(status);
 800364a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364e:	e006      	b.n	800365e <arm_rfft_128_fast_init_f32+0x3e>
  }
  S->fftLenRFFT = 128;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2280      	movs	r2, #128	@ 0x80
 8003654:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a03      	ldr	r2, [pc, #12]	@ (8003668 <arm_rfft_128_fast_init_f32+0x48>)
 800365a:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	0801de64 	.word	0x0801de64

0800366c <arm_rfft_256_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
*/

static arm_status arm_rfft_256_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d102      	bne.n	8003680 <arm_rfft_256_fast_init_f32+0x14>
 800367a:	f04f 33ff 	mov.w	r3, #4294967295
 800367e:	e015      	b.n	80036ac <arm_rfft_256_fast_init_f32+0x40>

  status=arm_cfft_init_f32(&(S->Sint),128);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2180      	movs	r1, #128	@ 0x80
 8003684:	4618      	mov	r0, r3
 8003686:	f7fe fcd1 	bl	800202c <arm_cfft_init_f32>
 800368a:	4603      	mov	r3, r0
 800368c:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800368e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d002      	beq.n	800369c <arm_rfft_256_fast_init_f32+0x30>
  {
    return(status);
 8003696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369a:	e007      	b.n	80036ac <arm_rfft_256_fast_init_f32+0x40>
  }
  S->fftLenRFFT = 256U;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036a2:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a03      	ldr	r2, [pc, #12]	@ (80036b4 <arm_rfft_256_fast_init_f32+0x48>)
 80036a8:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	0801e064 	.word	0x0801e064

080036b8 <arm_rfft_512_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_512_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d102      	bne.n	80036cc <arm_rfft_512_fast_init_f32+0x14>
 80036c6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ca:	e016      	b.n	80036fa <arm_rfft_512_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),256);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fe fcaa 	bl	800202c <arm_cfft_init_f32>
 80036d8:	4603      	mov	r3, r0
 80036da:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80036dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d002      	beq.n	80036ea <arm_rfft_512_fast_init_f32+0x32>
  {
    return(status);
 80036e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036e8:	e007      	b.n	80036fa <arm_rfft_512_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 512U;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036f0:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a03      	ldr	r2, [pc, #12]	@ (8003704 <arm_rfft_512_fast_init_f32+0x4c>)
 80036f6:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	0801e464 	.word	0x0801e464

08003708 <arm_rfft_1024_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_1024_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d102      	bne.n	800371c <arm_rfft_1024_fast_init_f32+0x14>
 8003716:	f04f 33ff 	mov.w	r3, #4294967295
 800371a:	e016      	b.n	800374a <arm_rfft_1024_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),512);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003722:	4618      	mov	r0, r3
 8003724:	f7fe fc82 	bl	800202c <arm_cfft_init_f32>
 8003728:	4603      	mov	r3, r0
 800372a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800372c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <arm_rfft_1024_fast_init_f32+0x32>
  {
    return(status);
 8003734:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003738:	e007      	b.n	800374a <arm_rfft_1024_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 1024U;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003740:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a03      	ldr	r2, [pc, #12]	@ (8003754 <arm_rfft_1024_fast_init_f32+0x4c>)
 8003746:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	0801ec64 	.word	0x0801ec64

08003758 <arm_rfft_2048_fast_init_f32>:
  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
static arm_status arm_rfft_2048_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d102      	bne.n	800376c <arm_rfft_2048_fast_init_f32+0x14>
 8003766:	f04f 33ff 	mov.w	r3, #4294967295
 800376a:	e016      	b.n	800379a <arm_rfft_2048_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),1024);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003772:	4618      	mov	r0, r3
 8003774:	f7fe fc5a 	bl	800202c <arm_cfft_init_f32>
 8003778:	4603      	mov	r3, r0
 800377a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800377c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <arm_rfft_2048_fast_init_f32+0x32>
  {
    return(status);
 8003784:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003788:	e007      	b.n	800379a <arm_rfft_2048_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 2048U;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003790:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a03      	ldr	r2, [pc, #12]	@ (80037a4 <arm_rfft_2048_fast_init_f32+0x4c>)
 8003796:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	0801fc64 	.word	0x0801fc64

080037a8 <arm_rfft_4096_fast_init_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

static arm_status arm_rfft_4096_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d102      	bne.n	80037bc <arm_rfft_4096_fast_init_f32+0x14>
 80037b6:	f04f 33ff 	mov.w	r3, #4294967295
 80037ba:	e016      	b.n	80037ea <arm_rfft_4096_fast_init_f32+0x42>

  status=arm_cfft_init_f32(&(S->Sint),2048);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fe fc32 	bl	800202c <arm_cfft_init_f32>
 80037c8:	4603      	mov	r3, r0
 80037ca:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80037cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <arm_rfft_4096_fast_init_f32+0x32>
  {
    return(status);
 80037d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037d8:	e007      	b.n	80037ea <arm_rfft_4096_fast_init_f32+0x42>
  }
  S->fftLenRFFT = 4096U;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80037e0:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a03      	ldr	r2, [pc, #12]	@ (80037f4 <arm_rfft_4096_fast_init_f32+0x4c>)
 80037e6:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	08021c64 	.word	0x08021c64

080037f8 <arm_rfft_fast_init_f32>:
 */

arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	460b      	mov	r3, r1
 8003802:	807b      	strh	r3, [r7, #2]
  typedef arm_status(*fft_init_ptr)( arm_rfft_fast_instance_f32 *);
  fft_init_ptr fptr = 0x0;
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]

  switch (fftLen)
 8003808:	887b      	ldrh	r3, [r7, #2]
 800380a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800380e:	d023      	beq.n	8003858 <arm_rfft_fast_init_f32+0x60>
 8003810:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003814:	dc38      	bgt.n	8003888 <arm_rfft_fast_init_f32+0x90>
 8003816:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800381a:	d020      	beq.n	800385e <arm_rfft_fast_init_f32+0x66>
 800381c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003820:	dc32      	bgt.n	8003888 <arm_rfft_fast_init_f32+0x90>
 8003822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003826:	d01d      	beq.n	8003864 <arm_rfft_fast_init_f32+0x6c>
 8003828:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800382c:	dc2c      	bgt.n	8003888 <arm_rfft_fast_init_f32+0x90>
 800382e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003832:	d01a      	beq.n	800386a <arm_rfft_fast_init_f32+0x72>
 8003834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003838:	dc26      	bgt.n	8003888 <arm_rfft_fast_init_f32+0x90>
 800383a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800383e:	d017      	beq.n	8003870 <arm_rfft_fast_init_f32+0x78>
 8003840:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003844:	dc20      	bgt.n	8003888 <arm_rfft_fast_init_f32+0x90>
 8003846:	2b80      	cmp	r3, #128	@ 0x80
 8003848:	d015      	beq.n	8003876 <arm_rfft_fast_init_f32+0x7e>
 800384a:	2b80      	cmp	r3, #128	@ 0x80
 800384c:	dc1c      	bgt.n	8003888 <arm_rfft_fast_init_f32+0x90>
 800384e:	2b20      	cmp	r3, #32
 8003850:	d017      	beq.n	8003882 <arm_rfft_fast_init_f32+0x8a>
 8003852:	2b40      	cmp	r3, #64	@ 0x40
 8003854:	d012      	beq.n	800387c <arm_rfft_fast_init_f32+0x84>
  case 32U:
    fptr = arm_rfft_32_fast_init_f32;
    break;
#endif
  default:
    break;
 8003856:	e017      	b.n	8003888 <arm_rfft_fast_init_f32+0x90>
    fptr = arm_rfft_4096_fast_init_f32;
 8003858:	4b13      	ldr	r3, [pc, #76]	@ (80038a8 <arm_rfft_fast_init_f32+0xb0>)
 800385a:	60fb      	str	r3, [r7, #12]
    break;
 800385c:	e015      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    fptr = arm_rfft_2048_fast_init_f32;
 800385e:	4b13      	ldr	r3, [pc, #76]	@ (80038ac <arm_rfft_fast_init_f32+0xb4>)
 8003860:	60fb      	str	r3, [r7, #12]
    break;
 8003862:	e012      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    fptr = arm_rfft_1024_fast_init_f32;
 8003864:	4b12      	ldr	r3, [pc, #72]	@ (80038b0 <arm_rfft_fast_init_f32+0xb8>)
 8003866:	60fb      	str	r3, [r7, #12]
    break;
 8003868:	e00f      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    fptr = arm_rfft_512_fast_init_f32;
 800386a:	4b12      	ldr	r3, [pc, #72]	@ (80038b4 <arm_rfft_fast_init_f32+0xbc>)
 800386c:	60fb      	str	r3, [r7, #12]
    break;
 800386e:	e00c      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    fptr = arm_rfft_256_fast_init_f32;
 8003870:	4b11      	ldr	r3, [pc, #68]	@ (80038b8 <arm_rfft_fast_init_f32+0xc0>)
 8003872:	60fb      	str	r3, [r7, #12]
    break;
 8003874:	e009      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    fptr = arm_rfft_128_fast_init_f32;
 8003876:	4b11      	ldr	r3, [pc, #68]	@ (80038bc <arm_rfft_fast_init_f32+0xc4>)
 8003878:	60fb      	str	r3, [r7, #12]
    break;
 800387a:	e006      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    fptr = arm_rfft_64_fast_init_f32;
 800387c:	4b10      	ldr	r3, [pc, #64]	@ (80038c0 <arm_rfft_fast_init_f32+0xc8>)
 800387e:	60fb      	str	r3, [r7, #12]
    break;
 8003880:	e003      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    fptr = arm_rfft_32_fast_init_f32;
 8003882:	4b10      	ldr	r3, [pc, #64]	@ (80038c4 <arm_rfft_fast_init_f32+0xcc>)
 8003884:	60fb      	str	r3, [r7, #12]
    break;
 8003886:	e000      	b.n	800388a <arm_rfft_fast_init_f32+0x92>
    break;
 8003888:	bf00      	nop
  }

  if( ! fptr ) return ARM_MATH_ARGUMENT_ERROR;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d102      	bne.n	8003896 <arm_rfft_fast_init_f32+0x9e>
 8003890:	f04f 33ff 	mov.w	r3, #4294967295
 8003894:	e003      	b.n	800389e <arm_rfft_fast_init_f32+0xa6>
  return fptr( S );
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	4798      	blx	r3
 800389c:	4603      	mov	r3, r0

}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	080037a9 	.word	0x080037a9
 80038ac:	08003759 	.word	0x08003759
 80038b0:	08003709 	.word	0x08003709
 80038b4:	080036b9 	.word	0x080036b9
 80038b8:	0800366d 	.word	0x0800366d
 80038bc:	08003621 	.word	0x08003621
 80038c0:	080035d5 	.word	0x080035d5
 80038c4:	08003589 	.word	0x08003589

080038c8 <clk100MhzCfg>:
 *  00: PLLP = 2
	01: PLLP = 4
	10: PLLP = 6
	11: PLLP = 8
 * */
void clk100MhzCfg(){
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
	/*enable HSE oscillator */
	RCC->CR |= RCC_CR_HSEON;
 80038cc:	4b32      	ldr	r3, [pc, #200]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a31      	ldr	r2, [pc, #196]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d6:	6013      	str	r3, [r2, #0]
	/*Wait until HSE ready pin (HSERDY) goes low*/
	while((RCC->CR  & RCC_CR_HSERDY) == (RCC_CR_HSERDY)){}
 80038d8:	bf00      	nop
 80038da:	4b2f      	ldr	r3, [pc, #188]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038e6:	d0f8      	beq.n	80038da <clk100MhzCfg+0x12>
	/*set HCLK prescaler*/
	//default is 0 , technically this is not needed
	RCC->CFGR &= ~RCC_CFGR_HPRE;
 80038e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038f2:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80038f4:	4b28      	ldr	r3, [pc, #160]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038f6:	4a28      	ldr	r2, [pc, #160]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	6093      	str	r3, [r2, #8]
	/*set APB1 prescaler*/
	RCC->CFGR &= ~RCC_CFGR_PPRE1;
 80038fc:	4b26      	ldr	r3, [pc, #152]	@ (8003998 <clk100MhzCfg+0xd0>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	4a25      	ldr	r2, [pc, #148]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003902:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8003906:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003908:	4b23      	ldr	r3, [pc, #140]	@ (8003998 <clk100MhzCfg+0xd0>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	4a22      	ldr	r2, [pc, #136]	@ (8003998 <clk100MhzCfg+0xd0>)
 800390e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8003912:	6093      	str	r3, [r2, #8]
	/*set APB2 prescaler*/
	RCC->CFGR &= ~RCC_CFGR_PPRE2;
 8003914:	4b20      	ldr	r3, [pc, #128]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	4a1f      	ldr	r2, [pc, #124]	@ (8003998 <clk100MhzCfg+0xd0>)
 800391a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800391e:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8003920:	4b1d      	ldr	r3, [pc, #116]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	4a1c      	ldr	r2, [pc, #112]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003926:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800392a:	6093      	str	r3, [r2, #8]
	/*Configure PLL*/
	/*RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (PLL_P << 16)
			| (RCC_PLLCFGR_PLLSRC_HSE)|  (PLL_Q << 24) ;*/
	RCC->PLLCFGR = PLL_M | (PLL_N << 6)| (((PLL_P >>1)-1) << 16)|
 800392c:	4b1a      	ldr	r3, [pc, #104]	@ (8003998 <clk100MhzCfg+0xd0>)
 800392e:	4a1b      	ldr	r2, [pc, #108]	@ (800399c <clk100MhzCfg+0xd4>)
 8003930:	605a      	str	r2, [r3, #4]
			(RCC_PLLCFGR_PLLSRC_HSE)|(PLL_Q <<24);
	/*turn on PLL*/
	RCC->CR |= RCC_CR_PLLON;
 8003932:	4b19      	ldr	r3, [pc, #100]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a18      	ldr	r2, [pc, #96]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003938:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800393c:	6013      	str	r3, [r2, #0]
	/*wait for PLL to come on*/
	while((RCC->CR  & RCC_CR_PLLRDY) == (0)){}
 800393e:	bf00      	nop
 8003940:	4b15      	ldr	r3, [pc, #84]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0f9      	beq.n	8003940 <clk100MhzCfg+0x78>
	/*Set Flash Latency*/
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 800394c:	4b14      	ldr	r3, [pc, #80]	@ (80039a0 <clk100MhzCfg+0xd8>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a13      	ldr	r2, [pc, #76]	@ (80039a0 <clk100MhzCfg+0xd8>)
 8003952:	f023 030f 	bic.w	r3, r3, #15
 8003956:	6013      	str	r3, [r2, #0]
	//FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
	FLASH->ACR |= FLASH_ACR_LATENCY_5WS; //for 160mhz
 8003958:	4b11      	ldr	r3, [pc, #68]	@ (80039a0 <clk100MhzCfg+0xd8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a10      	ldr	r2, [pc, #64]	@ (80039a0 <clk100MhzCfg+0xd8>)
 800395e:	f043 0305 	orr.w	r3, r3, #5
 8003962:	6013      	str	r3, [r2, #0]
	/*Select the main PLL as the clock source*/
	/*HSE 8mhz is the clock source for PLL, and PLL is what will generate 100 mhz*/
	RCC->CFGR &= ~RCC_CFGR_SW;
 8003964:	4b0c      	ldr	r3, [pc, #48]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	4a0b      	ldr	r2, [pc, #44]	@ (8003998 <clk100MhzCfg+0xd0>)
 800396a:	f023 0303 	bic.w	r3, r3, #3
 800396e:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003970:	4b09      	ldr	r3, [pc, #36]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	4a08      	ldr	r2, [pc, #32]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003976:	f043 0302 	orr.w	r3, r3, #2
 800397a:	6093      	str	r3, [r2, #8]
	/*Wait for main PLL to be used as clk source*/
	while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL ){}
 800397c:	bf00      	nop
 800397e:	4b06      	ldr	r3, [pc, #24]	@ (8003998 <clk100MhzCfg+0xd0>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f003 030c 	and.w	r3, r3, #12
 8003986:	2b08      	cmp	r3, #8
 8003988:	d1f9      	bne.n	800397e <clk100MhzCfg+0xb6>

}
 800398a:	bf00      	nop
 800398c:	bf00      	nop
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40023800 	.word	0x40023800
 800399c:	02402804 	.word	0x02402804
 80039a0:	40023c00 	.word	0x40023c00

080039a4 <delayFn>:
			delayFn(9000);
		}

}

void delayFn(int dly){
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
for (int i = 0; i < dly ; i++){}
 80039ac:	2300      	movs	r3, #0
 80039ae:	60fb      	str	r3, [r7, #12]
 80039b0:	e002      	b.n	80039b8 <delayFn+0x14>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	3301      	adds	r3, #1
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	429a      	cmp	r2, r3
 80039be:	dbf8      	blt.n	80039b2 <delayFn+0xe>

}
 80039c0:	bf00      	nop
 80039c2:	bf00      	nop
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
	...

080039d0 <serialPlotReX>:
		  	  sigSrcArr[k] = fabs(sigSrcArr[k]);
		   }

}

void serialPlotReX(float32_t  *sigSrcArr,uint32_t   sigLength){
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]

	   for( int k = 0; k < (sigLength/2); k++ )
 80039da:	2300      	movs	r3, #0
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	e013      	b.n	8003a08 <serialPlotReX+0x38>
	   {
		   printf("%f\n\r",sigSrcArr[k]);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	4413      	add	r3, r2
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fc fdcc 	bl	8000588 <__aeabi_f2d>
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4809      	ldr	r0, [pc, #36]	@ (8003a1c <serialPlotReX+0x4c>)
 80039f6:	f001 fb7f 	bl	80050f8 <iprintf>
		   delayFn(9000);
 80039fa:	f242 3028 	movw	r0, #9000	@ 0x2328
 80039fe:	f7ff ffd1 	bl	80039a4 <delayFn>
	   for( int k = 0; k < (sigLength/2); k++ )
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	3301      	adds	r3, #1
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	085a      	lsrs	r2, r3, #1
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d8e6      	bhi.n	80039e0 <serialPlotReX+0x10>
	   }

}
 8003a12:	bf00      	nop
 8003a14:	bf00      	nop
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	08008884 	.word	0x08008884

08003a20 <movingAverage>:
	   }

}

void movingAverage(float32_t  *sigSrcArr, float32_t  *sigOutArr,
		uint32_t   sigLength, uint32_t filterPts){
 8003a20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003a24:	b086      	sub	sp, #24
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	60f8      	str	r0, [r7, #12]
 8003a2a:	60b9      	str	r1, [r7, #8]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	603b      	str	r3, [r7, #0]
	int i,j;
	for(i= floor(filterPts/2); i<(sigLength - (filterPts/2))-1; i++){
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	085b      	lsrs	r3, r3, #1
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fc fd85 	bl	8000544 <__aeabi_ui2d>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4610      	mov	r0, r2
 8003a40:	4619      	mov	r1, r3
 8003a42:	f7fd f8a9 	bl	8000b98 <__aeabi_d2iz>
 8003a46:	4603      	mov	r3, r0
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	e059      	b.n	8003b00 <movingAverage+0xe0>
		sigOutArr[i] = 0;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	4413      	add	r3, r2
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
		for(j= -(floor(filterPts/2)); j < floor(filterPts/2); j++){
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	085b      	lsrs	r3, r3, #1
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fc fd70 	bl	8000544 <__aeabi_ui2d>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4614      	mov	r4, r2
 8003a6a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8003a6e:	4620      	mov	r0, r4
 8003a70:	4629      	mov	r1, r5
 8003a72:	f7fd f891 	bl	8000b98 <__aeabi_d2iz>
 8003a76:	4603      	mov	r3, r0
 8003a78:	613b      	str	r3, [r7, #16]
 8003a7a:	e018      	b.n	8003aae <movingAverage+0x8e>
			sigOutArr[i] += sigSrcArr[i+j];
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	4413      	add	r3, r2
 8003a84:	ed93 7a00 	vldr	s14, [r3]
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	4413      	add	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	4413      	add	r3, r2
 8003a94:	edd3 7a00 	vldr	s15, [r3]
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aa4:	edc3 7a00 	vstr	s15, [r3]
		for(j= -(floor(filterPts/2)); j < floor(filterPts/2); j++){
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	613b      	str	r3, [r7, #16]
 8003aae:	6938      	ldr	r0, [r7, #16]
 8003ab0:	f7fc fd58 	bl	8000564 <__aeabi_i2d>
 8003ab4:	4680      	mov	r8, r0
 8003ab6:	4689      	mov	r9, r1
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	085b      	lsrs	r3, r3, #1
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fc fd41 	bl	8000544 <__aeabi_ui2d>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	4640      	mov	r0, r8
 8003ac8:	4649      	mov	r1, r9
 8003aca:	f7fd f827 	bl	8000b1c <__aeabi_dcmplt>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1d3      	bne.n	8003a7c <movingAverage+0x5c>
		}
		sigOutArr[i] = sigOutArr[i]/filterPts;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	4413      	add	r3, r2
 8003adc:	edd3 6a00 	vldr	s13, [r3]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	ee07 3a90 	vmov	s15, r3
 8003ae6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	4413      	add	r3, r2
 8003af2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003af6:	edc3 7a00 	vstr	s15, [r3]
	for(i= floor(filterPts/2); i<(sigLength - (filterPts/2))-1; i++){
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	3301      	adds	r3, #1
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	085b      	lsrs	r3, r3, #1
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	1e5a      	subs	r2, r3, #1
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d89d      	bhi.n	8003a4c <movingAverage+0x2c>
	}
}
 8003b10:	bf00      	nop
 8003b12:	bf00      	nop
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08003b1c <pa1AdcInit>:
#define CR2_ADCON 		(1U << 0) //enable ADC conversion
#define CR2_CONT  	    (1U << 1) //enable continuous conversion
#define CR2_STARTCONV   (1U << 30) //enable continuous conversion
#define SR_EOC 		    (1U << 1) //end of conversion bit

void pa1AdcInit(){
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
	/*configure ADC GPIO Pin */
	/*enable clock access to GPIOA*/
	RCC->AHB1ENR |= GIOAEN;
 8003b20:	4b11      	ldr	r3, [pc, #68]	@ (8003b68 <pa1AdcInit+0x4c>)
 8003b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b24:	4a10      	ldr	r2, [pc, #64]	@ (8003b68 <pa1AdcInit+0x4c>)
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	6313      	str	r3, [r2, #48]	@ 0x30
	/*set PA1 mode to analog mode */
	GPIOA->MODER |=  (3U << 2);
 8003b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003b6c <pa1AdcInit+0x50>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a0e      	ldr	r2, [pc, #56]	@ (8003b6c <pa1AdcInit+0x50>)
 8003b32:	f043 030c 	orr.w	r3, r3, #12
 8003b36:	6013      	str	r3, [r2, #0]
	/*Configure ADC module*/
	/* enable clock access to adc module*/
	RCC->APB2ENR |= ADC1EN;
 8003b38:	4b0b      	ldr	r3, [pc, #44]	@ (8003b68 <pa1AdcInit+0x4c>)
 8003b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b68 <pa1AdcInit+0x4c>)
 8003b3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b42:	6453      	str	r3, [r2, #68]	@ 0x44
	/*Set start of conversion sequence*/
	ADC1->SQR3 = 1u;
 8003b44:	4b0a      	ldr	r3, [pc, #40]	@ (8003b70 <pa1AdcInit+0x54>)
 8003b46:	2201      	movs	r2, #1
 8003b48:	635a      	str	r2, [r3, #52]	@ 0x34
	/*set conversion sequence length(specify which channels to use for conversion)*/
	ADC1->SQR1 = 0; //single conversion
 8003b4a:	4b09      	ldr	r3, [pc, #36]	@ (8003b70 <pa1AdcInit+0x54>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
	/*enable adc module*/
	ADC1->CR2 |= CR2_ADCON;
 8003b50:	4b07      	ldr	r3, [pc, #28]	@ (8003b70 <pa1AdcInit+0x54>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	4a06      	ldr	r2, [pc, #24]	@ (8003b70 <pa1AdcInit+0x54>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	6093      	str	r3, [r2, #8]
}
 8003b5c:	bf00      	nop
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	40020000 	.word	0x40020000
 8003b70:	40012000 	.word	0x40012000

08003b74 <startAdcConversion>:

void startAdcConversion(){
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
	/*enable continuous adc conversion*/
	ADC1->CR2 |= CR2_CONT;
 8003b78:	4b08      	ldr	r3, [pc, #32]	@ (8003b9c <startAdcConversion+0x28>)
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	4a07      	ldr	r2, [pc, #28]	@ (8003b9c <startAdcConversion+0x28>)
 8003b7e:	f043 0302 	orr.w	r3, r3, #2
 8003b82:	6093      	str	r3, [r2, #8]
	/*start adc conversion*/
	ADC1->CR2 |= CR2_STARTCONV;
 8003b84:	4b05      	ldr	r3, [pc, #20]	@ (8003b9c <startAdcConversion+0x28>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	4a04      	ldr	r2, [pc, #16]	@ (8003b9c <startAdcConversion+0x28>)
 8003b8a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003b8e:	6093      	str	r3, [r2, #8]

}
 8003b90:	bf00      	nop
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40012000 	.word	0x40012000

08003ba0 <adcRead>:

uint32_t adcRead(){
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
	/*wait for conversion end*/
	while(!(ADC1->SR & SR_EOC)){}
 8003ba4:	bf00      	nop
 8003ba6:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <adcRead+0x20>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0f9      	beq.n	8003ba6 <adcRead+0x6>
	/*Read converted result*/
	return (ADC1->DR);
 8003bb2:	4b03      	ldr	r3, [pc, #12]	@ (8003bc0 <adcRead+0x20>)
 8003bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr
 8003bc0:	40012000 	.word	0x40012000

08003bc4 <rxFifoInit>:
volatile rx_dataType *  rxPutPt;
volatile rx_dataType *  rxGetPt;

/*Initialize the FIFO*/

void rxFifoInit(){
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
	/*Reset FIFO*/
	rxPutPt = rxGetPt = &RX_FIFO[0];
 8003bc8:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <rxFifoInit+0x1c>)
 8003bca:	4a06      	ldr	r2, [pc, #24]	@ (8003be4 <rxFifoInit+0x20>)
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	4b04      	ldr	r3, [pc, #16]	@ (8003be0 <rxFifoInit+0x1c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a05      	ldr	r2, [pc, #20]	@ (8003be8 <rxFifoInit+0x24>)
 8003bd4:	6013      	str	r3, [r2, #0]

}
 8003bd6:	bf00      	nop
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr
 8003be0:	20001bb4 	.word	0x20001bb4
 8003be4:	20001700 	.word	0x20001700
 8003be8:	20001bb0 	.word	0x20001bb0

08003bec <rxFifoPut>:

/*Put data into RX FIFO*/
uint8_t rxFifoPut(rx_dataType data){
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
	rx_dataType volatile * rxNextPutPt;
	rxNextPutPt = rxPutPt+1;
 8003bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8003c34 <rxFifoPut+0x48>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	60fb      	str	r3, [r7, #12]
	/*Check if at the end of Fifo and wrap around*/
	if (rxNextPutPt == &RX_FIFO[RXFIFO_SIZE]){
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8003c38 <rxFifoPut+0x4c>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d101      	bne.n	8003c08 <rxFifoPut+0x1c>
		rxNextPutPt = &RX_FIFO[0];
 8003c04:	4b0d      	ldr	r3, [pc, #52]	@ (8003c3c <rxFifoPut+0x50>)
 8003c06:	60fb      	str	r3, [r7, #12]
	}

	if(rxNextPutPt == rxGetPt){
 8003c08:	4b0d      	ldr	r3, [pc, #52]	@ (8003c40 <rxFifoPut+0x54>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d101      	bne.n	8003c16 <rxFifoPut+0x2a>
		return (RXFIFO_FAIL);
 8003c12:	2300      	movs	r3, #0
 8003c14:	e007      	b.n	8003c26 <rxFifoPut+0x3a>
	}else{
		/*put data in FIFO*/
		*(rxPutPt) = data;
 8003c16:	4b07      	ldr	r3, [pc, #28]	@ (8003c34 <rxFifoPut+0x48>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	601a      	str	r2, [r3, #0]
		rxPutPt = rxNextPutPt;
 8003c1e:	4a05      	ldr	r2, [pc, #20]	@ (8003c34 <rxFifoPut+0x48>)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6013      	str	r3, [r2, #0]
		return (RXFIFO_OK);
 8003c24:	2301      	movs	r3, #1

	}
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	20001bb0 	.word	0x20001bb0
 8003c38:	20001bb0 	.word	0x20001bb0
 8003c3c:	20001700 	.word	0x20001700
 8003c40:	20001bb4 	.word	0x20001bb4

08003c44 <rxFifoGet>:

/*Get data from FIFO*/

uint8_t rxFifoGet(rx_dataType * dataPt){
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
	/*Check if FiFo is Empty*/
	if(rxPutPt == rxGetPt){
 8003c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c8c <rxFifoGet+0x48>)
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	4b0f      	ldr	r3, [pc, #60]	@ (8003c90 <rxFifoGet+0x4c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d101      	bne.n	8003c5c <rxFifoGet+0x18>
		/*Fifo Empty*/
		return (RXFIFO_FAIL);
 8003c58:	2300      	movs	r3, #0
 8003c5a:	e010      	b.n	8003c7e <rxFifoGet+0x3a>
	}

	/*Get data from FIFO*/
	*dataPt = *(rxGetPt++);
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c90 <rxFifoGet+0x4c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	1d1a      	adds	r2, r3, #4
 8003c62:	490b      	ldr	r1, [pc, #44]	@ (8003c90 <rxFifoGet+0x4c>)
 8003c64:	600a      	str	r2, [r1, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	601a      	str	r2, [r3, #0]

	/*Check if at the end of Fifo and wrap around*/
	if (rxGetPt == &RX_FIFO[RXFIFO_SIZE]){
 8003c6c:	4b08      	ldr	r3, [pc, #32]	@ (8003c90 <rxFifoGet+0x4c>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a08      	ldr	r2, [pc, #32]	@ (8003c94 <rxFifoGet+0x50>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d102      	bne.n	8003c7c <rxFifoGet+0x38>
		rxGetPt = &RX_FIFO[0];
 8003c76:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <rxFifoGet+0x4c>)
 8003c78:	4a07      	ldr	r2, [pc, #28]	@ (8003c98 <rxFifoGet+0x54>)
 8003c7a:	601a      	str	r2, [r3, #0]
	}

	return (RXFIFO_OK);
 8003c7c:	2301      	movs	r3, #1
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	20001bb0 	.word	0x20001bb0
 8003c90:	20001bb4 	.word	0x20001bb4
 8003c94:	20001bb0 	.word	0x20001bb0
 8003c98:	20001700 	.word	0x20001700

08003c9c <firFilterInit>:
#include "filters.h"
#include <stdlib.h>

void firFilterInit(fir_filter * fir, float32_t *fltrKernel, uint32_t kernelLen){
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]

	/*Reset buffer idx*/
	fir->buffIdx = 0;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	60da      	str	r2, [r3, #12]
	/*clear output*/
	fir->out = 0.00f;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	609a      	str	r2, [r3, #8]
	/*Set filter kernel*/
	fir->kernel = fltrKernel;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	605a      	str	r2, [r3, #4]
	/*set filter kernel length*/
	fir->kernelLen = kernelLen;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	611a      	str	r2, [r3, #16]
	/*malloc allocates a single block of uninitialized memory,
	 * returning a pointer with garbage values,
	 * while calloc allocates multiple blocks for an array
	 * and initializes all bytes to zero,
	 * returning a zeroed pointer.*/
	fir->buff= (float32_t*)calloc(fir->kernelLen, sizeof(float32_t));
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2104      	movs	r1, #4
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 fa25 	bl	8004118 <calloc>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	601a      	str	r2, [r3, #0]

}
 8003cd6:	bf00      	nop
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <main>:
fir_filter lpfFir;
volatile uint32_t myRxData[50];

void convTesting();
int main(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
	/*Enable FPU*/
	SCB->CPACR |= ((3U << 20) | (3U << 22));
 8003ce6:	4b2d      	ldr	r3, [pc, #180]	@ (8003d9c <main+0xbc>)
 8003ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cec:	4a2b      	ldr	r2, [pc, #172]	@ (8003d9c <main+0xbc>)
 8003cee:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003cf2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	/*Setclock tree*/
	clk100MhzCfg();
 8003cf6:	f7ff fde7 	bl	80038c8 <clk100MhzCfg>
	/*init uart*/
	uart2_Tx_Init();
 8003cfa:	f000 f94b 	bl	8003f94 <uart2_Tx_Init>

	/*Initialize SysTick Counter*/
	systickCounterInit();
 8003cfe:	f000 f929 	bl	8003f54 <systickCounterInit>
	//init adc
	pa1AdcInit();
 8003d02:	f7ff ff0b 	bl	8003b1c <pa1AdcInit>
	//start conversion
	startAdcConversion();
 8003d06:	f7ff ff35 	bl	8003b74 <startAdcConversion>

	/*Init FIFO*/
	rxFifoInit();
 8003d0a:	f7ff ff5b 	bl	8003bc4 <rxFifoInit>
	uint32_t rxData;

	/*Initialize FIR filter*/
	firFilterInit(&lpfFir, LP_1HZ_2HZ_IMPULSE_RESPONSE, IMP_RSP_LENGTH);
 8003d0e:	221f      	movs	r2, #31
 8003d10:	4923      	ldr	r1, [pc, #140]	@ (8003da0 <main+0xc0>)
 8003d12:	4824      	ldr	r0, [pc, #144]	@ (8003da4 <main+0xc4>)
 8003d14:	f7ff ffc2 	bl	8003c9c <firFilterInit>
	//init fft handler
	arm_rfft_fast_init_f32(&fftHandler, FFTLENGTH);
 8003d18:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d1c:	4822      	ldr	r0, [pc, #136]	@ (8003da8 <main+0xc8>)
 8003d1e:	f7ff fd6b 	bl	80037f8 <arm_rfft_fast_init_f32>
	/*CMSIS DSP API*/

	arm_rfft_fast_f32	(	&fftHandler,
 8003d22:	2300      	movs	r3, #0
 8003d24:	4a21      	ldr	r2, [pc, #132]	@ (8003dac <main+0xcc>)
 8003d26:	4922      	ldr	r1, [pc, #136]	@ (8003db0 <main+0xd0>)
 8003d28:	481f      	ldr	r0, [pc, #124]	@ (8003da8 <main+0xc8>)
 8003d2a:	f7ff fc05 	bl	8003538 <arm_rfft_fast_f32>
	(float32_t * )	outputArrDFTCMSIS2,
	0
	);

	//getDftOpMagnitudeCMSIS(outputArrDFTCMSIS2, (HZ_10_100_500HZ_SIGLEN/2));
	arm_cmplx_mag_f32(outputArrDFTCMSIS2, magnitude, HZ_10_100_500HZ_SIGLEN/2);
 8003d2e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003d32:	4920      	ldr	r1, [pc, #128]	@ (8003db4 <main+0xd4>)
 8003d34:	481d      	ldr	r0, [pc, #116]	@ (8003dac <main+0xcc>)
 8003d36:	f7fc fffd 	bl	8000d34 <arm_cmplx_mag_f32>
	serialPlotReX((float32_t  *)magnitude,(uint32_t) (HZ_10_100_500HZ_SIGLEN/2));
 8003d3a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003d3e:	481d      	ldr	r0, [pc, #116]	@ (8003db4 <main+0xd4>)
 8003d40:	f7ff fe46 	bl	80039d0 <serialPlotReX>

	movingAverage( inputSignal_f32_1kHz_15kHz,  outputArrMvg,
 8003d44:	230b      	movs	r3, #11
 8003d46:	f240 123f 	movw	r2, #319	@ 0x13f
 8003d4a:	491b      	ldr	r1, [pc, #108]	@ (8003db8 <main+0xd8>)
 8003d4c:	481b      	ldr	r0, [pc, #108]	@ (8003dbc <main+0xdc>)
 8003d4e:	f7ff fe67 	bl	8003a20 <movingAverage>

 		/*sensorValue = adcRead();
 		filteredSensorVal = firFilterUpdate(&lpfFir, sensorValue);
 		printf("%d,", (int)sensorValue);
 		printf("%d\n\r", (int)filteredSensorVal);*/
 		for (int i = 0; i< 50; i++){
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	e008      	b.n	8003d6a <main+0x8a>
 				rxFifoPut(adcRead());
 8003d58:	f7ff ff22 	bl	8003ba0 <adcRead>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff ff44 	bl	8003bec <rxFifoPut>
 		for (int i = 0; i< 50; i++){
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	3301      	adds	r3, #1
 8003d68:	60fb      	str	r3, [r7, #12]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2b31      	cmp	r3, #49	@ 0x31
 8003d6e:	ddf3      	ble.n	8003d58 <main+0x78>
 			}
 		for (int i = 0; i< 50; i++){
 8003d70:	2300      	movs	r3, #0
 8003d72:	60bb      	str	r3, [r7, #8]
 8003d74:	e00b      	b.n	8003d8e <main+0xae>
 			rxFifoGet(&rxData);
 8003d76:	1d3b      	adds	r3, r7, #4
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7ff ff63 	bl	8003c44 <rxFifoGet>
 			myRxData[i] = rxData;
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	490f      	ldr	r1, [pc, #60]	@ (8003dc0 <main+0xe0>)
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 		for (int i = 0; i< 50; i++){
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b31      	cmp	r3, #49	@ 0x31
 8003d92:	ddf0      	ble.n	8003d76 <main+0x96>
 		}
 		delayFn(100000);
 8003d94:	480b      	ldr	r0, [pc, #44]	@ (8003dc4 <main+0xe4>)
 8003d96:	f7ff fe05 	bl	80039a4 <delayFn>
 		for (int i = 0; i< 50; i++){
 8003d9a:	e7da      	b.n	8003d52 <main+0x72>
 8003d9c:	e000ed00 	.word	0xe000ed00
 8003da0:	200014a0 	.word	0x200014a0
 8003da4:	20003844 	.word	0x20003844
 8003da8:	20001bb8 	.word	0x20001bb8
 8003dac:	20001bd0 	.word	0x20001bd0
 8003db0:	200004fc 	.word	0x200004fc
 8003db4:	20002b74 	.word	0x20002b74
 8003db8:	20003348 	.word	0x20003348
 8003dbc:	20000000 	.word	0x20000000
 8003dc0:	20003858 	.word	0x20003858
 8003dc4:	000186a0 	.word	0x000186a0

08003dc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
  return 1;
 8003dcc:	2301      	movs	r3, #1
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <_kill>:

int _kill(int pid, int sig)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003de2:	f001 fa63 	bl	80052ac <__errno>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2216      	movs	r2, #22
 8003dea:	601a      	str	r2, [r3, #0]
  return -1;
 8003dec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <_exit>:

void _exit (int status)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e00:	f04f 31ff 	mov.w	r1, #4294967295
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f7ff ffe7 	bl	8003dd8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e0a:	bf00      	nop
 8003e0c:	e7fd      	b.n	8003e0a <_exit+0x12>

08003e0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b086      	sub	sp, #24
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	617b      	str	r3, [r7, #20]
 8003e1e:	e00a      	b.n	8003e36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e20:	f3af 8000 	nop.w
 8003e24:	4601      	mov	r1, r0
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	60ba      	str	r2, [r7, #8]
 8003e2c:	b2ca      	uxtb	r2, r1
 8003e2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	3301      	adds	r3, #1
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	dbf0      	blt.n	8003e20 <_read+0x12>
  }

  return len;
 8003e3e:	687b      	ldr	r3, [r7, #4]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e54:	2300      	movs	r3, #0
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	e009      	b.n	8003e6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	60ba      	str	r2, [r7, #8]
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 f922 	bl	80040ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	617b      	str	r3, [r7, #20]
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	dbf1      	blt.n	8003e5a <_write+0x12>
  }
  return len;
 8003e76:	687b      	ldr	r3, [r7, #4]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <_close>:

int _close(int file)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ea8:	605a      	str	r2, [r3, #4]
  return 0;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <_isatty>:

int _isatty(int file)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ec0:	2301      	movs	r3, #1
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b085      	sub	sp, #20
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ef0:	4a14      	ldr	r2, [pc, #80]	@ (8003f44 <_sbrk+0x5c>)
 8003ef2:	4b15      	ldr	r3, [pc, #84]	@ (8003f48 <_sbrk+0x60>)
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003efc:	4b13      	ldr	r3, [pc, #76]	@ (8003f4c <_sbrk+0x64>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d102      	bne.n	8003f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f04:	4b11      	ldr	r3, [pc, #68]	@ (8003f4c <_sbrk+0x64>)
 8003f06:	4a12      	ldr	r2, [pc, #72]	@ (8003f50 <_sbrk+0x68>)
 8003f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f0a:	4b10      	ldr	r3, [pc, #64]	@ (8003f4c <_sbrk+0x64>)
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4413      	add	r3, r2
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d207      	bcs.n	8003f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f18:	f001 f9c8 	bl	80052ac <__errno>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	220c      	movs	r2, #12
 8003f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f22:	f04f 33ff 	mov.w	r3, #4294967295
 8003f26:	e009      	b.n	8003f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f28:	4b08      	ldr	r3, [pc, #32]	@ (8003f4c <_sbrk+0x64>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f2e:	4b07      	ldr	r3, [pc, #28]	@ (8003f4c <_sbrk+0x64>)
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4413      	add	r3, r2
 8003f36:	4a05      	ldr	r2, [pc, #20]	@ (8003f4c <_sbrk+0x64>)
 8003f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3718      	adds	r7, #24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20020000 	.word	0x20020000
 8003f48:	00000400 	.word	0x00000400
 8003f4c:	20003920 	.word	0x20003920
 8003f50:	20003a70 	.word	0x20003a70

08003f54 <systickCounterInit>:

#define CTRL_ENABLE (1U << 0)
#define CTRL_CLKSRC (1U << 2)


void systickCounterInit(){
 8003f54:	b480      	push	{r7}
 8003f56:	af00      	add	r7, sp, #0
	/*Disable SysTick before config*/
	SysTick->CTRL = 0u;
 8003f58:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <systickCounterInit+0x3c>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]
	/*Load SysTick reload value register with max value*/
	SysTick->LOAD =0x00FFFFFFu;
 8003f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f90 <systickCounterInit+0x3c>)
 8003f60:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8003f64:	605a      	str	r2, [r3, #4]
	/*Clear SysTick current value register*/
	SysTick->VAL = 0x0u;
 8003f66:	4b0a      	ldr	r3, [pc, #40]	@ (8003f90 <systickCounterInit+0x3c>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	609a      	str	r2, [r3, #8]

	/*Select Internal clock src*/
	SysTick->CTRL |= CTRL_CLKSRC;
 8003f6c:	4b08      	ldr	r3, [pc, #32]	@ (8003f90 <systickCounterInit+0x3c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a07      	ldr	r2, [pc, #28]	@ (8003f90 <systickCounterInit+0x3c>)
 8003f72:	f043 0304 	orr.w	r3, r3, #4
 8003f76:	6013      	str	r3, [r2, #0]
	/*Enable SysTick*/
	SysTick->CTRL |= CTRL_ENABLE;
 8003f78:	4b05      	ldr	r3, [pc, #20]	@ (8003f90 <systickCounterInit+0x3c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a04      	ldr	r2, [pc, #16]	@ (8003f90 <systickCounterInit+0x3c>)
 8003f7e:	f043 0301 	orr.w	r3, r3, #1
 8003f82:	6013      	str	r3, [r2, #0]
}
 8003f84:	bf00      	nop
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	e000e010 	.word	0xe000e010

08003f94 <uart2_Tx_Init>:
#define APB1_CLK (SYS_FREQ/4)

#define UART_BAUDRATE 115200
static void computeUartBd(uint32_t periphClk, uint32_t baudRate);

void uart2_Tx_Init(){
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0

	/*config uart gpio pin*/
	//enable clock access gpioa
	RCC->AHB1ENR |= GPIOAEN;
 8003f98:	4b28      	ldr	r3, [pc, #160]	@ (800403c <uart2_Tx_Init+0xa8>)
 8003f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9c:	4a27      	ldr	r2, [pc, #156]	@ (800403c <uart2_Tx_Init+0xa8>)
 8003f9e:	f043 0301 	orr.w	r3, r3, #1
 8003fa2:	6313      	str	r3, [r2, #48]	@ 0x30
	//set pa2 mode to alternate fn mode
	GPIOA->MODER &= ~(1U<<4);
 8003fa4:	4b26      	ldr	r3, [pc, #152]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a25      	ldr	r2, [pc, #148]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003faa:	f023 0310 	bic.w	r3, r3, #16
 8003fae:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 8003fb0:	4b23      	ldr	r3, [pc, #140]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a22      	ldr	r2, [pc, #136]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003fb6:	f043 0320 	orr.w	r3, r3, #32
 8003fba:	6013      	str	r3, [r2, #0]
	//set pa2 to alternate function type to uart_tx(AF07) ARFL
	GPIOA->AFR[0]  |=  (0x7U <<8);
 8003fbc:	4b20      	ldr	r3, [pc, #128]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	4a1f      	ldr	r2, [pc, #124]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003fc2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fc6:	6213      	str	r3, [r2, #32]
	//clear bit 11
	GPIOA->AFR[0]  &= ~(1U<<11);
 8003fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	4a1c      	ldr	r2, [pc, #112]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003fce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003fd2:	6213      	str	r3, [r2, #32]

	/*config uart gpio pin*/
	//enable clock access uart2
	RCC->APB1ENR |= UART2EN;
 8003fd4:	4b19      	ldr	r3, [pc, #100]	@ (800403c <uart2_Tx_Init+0xa8>)
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd8:	4a18      	ldr	r2, [pc, #96]	@ (800403c <uart2_Tx_Init+0xa8>)
 8003fda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fde:	6413      	str	r3, [r2, #64]	@ 0x40
	//config baudrate
	computeUartBd(APB1_CLK, UART_BAUDRATE);
 8003fe0:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8003fe4:	4817      	ldr	r0, [pc, #92]	@ (8004044 <uart2_Tx_Init+0xb0>)
 8003fe6:	f000 f831 	bl	800404c <computeUartBd>
	//config transfer direction
	//two lines below could be combine into 1, since we clear the register.
	USART2->CR1 = UART_CR1_TE; // we are using equal and not or | to clear the register and just configure the TE bit
 8003fea:	4b17      	ldr	r3, [pc, #92]	@ (8004048 <uart2_Tx_Init+0xb4>)
 8003fec:	2208      	movs	r2, #8
 8003fee:	60da      	str	r2, [r3, #12]

	//enable uart module
	USART2->CR1 |= UART_CR1_UE;
 8003ff0:	4b15      	ldr	r3, [pc, #84]	@ (8004048 <uart2_Tx_Init+0xb4>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	4a14      	ldr	r2, [pc, #80]	@ (8004048 <uart2_Tx_Init+0xb4>)
 8003ff6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003ffa:	60d3      	str	r3, [r2, #12]

	//config for RX

	//set pa3 mode to alternate fn mode
	GPIOA->MODER &= ~(1U<<6);
 8003ffc:	4b10      	ldr	r3, [pc, #64]	@ (8004040 <uart2_Tx_Init+0xac>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a0f      	ldr	r2, [pc, #60]	@ (8004040 <uart2_Tx_Init+0xac>)
 8004002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004006:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<7);
 8004008:	4b0d      	ldr	r3, [pc, #52]	@ (8004040 <uart2_Tx_Init+0xac>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a0c      	ldr	r2, [pc, #48]	@ (8004040 <uart2_Tx_Init+0xac>)
 800400e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004012:	6013      	str	r3, [r2, #0]
	//set pa2 to alternate function type to uart_tx(AF07) ARFL
	GPIOA->AFR[0]  |=  (0x7U <<12);
 8004014:	4b0a      	ldr	r3, [pc, #40]	@ (8004040 <uart2_Tx_Init+0xac>)
 8004016:	6a1b      	ldr	r3, [r3, #32]
 8004018:	4a09      	ldr	r2, [pc, #36]	@ (8004040 <uart2_Tx_Init+0xac>)
 800401a:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800401e:	6213      	str	r3, [r2, #32]
	//clear bit 11
	GPIOA->AFR[0]  &= ~(1U<<15);
 8004020:	4b07      	ldr	r3, [pc, #28]	@ (8004040 <uart2_Tx_Init+0xac>)
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	4a06      	ldr	r2, [pc, #24]	@ (8004040 <uart2_Tx_Init+0xac>)
 8004026:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800402a:	6213      	str	r3, [r2, #32]
	USART2->CR1 |= UART_CR1_RE;
 800402c:	4b06      	ldr	r3, [pc, #24]	@ (8004048 <uart2_Tx_Init+0xb4>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	4a05      	ldr	r2, [pc, #20]	@ (8004048 <uart2_Tx_Init+0xb4>)
 8004032:	f043 0304 	orr.w	r3, r3, #4
 8004036:	60d3      	str	r3, [r2, #12]
}
 8004038:	bf00      	nop
 800403a:	bd80      	pop	{r7, pc}
 800403c:	40023800 	.word	0x40023800
 8004040:	40020000 	.word	0x40020000
 8004044:	02625a00 	.word	0x02625a00
 8004048:	40004400 	.word	0x40004400

0800404c <computeUartBd>:


static void computeUartBd(uint32_t periphClk, uint32_t baudRate){
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]

	uint16_t baudRateCnt = ((periphClk + (baudRate/2))/baudRate);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	085a      	lsrs	r2, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	441a      	add	r2, r3
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	fbb2 f3f3 	udiv	r3, r2, r3
 8004064:	81fb      	strh	r3, [r7, #14]

	USART2->BRR = baudRateCnt;
 8004066:	4a04      	ldr	r2, [pc, #16]	@ (8004078 <computeUartBd+0x2c>)
 8004068:	89fb      	ldrh	r3, [r7, #14]
 800406a:	6093      	str	r3, [r2, #8]

}
 800406c:	bf00      	nop
 800406e:	3714      	adds	r7, #20
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	40004400 	.word	0x40004400

0800407c <uart2_write>:

void uart2_write(int ch){
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	/*check that transmit data register is empty*/
	while(!((USART2->SR) & SR_TXE)){}
 8004084:	bf00      	nop
 8004086:	4b08      	ldr	r3, [pc, #32]	@ (80040a8 <uart2_write+0x2c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0f9      	beq.n	8004086 <uart2_write+0xa>
	/*write to transmit data register*/
	USART2->DR = (ch & 0xFF);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a04      	ldr	r2, [pc, #16]	@ (80040a8 <uart2_write+0x2c>)
 8004096:	b2db      	uxtb	r3, r3
 8004098:	6053      	str	r3, [r2, #4]
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40004400 	.word	0x40004400

080040ac <__io_putchar>:

//this function provided by st to route printf to a comm interface (eg uart)
int __io_putchar(int ch){
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff ffe1 	bl	800407c <uart2_write>
	return ch;
 80040ba:	687b      	ldr	r3, [r7, #4]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3708      	adds	r7, #8
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80040c4:	480d      	ldr	r0, [pc, #52]	@ (80040fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80040c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80040c8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040cc:	480c      	ldr	r0, [pc, #48]	@ (8004100 <LoopForever+0x6>)
  ldr r1, =_edata
 80040ce:	490d      	ldr	r1, [pc, #52]	@ (8004104 <LoopForever+0xa>)
  ldr r2, =_sidata
 80040d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004108 <LoopForever+0xe>)
  movs r3, #0
 80040d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040d4:	e002      	b.n	80040dc <LoopCopyDataInit>

080040d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040da:	3304      	adds	r3, #4

080040dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040e0:	d3f9      	bcc.n	80040d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040e2:	4a0a      	ldr	r2, [pc, #40]	@ (800410c <LoopForever+0x12>)
  ldr r4, =_ebss
 80040e4:	4c0a      	ldr	r4, [pc, #40]	@ (8004110 <LoopForever+0x16>)
  movs r3, #0
 80040e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040e8:	e001      	b.n	80040ee <LoopFillZerobss>

080040ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040ec:	3204      	adds	r2, #4

080040ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040f0:	d3fb      	bcc.n	80040ea <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80040f2:	f001 f8e1 	bl	80052b8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80040f6:	f7ff fdf3 	bl	8003ce0 <main>

080040fa <LoopForever>:

LoopForever:
  b LoopForever
 80040fa:	e7fe      	b.n	80040fa <LoopForever>
  ldr   r0, =_estack
 80040fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004104:	200016e4 	.word	0x200016e4
  ldr r2, =_sidata
 8004108:	0802612c 	.word	0x0802612c
  ldr r2, =_sbss
 800410c:	200016e4 	.word	0x200016e4
  ldr r4, =_ebss
 8004110:	20003a70 	.word	0x20003a70

08004114 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004114:	e7fe      	b.n	8004114 <ADC_IRQHandler>
	...

08004118 <calloc>:
 8004118:	4b02      	ldr	r3, [pc, #8]	@ (8004124 <calloc+0xc>)
 800411a:	460a      	mov	r2, r1
 800411c:	4601      	mov	r1, r0
 800411e:	6818      	ldr	r0, [r3, #0]
 8004120:	f000 b802 	b.w	8004128 <_calloc_r>
 8004124:	20001528 	.word	0x20001528

08004128 <_calloc_r>:
 8004128:	b570      	push	{r4, r5, r6, lr}
 800412a:	fba1 5402 	umull	r5, r4, r1, r2
 800412e:	b934      	cbnz	r4, 800413e <_calloc_r+0x16>
 8004130:	4629      	mov	r1, r5
 8004132:	f000 f82f 	bl	8004194 <_malloc_r>
 8004136:	4606      	mov	r6, r0
 8004138:	b928      	cbnz	r0, 8004146 <_calloc_r+0x1e>
 800413a:	4630      	mov	r0, r6
 800413c:	bd70      	pop	{r4, r5, r6, pc}
 800413e:	220c      	movs	r2, #12
 8004140:	6002      	str	r2, [r0, #0]
 8004142:	2600      	movs	r6, #0
 8004144:	e7f9      	b.n	800413a <_calloc_r+0x12>
 8004146:	462a      	mov	r2, r5
 8004148:	4621      	mov	r1, r4
 800414a:	f001 f84c 	bl	80051e6 <memset>
 800414e:	e7f4      	b.n	800413a <_calloc_r+0x12>

08004150 <sbrk_aligned>:
 8004150:	b570      	push	{r4, r5, r6, lr}
 8004152:	4e0f      	ldr	r6, [pc, #60]	@ (8004190 <sbrk_aligned+0x40>)
 8004154:	460c      	mov	r4, r1
 8004156:	6831      	ldr	r1, [r6, #0]
 8004158:	4605      	mov	r5, r0
 800415a:	b911      	cbnz	r1, 8004162 <sbrk_aligned+0x12>
 800415c:	f001 f884 	bl	8005268 <_sbrk_r>
 8004160:	6030      	str	r0, [r6, #0]
 8004162:	4621      	mov	r1, r4
 8004164:	4628      	mov	r0, r5
 8004166:	f001 f87f 	bl	8005268 <_sbrk_r>
 800416a:	1c43      	adds	r3, r0, #1
 800416c:	d103      	bne.n	8004176 <sbrk_aligned+0x26>
 800416e:	f04f 34ff 	mov.w	r4, #4294967295
 8004172:	4620      	mov	r0, r4
 8004174:	bd70      	pop	{r4, r5, r6, pc}
 8004176:	1cc4      	adds	r4, r0, #3
 8004178:	f024 0403 	bic.w	r4, r4, #3
 800417c:	42a0      	cmp	r0, r4
 800417e:	d0f8      	beq.n	8004172 <sbrk_aligned+0x22>
 8004180:	1a21      	subs	r1, r4, r0
 8004182:	4628      	mov	r0, r5
 8004184:	f001 f870 	bl	8005268 <_sbrk_r>
 8004188:	3001      	adds	r0, #1
 800418a:	d1f2      	bne.n	8004172 <sbrk_aligned+0x22>
 800418c:	e7ef      	b.n	800416e <sbrk_aligned+0x1e>
 800418e:	bf00      	nop
 8004190:	20003924 	.word	0x20003924

08004194 <_malloc_r>:
 8004194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004198:	1ccd      	adds	r5, r1, #3
 800419a:	f025 0503 	bic.w	r5, r5, #3
 800419e:	3508      	adds	r5, #8
 80041a0:	2d0c      	cmp	r5, #12
 80041a2:	bf38      	it	cc
 80041a4:	250c      	movcc	r5, #12
 80041a6:	2d00      	cmp	r5, #0
 80041a8:	4606      	mov	r6, r0
 80041aa:	db01      	blt.n	80041b0 <_malloc_r+0x1c>
 80041ac:	42a9      	cmp	r1, r5
 80041ae:	d904      	bls.n	80041ba <_malloc_r+0x26>
 80041b0:	230c      	movs	r3, #12
 80041b2:	6033      	str	r3, [r6, #0]
 80041b4:	2000      	movs	r0, #0
 80041b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004290 <_malloc_r+0xfc>
 80041be:	f000 f869 	bl	8004294 <__malloc_lock>
 80041c2:	f8d8 3000 	ldr.w	r3, [r8]
 80041c6:	461c      	mov	r4, r3
 80041c8:	bb44      	cbnz	r4, 800421c <_malloc_r+0x88>
 80041ca:	4629      	mov	r1, r5
 80041cc:	4630      	mov	r0, r6
 80041ce:	f7ff ffbf 	bl	8004150 <sbrk_aligned>
 80041d2:	1c43      	adds	r3, r0, #1
 80041d4:	4604      	mov	r4, r0
 80041d6:	d158      	bne.n	800428a <_malloc_r+0xf6>
 80041d8:	f8d8 4000 	ldr.w	r4, [r8]
 80041dc:	4627      	mov	r7, r4
 80041de:	2f00      	cmp	r7, #0
 80041e0:	d143      	bne.n	800426a <_malloc_r+0xd6>
 80041e2:	2c00      	cmp	r4, #0
 80041e4:	d04b      	beq.n	800427e <_malloc_r+0xea>
 80041e6:	6823      	ldr	r3, [r4, #0]
 80041e8:	4639      	mov	r1, r7
 80041ea:	4630      	mov	r0, r6
 80041ec:	eb04 0903 	add.w	r9, r4, r3
 80041f0:	f001 f83a 	bl	8005268 <_sbrk_r>
 80041f4:	4581      	cmp	r9, r0
 80041f6:	d142      	bne.n	800427e <_malloc_r+0xea>
 80041f8:	6821      	ldr	r1, [r4, #0]
 80041fa:	1a6d      	subs	r5, r5, r1
 80041fc:	4629      	mov	r1, r5
 80041fe:	4630      	mov	r0, r6
 8004200:	f7ff ffa6 	bl	8004150 <sbrk_aligned>
 8004204:	3001      	adds	r0, #1
 8004206:	d03a      	beq.n	800427e <_malloc_r+0xea>
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	442b      	add	r3, r5
 800420c:	6023      	str	r3, [r4, #0]
 800420e:	f8d8 3000 	ldr.w	r3, [r8]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	bb62      	cbnz	r2, 8004270 <_malloc_r+0xdc>
 8004216:	f8c8 7000 	str.w	r7, [r8]
 800421a:	e00f      	b.n	800423c <_malloc_r+0xa8>
 800421c:	6822      	ldr	r2, [r4, #0]
 800421e:	1b52      	subs	r2, r2, r5
 8004220:	d420      	bmi.n	8004264 <_malloc_r+0xd0>
 8004222:	2a0b      	cmp	r2, #11
 8004224:	d917      	bls.n	8004256 <_malloc_r+0xc2>
 8004226:	1961      	adds	r1, r4, r5
 8004228:	42a3      	cmp	r3, r4
 800422a:	6025      	str	r5, [r4, #0]
 800422c:	bf18      	it	ne
 800422e:	6059      	strne	r1, [r3, #4]
 8004230:	6863      	ldr	r3, [r4, #4]
 8004232:	bf08      	it	eq
 8004234:	f8c8 1000 	streq.w	r1, [r8]
 8004238:	5162      	str	r2, [r4, r5]
 800423a:	604b      	str	r3, [r1, #4]
 800423c:	4630      	mov	r0, r6
 800423e:	f000 f82f 	bl	80042a0 <__malloc_unlock>
 8004242:	f104 000b 	add.w	r0, r4, #11
 8004246:	1d23      	adds	r3, r4, #4
 8004248:	f020 0007 	bic.w	r0, r0, #7
 800424c:	1ac2      	subs	r2, r0, r3
 800424e:	bf1c      	itt	ne
 8004250:	1a1b      	subne	r3, r3, r0
 8004252:	50a3      	strne	r3, [r4, r2]
 8004254:	e7af      	b.n	80041b6 <_malloc_r+0x22>
 8004256:	6862      	ldr	r2, [r4, #4]
 8004258:	42a3      	cmp	r3, r4
 800425a:	bf0c      	ite	eq
 800425c:	f8c8 2000 	streq.w	r2, [r8]
 8004260:	605a      	strne	r2, [r3, #4]
 8004262:	e7eb      	b.n	800423c <_malloc_r+0xa8>
 8004264:	4623      	mov	r3, r4
 8004266:	6864      	ldr	r4, [r4, #4]
 8004268:	e7ae      	b.n	80041c8 <_malloc_r+0x34>
 800426a:	463c      	mov	r4, r7
 800426c:	687f      	ldr	r7, [r7, #4]
 800426e:	e7b6      	b.n	80041de <_malloc_r+0x4a>
 8004270:	461a      	mov	r2, r3
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	42a3      	cmp	r3, r4
 8004276:	d1fb      	bne.n	8004270 <_malloc_r+0xdc>
 8004278:	2300      	movs	r3, #0
 800427a:	6053      	str	r3, [r2, #4]
 800427c:	e7de      	b.n	800423c <_malloc_r+0xa8>
 800427e:	230c      	movs	r3, #12
 8004280:	6033      	str	r3, [r6, #0]
 8004282:	4630      	mov	r0, r6
 8004284:	f000 f80c 	bl	80042a0 <__malloc_unlock>
 8004288:	e794      	b.n	80041b4 <_malloc_r+0x20>
 800428a:	6005      	str	r5, [r0, #0]
 800428c:	e7d6      	b.n	800423c <_malloc_r+0xa8>
 800428e:	bf00      	nop
 8004290:	20003928 	.word	0x20003928

08004294 <__malloc_lock>:
 8004294:	4801      	ldr	r0, [pc, #4]	@ (800429c <__malloc_lock+0x8>)
 8004296:	f001 b834 	b.w	8005302 <__retarget_lock_acquire_recursive>
 800429a:	bf00      	nop
 800429c:	20003a6c 	.word	0x20003a6c

080042a0 <__malloc_unlock>:
 80042a0:	4801      	ldr	r0, [pc, #4]	@ (80042a8 <__malloc_unlock+0x8>)
 80042a2:	f001 b82f 	b.w	8005304 <__retarget_lock_release_recursive>
 80042a6:	bf00      	nop
 80042a8:	20003a6c 	.word	0x20003a6c

080042ac <__cvt>:
 80042ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042b0:	ec57 6b10 	vmov	r6, r7, d0
 80042b4:	2f00      	cmp	r7, #0
 80042b6:	460c      	mov	r4, r1
 80042b8:	4619      	mov	r1, r3
 80042ba:	463b      	mov	r3, r7
 80042bc:	bfbb      	ittet	lt
 80042be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80042c2:	461f      	movlt	r7, r3
 80042c4:	2300      	movge	r3, #0
 80042c6:	232d      	movlt	r3, #45	@ 0x2d
 80042c8:	700b      	strb	r3, [r1, #0]
 80042ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80042cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80042d0:	4691      	mov	r9, r2
 80042d2:	f023 0820 	bic.w	r8, r3, #32
 80042d6:	bfbc      	itt	lt
 80042d8:	4632      	movlt	r2, r6
 80042da:	4616      	movlt	r6, r2
 80042dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042e0:	d005      	beq.n	80042ee <__cvt+0x42>
 80042e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80042e6:	d100      	bne.n	80042ea <__cvt+0x3e>
 80042e8:	3401      	adds	r4, #1
 80042ea:	2102      	movs	r1, #2
 80042ec:	e000      	b.n	80042f0 <__cvt+0x44>
 80042ee:	2103      	movs	r1, #3
 80042f0:	ab03      	add	r3, sp, #12
 80042f2:	9301      	str	r3, [sp, #4]
 80042f4:	ab02      	add	r3, sp, #8
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	ec47 6b10 	vmov	d0, r6, r7
 80042fc:	4653      	mov	r3, sl
 80042fe:	4622      	mov	r2, r4
 8004300:	f001 f89e 	bl	8005440 <_dtoa_r>
 8004304:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004308:	4605      	mov	r5, r0
 800430a:	d119      	bne.n	8004340 <__cvt+0x94>
 800430c:	f019 0f01 	tst.w	r9, #1
 8004310:	d00e      	beq.n	8004330 <__cvt+0x84>
 8004312:	eb00 0904 	add.w	r9, r0, r4
 8004316:	2200      	movs	r2, #0
 8004318:	2300      	movs	r3, #0
 800431a:	4630      	mov	r0, r6
 800431c:	4639      	mov	r1, r7
 800431e:	f7fc fbf3 	bl	8000b08 <__aeabi_dcmpeq>
 8004322:	b108      	cbz	r0, 8004328 <__cvt+0x7c>
 8004324:	f8cd 900c 	str.w	r9, [sp, #12]
 8004328:	2230      	movs	r2, #48	@ 0x30
 800432a:	9b03      	ldr	r3, [sp, #12]
 800432c:	454b      	cmp	r3, r9
 800432e:	d31e      	bcc.n	800436e <__cvt+0xc2>
 8004330:	9b03      	ldr	r3, [sp, #12]
 8004332:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004334:	1b5b      	subs	r3, r3, r5
 8004336:	4628      	mov	r0, r5
 8004338:	6013      	str	r3, [r2, #0]
 800433a:	b004      	add	sp, #16
 800433c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004340:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004344:	eb00 0904 	add.w	r9, r0, r4
 8004348:	d1e5      	bne.n	8004316 <__cvt+0x6a>
 800434a:	7803      	ldrb	r3, [r0, #0]
 800434c:	2b30      	cmp	r3, #48	@ 0x30
 800434e:	d10a      	bne.n	8004366 <__cvt+0xba>
 8004350:	2200      	movs	r2, #0
 8004352:	2300      	movs	r3, #0
 8004354:	4630      	mov	r0, r6
 8004356:	4639      	mov	r1, r7
 8004358:	f7fc fbd6 	bl	8000b08 <__aeabi_dcmpeq>
 800435c:	b918      	cbnz	r0, 8004366 <__cvt+0xba>
 800435e:	f1c4 0401 	rsb	r4, r4, #1
 8004362:	f8ca 4000 	str.w	r4, [sl]
 8004366:	f8da 3000 	ldr.w	r3, [sl]
 800436a:	4499      	add	r9, r3
 800436c:	e7d3      	b.n	8004316 <__cvt+0x6a>
 800436e:	1c59      	adds	r1, r3, #1
 8004370:	9103      	str	r1, [sp, #12]
 8004372:	701a      	strb	r2, [r3, #0]
 8004374:	e7d9      	b.n	800432a <__cvt+0x7e>

08004376 <__exponent>:
 8004376:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004378:	2900      	cmp	r1, #0
 800437a:	bfba      	itte	lt
 800437c:	4249      	neglt	r1, r1
 800437e:	232d      	movlt	r3, #45	@ 0x2d
 8004380:	232b      	movge	r3, #43	@ 0x2b
 8004382:	2909      	cmp	r1, #9
 8004384:	7002      	strb	r2, [r0, #0]
 8004386:	7043      	strb	r3, [r0, #1]
 8004388:	dd29      	ble.n	80043de <__exponent+0x68>
 800438a:	f10d 0307 	add.w	r3, sp, #7
 800438e:	461d      	mov	r5, r3
 8004390:	270a      	movs	r7, #10
 8004392:	461a      	mov	r2, r3
 8004394:	fbb1 f6f7 	udiv	r6, r1, r7
 8004398:	fb07 1416 	mls	r4, r7, r6, r1
 800439c:	3430      	adds	r4, #48	@ 0x30
 800439e:	f802 4c01 	strb.w	r4, [r2, #-1]
 80043a2:	460c      	mov	r4, r1
 80043a4:	2c63      	cmp	r4, #99	@ 0x63
 80043a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80043aa:	4631      	mov	r1, r6
 80043ac:	dcf1      	bgt.n	8004392 <__exponent+0x1c>
 80043ae:	3130      	adds	r1, #48	@ 0x30
 80043b0:	1e94      	subs	r4, r2, #2
 80043b2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80043b6:	1c41      	adds	r1, r0, #1
 80043b8:	4623      	mov	r3, r4
 80043ba:	42ab      	cmp	r3, r5
 80043bc:	d30a      	bcc.n	80043d4 <__exponent+0x5e>
 80043be:	f10d 0309 	add.w	r3, sp, #9
 80043c2:	1a9b      	subs	r3, r3, r2
 80043c4:	42ac      	cmp	r4, r5
 80043c6:	bf88      	it	hi
 80043c8:	2300      	movhi	r3, #0
 80043ca:	3302      	adds	r3, #2
 80043cc:	4403      	add	r3, r0
 80043ce:	1a18      	subs	r0, r3, r0
 80043d0:	b003      	add	sp, #12
 80043d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043d4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80043d8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80043dc:	e7ed      	b.n	80043ba <__exponent+0x44>
 80043de:	2330      	movs	r3, #48	@ 0x30
 80043e0:	3130      	adds	r1, #48	@ 0x30
 80043e2:	7083      	strb	r3, [r0, #2]
 80043e4:	70c1      	strb	r1, [r0, #3]
 80043e6:	1d03      	adds	r3, r0, #4
 80043e8:	e7f1      	b.n	80043ce <__exponent+0x58>
	...

080043ec <_printf_float>:
 80043ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043f0:	b08d      	sub	sp, #52	@ 0x34
 80043f2:	460c      	mov	r4, r1
 80043f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80043f8:	4616      	mov	r6, r2
 80043fa:	461f      	mov	r7, r3
 80043fc:	4605      	mov	r5, r0
 80043fe:	f000 fefb 	bl	80051f8 <_localeconv_r>
 8004402:	6803      	ldr	r3, [r0, #0]
 8004404:	9304      	str	r3, [sp, #16]
 8004406:	4618      	mov	r0, r3
 8004408:	f7fb ff52 	bl	80002b0 <strlen>
 800440c:	2300      	movs	r3, #0
 800440e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004410:	f8d8 3000 	ldr.w	r3, [r8]
 8004414:	9005      	str	r0, [sp, #20]
 8004416:	3307      	adds	r3, #7
 8004418:	f023 0307 	bic.w	r3, r3, #7
 800441c:	f103 0208 	add.w	r2, r3, #8
 8004420:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004424:	f8d4 b000 	ldr.w	fp, [r4]
 8004428:	f8c8 2000 	str.w	r2, [r8]
 800442c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004430:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004434:	9307      	str	r3, [sp, #28]
 8004436:	f8cd 8018 	str.w	r8, [sp, #24]
 800443a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800443e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004442:	4b9c      	ldr	r3, [pc, #624]	@ (80046b4 <_printf_float+0x2c8>)
 8004444:	f04f 32ff 	mov.w	r2, #4294967295
 8004448:	f7fc fb90 	bl	8000b6c <__aeabi_dcmpun>
 800444c:	bb70      	cbnz	r0, 80044ac <_printf_float+0xc0>
 800444e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004452:	4b98      	ldr	r3, [pc, #608]	@ (80046b4 <_printf_float+0x2c8>)
 8004454:	f04f 32ff 	mov.w	r2, #4294967295
 8004458:	f7fc fb6a 	bl	8000b30 <__aeabi_dcmple>
 800445c:	bb30      	cbnz	r0, 80044ac <_printf_float+0xc0>
 800445e:	2200      	movs	r2, #0
 8004460:	2300      	movs	r3, #0
 8004462:	4640      	mov	r0, r8
 8004464:	4649      	mov	r1, r9
 8004466:	f7fc fb59 	bl	8000b1c <__aeabi_dcmplt>
 800446a:	b110      	cbz	r0, 8004472 <_printf_float+0x86>
 800446c:	232d      	movs	r3, #45	@ 0x2d
 800446e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004472:	4a91      	ldr	r2, [pc, #580]	@ (80046b8 <_printf_float+0x2cc>)
 8004474:	4b91      	ldr	r3, [pc, #580]	@ (80046bc <_printf_float+0x2d0>)
 8004476:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800447a:	bf8c      	ite	hi
 800447c:	4690      	movhi	r8, r2
 800447e:	4698      	movls	r8, r3
 8004480:	2303      	movs	r3, #3
 8004482:	6123      	str	r3, [r4, #16]
 8004484:	f02b 0304 	bic.w	r3, fp, #4
 8004488:	6023      	str	r3, [r4, #0]
 800448a:	f04f 0900 	mov.w	r9, #0
 800448e:	9700      	str	r7, [sp, #0]
 8004490:	4633      	mov	r3, r6
 8004492:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004494:	4621      	mov	r1, r4
 8004496:	4628      	mov	r0, r5
 8004498:	f000 f9d2 	bl	8004840 <_printf_common>
 800449c:	3001      	adds	r0, #1
 800449e:	f040 808d 	bne.w	80045bc <_printf_float+0x1d0>
 80044a2:	f04f 30ff 	mov.w	r0, #4294967295
 80044a6:	b00d      	add	sp, #52	@ 0x34
 80044a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ac:	4642      	mov	r2, r8
 80044ae:	464b      	mov	r3, r9
 80044b0:	4640      	mov	r0, r8
 80044b2:	4649      	mov	r1, r9
 80044b4:	f7fc fb5a 	bl	8000b6c <__aeabi_dcmpun>
 80044b8:	b140      	cbz	r0, 80044cc <_printf_float+0xe0>
 80044ba:	464b      	mov	r3, r9
 80044bc:	2b00      	cmp	r3, #0
 80044be:	bfbc      	itt	lt
 80044c0:	232d      	movlt	r3, #45	@ 0x2d
 80044c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80044c6:	4a7e      	ldr	r2, [pc, #504]	@ (80046c0 <_printf_float+0x2d4>)
 80044c8:	4b7e      	ldr	r3, [pc, #504]	@ (80046c4 <_printf_float+0x2d8>)
 80044ca:	e7d4      	b.n	8004476 <_printf_float+0x8a>
 80044cc:	6863      	ldr	r3, [r4, #4]
 80044ce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80044d2:	9206      	str	r2, [sp, #24]
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	d13b      	bne.n	8004550 <_printf_float+0x164>
 80044d8:	2306      	movs	r3, #6
 80044da:	6063      	str	r3, [r4, #4]
 80044dc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80044e0:	2300      	movs	r3, #0
 80044e2:	6022      	str	r2, [r4, #0]
 80044e4:	9303      	str	r3, [sp, #12]
 80044e6:	ab0a      	add	r3, sp, #40	@ 0x28
 80044e8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80044ec:	ab09      	add	r3, sp, #36	@ 0x24
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	6861      	ldr	r1, [r4, #4]
 80044f2:	ec49 8b10 	vmov	d0, r8, r9
 80044f6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80044fa:	4628      	mov	r0, r5
 80044fc:	f7ff fed6 	bl	80042ac <__cvt>
 8004500:	9b06      	ldr	r3, [sp, #24]
 8004502:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004504:	2b47      	cmp	r3, #71	@ 0x47
 8004506:	4680      	mov	r8, r0
 8004508:	d129      	bne.n	800455e <_printf_float+0x172>
 800450a:	1cc8      	adds	r0, r1, #3
 800450c:	db02      	blt.n	8004514 <_printf_float+0x128>
 800450e:	6863      	ldr	r3, [r4, #4]
 8004510:	4299      	cmp	r1, r3
 8004512:	dd41      	ble.n	8004598 <_printf_float+0x1ac>
 8004514:	f1aa 0a02 	sub.w	sl, sl, #2
 8004518:	fa5f fa8a 	uxtb.w	sl, sl
 800451c:	3901      	subs	r1, #1
 800451e:	4652      	mov	r2, sl
 8004520:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004524:	9109      	str	r1, [sp, #36]	@ 0x24
 8004526:	f7ff ff26 	bl	8004376 <__exponent>
 800452a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800452c:	1813      	adds	r3, r2, r0
 800452e:	2a01      	cmp	r2, #1
 8004530:	4681      	mov	r9, r0
 8004532:	6123      	str	r3, [r4, #16]
 8004534:	dc02      	bgt.n	800453c <_printf_float+0x150>
 8004536:	6822      	ldr	r2, [r4, #0]
 8004538:	07d2      	lsls	r2, r2, #31
 800453a:	d501      	bpl.n	8004540 <_printf_float+0x154>
 800453c:	3301      	adds	r3, #1
 800453e:	6123      	str	r3, [r4, #16]
 8004540:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0a2      	beq.n	800448e <_printf_float+0xa2>
 8004548:	232d      	movs	r3, #45	@ 0x2d
 800454a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800454e:	e79e      	b.n	800448e <_printf_float+0xa2>
 8004550:	9a06      	ldr	r2, [sp, #24]
 8004552:	2a47      	cmp	r2, #71	@ 0x47
 8004554:	d1c2      	bne.n	80044dc <_printf_float+0xf0>
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1c0      	bne.n	80044dc <_printf_float+0xf0>
 800455a:	2301      	movs	r3, #1
 800455c:	e7bd      	b.n	80044da <_printf_float+0xee>
 800455e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004562:	d9db      	bls.n	800451c <_printf_float+0x130>
 8004564:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004568:	d118      	bne.n	800459c <_printf_float+0x1b0>
 800456a:	2900      	cmp	r1, #0
 800456c:	6863      	ldr	r3, [r4, #4]
 800456e:	dd0b      	ble.n	8004588 <_printf_float+0x19c>
 8004570:	6121      	str	r1, [r4, #16]
 8004572:	b913      	cbnz	r3, 800457a <_printf_float+0x18e>
 8004574:	6822      	ldr	r2, [r4, #0]
 8004576:	07d0      	lsls	r0, r2, #31
 8004578:	d502      	bpl.n	8004580 <_printf_float+0x194>
 800457a:	3301      	adds	r3, #1
 800457c:	440b      	add	r3, r1
 800457e:	6123      	str	r3, [r4, #16]
 8004580:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004582:	f04f 0900 	mov.w	r9, #0
 8004586:	e7db      	b.n	8004540 <_printf_float+0x154>
 8004588:	b913      	cbnz	r3, 8004590 <_printf_float+0x1a4>
 800458a:	6822      	ldr	r2, [r4, #0]
 800458c:	07d2      	lsls	r2, r2, #31
 800458e:	d501      	bpl.n	8004594 <_printf_float+0x1a8>
 8004590:	3302      	adds	r3, #2
 8004592:	e7f4      	b.n	800457e <_printf_float+0x192>
 8004594:	2301      	movs	r3, #1
 8004596:	e7f2      	b.n	800457e <_printf_float+0x192>
 8004598:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800459c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800459e:	4299      	cmp	r1, r3
 80045a0:	db05      	blt.n	80045ae <_printf_float+0x1c2>
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	6121      	str	r1, [r4, #16]
 80045a6:	07d8      	lsls	r0, r3, #31
 80045a8:	d5ea      	bpl.n	8004580 <_printf_float+0x194>
 80045aa:	1c4b      	adds	r3, r1, #1
 80045ac:	e7e7      	b.n	800457e <_printf_float+0x192>
 80045ae:	2900      	cmp	r1, #0
 80045b0:	bfd4      	ite	le
 80045b2:	f1c1 0202 	rsble	r2, r1, #2
 80045b6:	2201      	movgt	r2, #1
 80045b8:	4413      	add	r3, r2
 80045ba:	e7e0      	b.n	800457e <_printf_float+0x192>
 80045bc:	6823      	ldr	r3, [r4, #0]
 80045be:	055a      	lsls	r2, r3, #21
 80045c0:	d407      	bmi.n	80045d2 <_printf_float+0x1e6>
 80045c2:	6923      	ldr	r3, [r4, #16]
 80045c4:	4642      	mov	r2, r8
 80045c6:	4631      	mov	r1, r6
 80045c8:	4628      	mov	r0, r5
 80045ca:	47b8      	blx	r7
 80045cc:	3001      	adds	r0, #1
 80045ce:	d12b      	bne.n	8004628 <_printf_float+0x23c>
 80045d0:	e767      	b.n	80044a2 <_printf_float+0xb6>
 80045d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80045d6:	f240 80dd 	bls.w	8004794 <_printf_float+0x3a8>
 80045da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80045de:	2200      	movs	r2, #0
 80045e0:	2300      	movs	r3, #0
 80045e2:	f7fc fa91 	bl	8000b08 <__aeabi_dcmpeq>
 80045e6:	2800      	cmp	r0, #0
 80045e8:	d033      	beq.n	8004652 <_printf_float+0x266>
 80045ea:	4a37      	ldr	r2, [pc, #220]	@ (80046c8 <_printf_float+0x2dc>)
 80045ec:	2301      	movs	r3, #1
 80045ee:	4631      	mov	r1, r6
 80045f0:	4628      	mov	r0, r5
 80045f2:	47b8      	blx	r7
 80045f4:	3001      	adds	r0, #1
 80045f6:	f43f af54 	beq.w	80044a2 <_printf_float+0xb6>
 80045fa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80045fe:	4543      	cmp	r3, r8
 8004600:	db02      	blt.n	8004608 <_printf_float+0x21c>
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	07d8      	lsls	r0, r3, #31
 8004606:	d50f      	bpl.n	8004628 <_printf_float+0x23c>
 8004608:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800460c:	4631      	mov	r1, r6
 800460e:	4628      	mov	r0, r5
 8004610:	47b8      	blx	r7
 8004612:	3001      	adds	r0, #1
 8004614:	f43f af45 	beq.w	80044a2 <_printf_float+0xb6>
 8004618:	f04f 0900 	mov.w	r9, #0
 800461c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004620:	f104 0a1a 	add.w	sl, r4, #26
 8004624:	45c8      	cmp	r8, r9
 8004626:	dc09      	bgt.n	800463c <_printf_float+0x250>
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	079b      	lsls	r3, r3, #30
 800462c:	f100 8103 	bmi.w	8004836 <_printf_float+0x44a>
 8004630:	68e0      	ldr	r0, [r4, #12]
 8004632:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004634:	4298      	cmp	r0, r3
 8004636:	bfb8      	it	lt
 8004638:	4618      	movlt	r0, r3
 800463a:	e734      	b.n	80044a6 <_printf_float+0xba>
 800463c:	2301      	movs	r3, #1
 800463e:	4652      	mov	r2, sl
 8004640:	4631      	mov	r1, r6
 8004642:	4628      	mov	r0, r5
 8004644:	47b8      	blx	r7
 8004646:	3001      	adds	r0, #1
 8004648:	f43f af2b 	beq.w	80044a2 <_printf_float+0xb6>
 800464c:	f109 0901 	add.w	r9, r9, #1
 8004650:	e7e8      	b.n	8004624 <_printf_float+0x238>
 8004652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004654:	2b00      	cmp	r3, #0
 8004656:	dc39      	bgt.n	80046cc <_printf_float+0x2e0>
 8004658:	4a1b      	ldr	r2, [pc, #108]	@ (80046c8 <_printf_float+0x2dc>)
 800465a:	2301      	movs	r3, #1
 800465c:	4631      	mov	r1, r6
 800465e:	4628      	mov	r0, r5
 8004660:	47b8      	blx	r7
 8004662:	3001      	adds	r0, #1
 8004664:	f43f af1d 	beq.w	80044a2 <_printf_float+0xb6>
 8004668:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800466c:	ea59 0303 	orrs.w	r3, r9, r3
 8004670:	d102      	bne.n	8004678 <_printf_float+0x28c>
 8004672:	6823      	ldr	r3, [r4, #0]
 8004674:	07d9      	lsls	r1, r3, #31
 8004676:	d5d7      	bpl.n	8004628 <_printf_float+0x23c>
 8004678:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800467c:	4631      	mov	r1, r6
 800467e:	4628      	mov	r0, r5
 8004680:	47b8      	blx	r7
 8004682:	3001      	adds	r0, #1
 8004684:	f43f af0d 	beq.w	80044a2 <_printf_float+0xb6>
 8004688:	f04f 0a00 	mov.w	sl, #0
 800468c:	f104 0b1a 	add.w	fp, r4, #26
 8004690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004692:	425b      	negs	r3, r3
 8004694:	4553      	cmp	r3, sl
 8004696:	dc01      	bgt.n	800469c <_printf_float+0x2b0>
 8004698:	464b      	mov	r3, r9
 800469a:	e793      	b.n	80045c4 <_printf_float+0x1d8>
 800469c:	2301      	movs	r3, #1
 800469e:	465a      	mov	r2, fp
 80046a0:	4631      	mov	r1, r6
 80046a2:	4628      	mov	r0, r5
 80046a4:	47b8      	blx	r7
 80046a6:	3001      	adds	r0, #1
 80046a8:	f43f aefb 	beq.w	80044a2 <_printf_float+0xb6>
 80046ac:	f10a 0a01 	add.w	sl, sl, #1
 80046b0:	e7ee      	b.n	8004690 <_printf_float+0x2a4>
 80046b2:	bf00      	nop
 80046b4:	7fefffff 	.word	0x7fefffff
 80046b8:	08025cf8 	.word	0x08025cf8
 80046bc:	08025cf4 	.word	0x08025cf4
 80046c0:	08025d00 	.word	0x08025d00
 80046c4:	08025cfc 	.word	0x08025cfc
 80046c8:	08025d04 	.word	0x08025d04
 80046cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80046d2:	4553      	cmp	r3, sl
 80046d4:	bfa8      	it	ge
 80046d6:	4653      	movge	r3, sl
 80046d8:	2b00      	cmp	r3, #0
 80046da:	4699      	mov	r9, r3
 80046dc:	dc36      	bgt.n	800474c <_printf_float+0x360>
 80046de:	f04f 0b00 	mov.w	fp, #0
 80046e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046e6:	f104 021a 	add.w	r2, r4, #26
 80046ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046ec:	9306      	str	r3, [sp, #24]
 80046ee:	eba3 0309 	sub.w	r3, r3, r9
 80046f2:	455b      	cmp	r3, fp
 80046f4:	dc31      	bgt.n	800475a <_printf_float+0x36e>
 80046f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046f8:	459a      	cmp	sl, r3
 80046fa:	dc3a      	bgt.n	8004772 <_printf_float+0x386>
 80046fc:	6823      	ldr	r3, [r4, #0]
 80046fe:	07da      	lsls	r2, r3, #31
 8004700:	d437      	bmi.n	8004772 <_printf_float+0x386>
 8004702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004704:	ebaa 0903 	sub.w	r9, sl, r3
 8004708:	9b06      	ldr	r3, [sp, #24]
 800470a:	ebaa 0303 	sub.w	r3, sl, r3
 800470e:	4599      	cmp	r9, r3
 8004710:	bfa8      	it	ge
 8004712:	4699      	movge	r9, r3
 8004714:	f1b9 0f00 	cmp.w	r9, #0
 8004718:	dc33      	bgt.n	8004782 <_printf_float+0x396>
 800471a:	f04f 0800 	mov.w	r8, #0
 800471e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004722:	f104 0b1a 	add.w	fp, r4, #26
 8004726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004728:	ebaa 0303 	sub.w	r3, sl, r3
 800472c:	eba3 0309 	sub.w	r3, r3, r9
 8004730:	4543      	cmp	r3, r8
 8004732:	f77f af79 	ble.w	8004628 <_printf_float+0x23c>
 8004736:	2301      	movs	r3, #1
 8004738:	465a      	mov	r2, fp
 800473a:	4631      	mov	r1, r6
 800473c:	4628      	mov	r0, r5
 800473e:	47b8      	blx	r7
 8004740:	3001      	adds	r0, #1
 8004742:	f43f aeae 	beq.w	80044a2 <_printf_float+0xb6>
 8004746:	f108 0801 	add.w	r8, r8, #1
 800474a:	e7ec      	b.n	8004726 <_printf_float+0x33a>
 800474c:	4642      	mov	r2, r8
 800474e:	4631      	mov	r1, r6
 8004750:	4628      	mov	r0, r5
 8004752:	47b8      	blx	r7
 8004754:	3001      	adds	r0, #1
 8004756:	d1c2      	bne.n	80046de <_printf_float+0x2f2>
 8004758:	e6a3      	b.n	80044a2 <_printf_float+0xb6>
 800475a:	2301      	movs	r3, #1
 800475c:	4631      	mov	r1, r6
 800475e:	4628      	mov	r0, r5
 8004760:	9206      	str	r2, [sp, #24]
 8004762:	47b8      	blx	r7
 8004764:	3001      	adds	r0, #1
 8004766:	f43f ae9c 	beq.w	80044a2 <_printf_float+0xb6>
 800476a:	9a06      	ldr	r2, [sp, #24]
 800476c:	f10b 0b01 	add.w	fp, fp, #1
 8004770:	e7bb      	b.n	80046ea <_printf_float+0x2fe>
 8004772:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004776:	4631      	mov	r1, r6
 8004778:	4628      	mov	r0, r5
 800477a:	47b8      	blx	r7
 800477c:	3001      	adds	r0, #1
 800477e:	d1c0      	bne.n	8004702 <_printf_float+0x316>
 8004780:	e68f      	b.n	80044a2 <_printf_float+0xb6>
 8004782:	9a06      	ldr	r2, [sp, #24]
 8004784:	464b      	mov	r3, r9
 8004786:	4442      	add	r2, r8
 8004788:	4631      	mov	r1, r6
 800478a:	4628      	mov	r0, r5
 800478c:	47b8      	blx	r7
 800478e:	3001      	adds	r0, #1
 8004790:	d1c3      	bne.n	800471a <_printf_float+0x32e>
 8004792:	e686      	b.n	80044a2 <_printf_float+0xb6>
 8004794:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004798:	f1ba 0f01 	cmp.w	sl, #1
 800479c:	dc01      	bgt.n	80047a2 <_printf_float+0x3b6>
 800479e:	07db      	lsls	r3, r3, #31
 80047a0:	d536      	bpl.n	8004810 <_printf_float+0x424>
 80047a2:	2301      	movs	r3, #1
 80047a4:	4642      	mov	r2, r8
 80047a6:	4631      	mov	r1, r6
 80047a8:	4628      	mov	r0, r5
 80047aa:	47b8      	blx	r7
 80047ac:	3001      	adds	r0, #1
 80047ae:	f43f ae78 	beq.w	80044a2 <_printf_float+0xb6>
 80047b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047b6:	4631      	mov	r1, r6
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b8      	blx	r7
 80047bc:	3001      	adds	r0, #1
 80047be:	f43f ae70 	beq.w	80044a2 <_printf_float+0xb6>
 80047c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80047c6:	2200      	movs	r2, #0
 80047c8:	2300      	movs	r3, #0
 80047ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047ce:	f7fc f99b 	bl	8000b08 <__aeabi_dcmpeq>
 80047d2:	b9c0      	cbnz	r0, 8004806 <_printf_float+0x41a>
 80047d4:	4653      	mov	r3, sl
 80047d6:	f108 0201 	add.w	r2, r8, #1
 80047da:	4631      	mov	r1, r6
 80047dc:	4628      	mov	r0, r5
 80047de:	47b8      	blx	r7
 80047e0:	3001      	adds	r0, #1
 80047e2:	d10c      	bne.n	80047fe <_printf_float+0x412>
 80047e4:	e65d      	b.n	80044a2 <_printf_float+0xb6>
 80047e6:	2301      	movs	r3, #1
 80047e8:	465a      	mov	r2, fp
 80047ea:	4631      	mov	r1, r6
 80047ec:	4628      	mov	r0, r5
 80047ee:	47b8      	blx	r7
 80047f0:	3001      	adds	r0, #1
 80047f2:	f43f ae56 	beq.w	80044a2 <_printf_float+0xb6>
 80047f6:	f108 0801 	add.w	r8, r8, #1
 80047fa:	45d0      	cmp	r8, sl
 80047fc:	dbf3      	blt.n	80047e6 <_printf_float+0x3fa>
 80047fe:	464b      	mov	r3, r9
 8004800:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004804:	e6df      	b.n	80045c6 <_printf_float+0x1da>
 8004806:	f04f 0800 	mov.w	r8, #0
 800480a:	f104 0b1a 	add.w	fp, r4, #26
 800480e:	e7f4      	b.n	80047fa <_printf_float+0x40e>
 8004810:	2301      	movs	r3, #1
 8004812:	4642      	mov	r2, r8
 8004814:	e7e1      	b.n	80047da <_printf_float+0x3ee>
 8004816:	2301      	movs	r3, #1
 8004818:	464a      	mov	r2, r9
 800481a:	4631      	mov	r1, r6
 800481c:	4628      	mov	r0, r5
 800481e:	47b8      	blx	r7
 8004820:	3001      	adds	r0, #1
 8004822:	f43f ae3e 	beq.w	80044a2 <_printf_float+0xb6>
 8004826:	f108 0801 	add.w	r8, r8, #1
 800482a:	68e3      	ldr	r3, [r4, #12]
 800482c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800482e:	1a5b      	subs	r3, r3, r1
 8004830:	4543      	cmp	r3, r8
 8004832:	dcf0      	bgt.n	8004816 <_printf_float+0x42a>
 8004834:	e6fc      	b.n	8004630 <_printf_float+0x244>
 8004836:	f04f 0800 	mov.w	r8, #0
 800483a:	f104 0919 	add.w	r9, r4, #25
 800483e:	e7f4      	b.n	800482a <_printf_float+0x43e>

08004840 <_printf_common>:
 8004840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004844:	4616      	mov	r6, r2
 8004846:	4698      	mov	r8, r3
 8004848:	688a      	ldr	r2, [r1, #8]
 800484a:	690b      	ldr	r3, [r1, #16]
 800484c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004850:	4293      	cmp	r3, r2
 8004852:	bfb8      	it	lt
 8004854:	4613      	movlt	r3, r2
 8004856:	6033      	str	r3, [r6, #0]
 8004858:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800485c:	4607      	mov	r7, r0
 800485e:	460c      	mov	r4, r1
 8004860:	b10a      	cbz	r2, 8004866 <_printf_common+0x26>
 8004862:	3301      	adds	r3, #1
 8004864:	6033      	str	r3, [r6, #0]
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	0699      	lsls	r1, r3, #26
 800486a:	bf42      	ittt	mi
 800486c:	6833      	ldrmi	r3, [r6, #0]
 800486e:	3302      	addmi	r3, #2
 8004870:	6033      	strmi	r3, [r6, #0]
 8004872:	6825      	ldr	r5, [r4, #0]
 8004874:	f015 0506 	ands.w	r5, r5, #6
 8004878:	d106      	bne.n	8004888 <_printf_common+0x48>
 800487a:	f104 0a19 	add.w	sl, r4, #25
 800487e:	68e3      	ldr	r3, [r4, #12]
 8004880:	6832      	ldr	r2, [r6, #0]
 8004882:	1a9b      	subs	r3, r3, r2
 8004884:	42ab      	cmp	r3, r5
 8004886:	dc26      	bgt.n	80048d6 <_printf_common+0x96>
 8004888:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800488c:	6822      	ldr	r2, [r4, #0]
 800488e:	3b00      	subs	r3, #0
 8004890:	bf18      	it	ne
 8004892:	2301      	movne	r3, #1
 8004894:	0692      	lsls	r2, r2, #26
 8004896:	d42b      	bmi.n	80048f0 <_printf_common+0xb0>
 8004898:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800489c:	4641      	mov	r1, r8
 800489e:	4638      	mov	r0, r7
 80048a0:	47c8      	blx	r9
 80048a2:	3001      	adds	r0, #1
 80048a4:	d01e      	beq.n	80048e4 <_printf_common+0xa4>
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	6922      	ldr	r2, [r4, #16]
 80048aa:	f003 0306 	and.w	r3, r3, #6
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	bf02      	ittt	eq
 80048b2:	68e5      	ldreq	r5, [r4, #12]
 80048b4:	6833      	ldreq	r3, [r6, #0]
 80048b6:	1aed      	subeq	r5, r5, r3
 80048b8:	68a3      	ldr	r3, [r4, #8]
 80048ba:	bf0c      	ite	eq
 80048bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048c0:	2500      	movne	r5, #0
 80048c2:	4293      	cmp	r3, r2
 80048c4:	bfc4      	itt	gt
 80048c6:	1a9b      	subgt	r3, r3, r2
 80048c8:	18ed      	addgt	r5, r5, r3
 80048ca:	2600      	movs	r6, #0
 80048cc:	341a      	adds	r4, #26
 80048ce:	42b5      	cmp	r5, r6
 80048d0:	d11a      	bne.n	8004908 <_printf_common+0xc8>
 80048d2:	2000      	movs	r0, #0
 80048d4:	e008      	b.n	80048e8 <_printf_common+0xa8>
 80048d6:	2301      	movs	r3, #1
 80048d8:	4652      	mov	r2, sl
 80048da:	4641      	mov	r1, r8
 80048dc:	4638      	mov	r0, r7
 80048de:	47c8      	blx	r9
 80048e0:	3001      	adds	r0, #1
 80048e2:	d103      	bne.n	80048ec <_printf_common+0xac>
 80048e4:	f04f 30ff 	mov.w	r0, #4294967295
 80048e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ec:	3501      	adds	r5, #1
 80048ee:	e7c6      	b.n	800487e <_printf_common+0x3e>
 80048f0:	18e1      	adds	r1, r4, r3
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	2030      	movs	r0, #48	@ 0x30
 80048f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048fa:	4422      	add	r2, r4
 80048fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004900:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004904:	3302      	adds	r3, #2
 8004906:	e7c7      	b.n	8004898 <_printf_common+0x58>
 8004908:	2301      	movs	r3, #1
 800490a:	4622      	mov	r2, r4
 800490c:	4641      	mov	r1, r8
 800490e:	4638      	mov	r0, r7
 8004910:	47c8      	blx	r9
 8004912:	3001      	adds	r0, #1
 8004914:	d0e6      	beq.n	80048e4 <_printf_common+0xa4>
 8004916:	3601      	adds	r6, #1
 8004918:	e7d9      	b.n	80048ce <_printf_common+0x8e>
	...

0800491c <_printf_i>:
 800491c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004920:	7e0f      	ldrb	r7, [r1, #24]
 8004922:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004924:	2f78      	cmp	r7, #120	@ 0x78
 8004926:	4691      	mov	r9, r2
 8004928:	4680      	mov	r8, r0
 800492a:	460c      	mov	r4, r1
 800492c:	469a      	mov	sl, r3
 800492e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004932:	d807      	bhi.n	8004944 <_printf_i+0x28>
 8004934:	2f62      	cmp	r7, #98	@ 0x62
 8004936:	d80a      	bhi.n	800494e <_printf_i+0x32>
 8004938:	2f00      	cmp	r7, #0
 800493a:	f000 80d1 	beq.w	8004ae0 <_printf_i+0x1c4>
 800493e:	2f58      	cmp	r7, #88	@ 0x58
 8004940:	f000 80b8 	beq.w	8004ab4 <_printf_i+0x198>
 8004944:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004948:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800494c:	e03a      	b.n	80049c4 <_printf_i+0xa8>
 800494e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004952:	2b15      	cmp	r3, #21
 8004954:	d8f6      	bhi.n	8004944 <_printf_i+0x28>
 8004956:	a101      	add	r1, pc, #4	@ (adr r1, 800495c <_printf_i+0x40>)
 8004958:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800495c:	080049b5 	.word	0x080049b5
 8004960:	080049c9 	.word	0x080049c9
 8004964:	08004945 	.word	0x08004945
 8004968:	08004945 	.word	0x08004945
 800496c:	08004945 	.word	0x08004945
 8004970:	08004945 	.word	0x08004945
 8004974:	080049c9 	.word	0x080049c9
 8004978:	08004945 	.word	0x08004945
 800497c:	08004945 	.word	0x08004945
 8004980:	08004945 	.word	0x08004945
 8004984:	08004945 	.word	0x08004945
 8004988:	08004ac7 	.word	0x08004ac7
 800498c:	080049f3 	.word	0x080049f3
 8004990:	08004a81 	.word	0x08004a81
 8004994:	08004945 	.word	0x08004945
 8004998:	08004945 	.word	0x08004945
 800499c:	08004ae9 	.word	0x08004ae9
 80049a0:	08004945 	.word	0x08004945
 80049a4:	080049f3 	.word	0x080049f3
 80049a8:	08004945 	.word	0x08004945
 80049ac:	08004945 	.word	0x08004945
 80049b0:	08004a89 	.word	0x08004a89
 80049b4:	6833      	ldr	r3, [r6, #0]
 80049b6:	1d1a      	adds	r2, r3, #4
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6032      	str	r2, [r6, #0]
 80049bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049c4:	2301      	movs	r3, #1
 80049c6:	e09c      	b.n	8004b02 <_printf_i+0x1e6>
 80049c8:	6833      	ldr	r3, [r6, #0]
 80049ca:	6820      	ldr	r0, [r4, #0]
 80049cc:	1d19      	adds	r1, r3, #4
 80049ce:	6031      	str	r1, [r6, #0]
 80049d0:	0606      	lsls	r6, r0, #24
 80049d2:	d501      	bpl.n	80049d8 <_printf_i+0xbc>
 80049d4:	681d      	ldr	r5, [r3, #0]
 80049d6:	e003      	b.n	80049e0 <_printf_i+0xc4>
 80049d8:	0645      	lsls	r5, r0, #25
 80049da:	d5fb      	bpl.n	80049d4 <_printf_i+0xb8>
 80049dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049e0:	2d00      	cmp	r5, #0
 80049e2:	da03      	bge.n	80049ec <_printf_i+0xd0>
 80049e4:	232d      	movs	r3, #45	@ 0x2d
 80049e6:	426d      	negs	r5, r5
 80049e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049ec:	4858      	ldr	r0, [pc, #352]	@ (8004b50 <_printf_i+0x234>)
 80049ee:	230a      	movs	r3, #10
 80049f0:	e011      	b.n	8004a16 <_printf_i+0xfa>
 80049f2:	6821      	ldr	r1, [r4, #0]
 80049f4:	6833      	ldr	r3, [r6, #0]
 80049f6:	0608      	lsls	r0, r1, #24
 80049f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80049fc:	d402      	bmi.n	8004a04 <_printf_i+0xe8>
 80049fe:	0649      	lsls	r1, r1, #25
 8004a00:	bf48      	it	mi
 8004a02:	b2ad      	uxthmi	r5, r5
 8004a04:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a06:	4852      	ldr	r0, [pc, #328]	@ (8004b50 <_printf_i+0x234>)
 8004a08:	6033      	str	r3, [r6, #0]
 8004a0a:	bf14      	ite	ne
 8004a0c:	230a      	movne	r3, #10
 8004a0e:	2308      	moveq	r3, #8
 8004a10:	2100      	movs	r1, #0
 8004a12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a16:	6866      	ldr	r6, [r4, #4]
 8004a18:	60a6      	str	r6, [r4, #8]
 8004a1a:	2e00      	cmp	r6, #0
 8004a1c:	db05      	blt.n	8004a2a <_printf_i+0x10e>
 8004a1e:	6821      	ldr	r1, [r4, #0]
 8004a20:	432e      	orrs	r6, r5
 8004a22:	f021 0104 	bic.w	r1, r1, #4
 8004a26:	6021      	str	r1, [r4, #0]
 8004a28:	d04b      	beq.n	8004ac2 <_printf_i+0x1a6>
 8004a2a:	4616      	mov	r6, r2
 8004a2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a30:	fb03 5711 	mls	r7, r3, r1, r5
 8004a34:	5dc7      	ldrb	r7, [r0, r7]
 8004a36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a3a:	462f      	mov	r7, r5
 8004a3c:	42bb      	cmp	r3, r7
 8004a3e:	460d      	mov	r5, r1
 8004a40:	d9f4      	bls.n	8004a2c <_printf_i+0x110>
 8004a42:	2b08      	cmp	r3, #8
 8004a44:	d10b      	bne.n	8004a5e <_printf_i+0x142>
 8004a46:	6823      	ldr	r3, [r4, #0]
 8004a48:	07df      	lsls	r7, r3, #31
 8004a4a:	d508      	bpl.n	8004a5e <_printf_i+0x142>
 8004a4c:	6923      	ldr	r3, [r4, #16]
 8004a4e:	6861      	ldr	r1, [r4, #4]
 8004a50:	4299      	cmp	r1, r3
 8004a52:	bfde      	ittt	le
 8004a54:	2330      	movle	r3, #48	@ 0x30
 8004a56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a5e:	1b92      	subs	r2, r2, r6
 8004a60:	6122      	str	r2, [r4, #16]
 8004a62:	f8cd a000 	str.w	sl, [sp]
 8004a66:	464b      	mov	r3, r9
 8004a68:	aa03      	add	r2, sp, #12
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	4640      	mov	r0, r8
 8004a6e:	f7ff fee7 	bl	8004840 <_printf_common>
 8004a72:	3001      	adds	r0, #1
 8004a74:	d14a      	bne.n	8004b0c <_printf_i+0x1f0>
 8004a76:	f04f 30ff 	mov.w	r0, #4294967295
 8004a7a:	b004      	add	sp, #16
 8004a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	f043 0320 	orr.w	r3, r3, #32
 8004a86:	6023      	str	r3, [r4, #0]
 8004a88:	4832      	ldr	r0, [pc, #200]	@ (8004b54 <_printf_i+0x238>)
 8004a8a:	2778      	movs	r7, #120	@ 0x78
 8004a8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a90:	6823      	ldr	r3, [r4, #0]
 8004a92:	6831      	ldr	r1, [r6, #0]
 8004a94:	061f      	lsls	r7, r3, #24
 8004a96:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a9a:	d402      	bmi.n	8004aa2 <_printf_i+0x186>
 8004a9c:	065f      	lsls	r7, r3, #25
 8004a9e:	bf48      	it	mi
 8004aa0:	b2ad      	uxthmi	r5, r5
 8004aa2:	6031      	str	r1, [r6, #0]
 8004aa4:	07d9      	lsls	r1, r3, #31
 8004aa6:	bf44      	itt	mi
 8004aa8:	f043 0320 	orrmi.w	r3, r3, #32
 8004aac:	6023      	strmi	r3, [r4, #0]
 8004aae:	b11d      	cbz	r5, 8004ab8 <_printf_i+0x19c>
 8004ab0:	2310      	movs	r3, #16
 8004ab2:	e7ad      	b.n	8004a10 <_printf_i+0xf4>
 8004ab4:	4826      	ldr	r0, [pc, #152]	@ (8004b50 <_printf_i+0x234>)
 8004ab6:	e7e9      	b.n	8004a8c <_printf_i+0x170>
 8004ab8:	6823      	ldr	r3, [r4, #0]
 8004aba:	f023 0320 	bic.w	r3, r3, #32
 8004abe:	6023      	str	r3, [r4, #0]
 8004ac0:	e7f6      	b.n	8004ab0 <_printf_i+0x194>
 8004ac2:	4616      	mov	r6, r2
 8004ac4:	e7bd      	b.n	8004a42 <_printf_i+0x126>
 8004ac6:	6833      	ldr	r3, [r6, #0]
 8004ac8:	6825      	ldr	r5, [r4, #0]
 8004aca:	6961      	ldr	r1, [r4, #20]
 8004acc:	1d18      	adds	r0, r3, #4
 8004ace:	6030      	str	r0, [r6, #0]
 8004ad0:	062e      	lsls	r6, r5, #24
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	d501      	bpl.n	8004ada <_printf_i+0x1be>
 8004ad6:	6019      	str	r1, [r3, #0]
 8004ad8:	e002      	b.n	8004ae0 <_printf_i+0x1c4>
 8004ada:	0668      	lsls	r0, r5, #25
 8004adc:	d5fb      	bpl.n	8004ad6 <_printf_i+0x1ba>
 8004ade:	8019      	strh	r1, [r3, #0]
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	6123      	str	r3, [r4, #16]
 8004ae4:	4616      	mov	r6, r2
 8004ae6:	e7bc      	b.n	8004a62 <_printf_i+0x146>
 8004ae8:	6833      	ldr	r3, [r6, #0]
 8004aea:	1d1a      	adds	r2, r3, #4
 8004aec:	6032      	str	r2, [r6, #0]
 8004aee:	681e      	ldr	r6, [r3, #0]
 8004af0:	6862      	ldr	r2, [r4, #4]
 8004af2:	2100      	movs	r1, #0
 8004af4:	4630      	mov	r0, r6
 8004af6:	f7fb fb8b 	bl	8000210 <memchr>
 8004afa:	b108      	cbz	r0, 8004b00 <_printf_i+0x1e4>
 8004afc:	1b80      	subs	r0, r0, r6
 8004afe:	6060      	str	r0, [r4, #4]
 8004b00:	6863      	ldr	r3, [r4, #4]
 8004b02:	6123      	str	r3, [r4, #16]
 8004b04:	2300      	movs	r3, #0
 8004b06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b0a:	e7aa      	b.n	8004a62 <_printf_i+0x146>
 8004b0c:	6923      	ldr	r3, [r4, #16]
 8004b0e:	4632      	mov	r2, r6
 8004b10:	4649      	mov	r1, r9
 8004b12:	4640      	mov	r0, r8
 8004b14:	47d0      	blx	sl
 8004b16:	3001      	adds	r0, #1
 8004b18:	d0ad      	beq.n	8004a76 <_printf_i+0x15a>
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	079b      	lsls	r3, r3, #30
 8004b1e:	d413      	bmi.n	8004b48 <_printf_i+0x22c>
 8004b20:	68e0      	ldr	r0, [r4, #12]
 8004b22:	9b03      	ldr	r3, [sp, #12]
 8004b24:	4298      	cmp	r0, r3
 8004b26:	bfb8      	it	lt
 8004b28:	4618      	movlt	r0, r3
 8004b2a:	e7a6      	b.n	8004a7a <_printf_i+0x15e>
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	4632      	mov	r2, r6
 8004b30:	4649      	mov	r1, r9
 8004b32:	4640      	mov	r0, r8
 8004b34:	47d0      	blx	sl
 8004b36:	3001      	adds	r0, #1
 8004b38:	d09d      	beq.n	8004a76 <_printf_i+0x15a>
 8004b3a:	3501      	adds	r5, #1
 8004b3c:	68e3      	ldr	r3, [r4, #12]
 8004b3e:	9903      	ldr	r1, [sp, #12]
 8004b40:	1a5b      	subs	r3, r3, r1
 8004b42:	42ab      	cmp	r3, r5
 8004b44:	dcf2      	bgt.n	8004b2c <_printf_i+0x210>
 8004b46:	e7eb      	b.n	8004b20 <_printf_i+0x204>
 8004b48:	2500      	movs	r5, #0
 8004b4a:	f104 0619 	add.w	r6, r4, #25
 8004b4e:	e7f5      	b.n	8004b3c <_printf_i+0x220>
 8004b50:	08025d06 	.word	0x08025d06
 8004b54:	08025d17 	.word	0x08025d17

08004b58 <_scanf_float>:
 8004b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b5c:	b087      	sub	sp, #28
 8004b5e:	4691      	mov	r9, r2
 8004b60:	9303      	str	r3, [sp, #12]
 8004b62:	688b      	ldr	r3, [r1, #8]
 8004b64:	1e5a      	subs	r2, r3, #1
 8004b66:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004b6a:	bf81      	itttt	hi
 8004b6c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004b70:	eb03 0b05 	addhi.w	fp, r3, r5
 8004b74:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004b78:	608b      	strhi	r3, [r1, #8]
 8004b7a:	680b      	ldr	r3, [r1, #0]
 8004b7c:	460a      	mov	r2, r1
 8004b7e:	f04f 0500 	mov.w	r5, #0
 8004b82:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004b86:	f842 3b1c 	str.w	r3, [r2], #28
 8004b8a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004b8e:	4680      	mov	r8, r0
 8004b90:	460c      	mov	r4, r1
 8004b92:	bf98      	it	ls
 8004b94:	f04f 0b00 	movls.w	fp, #0
 8004b98:	9201      	str	r2, [sp, #4]
 8004b9a:	4616      	mov	r6, r2
 8004b9c:	46aa      	mov	sl, r5
 8004b9e:	462f      	mov	r7, r5
 8004ba0:	9502      	str	r5, [sp, #8]
 8004ba2:	68a2      	ldr	r2, [r4, #8]
 8004ba4:	b15a      	cbz	r2, 8004bbe <_scanf_float+0x66>
 8004ba6:	f8d9 3000 	ldr.w	r3, [r9]
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	2b4e      	cmp	r3, #78	@ 0x4e
 8004bae:	d863      	bhi.n	8004c78 <_scanf_float+0x120>
 8004bb0:	2b40      	cmp	r3, #64	@ 0x40
 8004bb2:	d83b      	bhi.n	8004c2c <_scanf_float+0xd4>
 8004bb4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004bb8:	b2c8      	uxtb	r0, r1
 8004bba:	280e      	cmp	r0, #14
 8004bbc:	d939      	bls.n	8004c32 <_scanf_float+0xda>
 8004bbe:	b11f      	cbz	r7, 8004bc8 <_scanf_float+0x70>
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bc6:	6023      	str	r3, [r4, #0]
 8004bc8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bcc:	f1ba 0f01 	cmp.w	sl, #1
 8004bd0:	f200 8114 	bhi.w	8004dfc <_scanf_float+0x2a4>
 8004bd4:	9b01      	ldr	r3, [sp, #4]
 8004bd6:	429e      	cmp	r6, r3
 8004bd8:	f200 8105 	bhi.w	8004de6 <_scanf_float+0x28e>
 8004bdc:	2001      	movs	r0, #1
 8004bde:	b007      	add	sp, #28
 8004be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004be4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004be8:	2a0d      	cmp	r2, #13
 8004bea:	d8e8      	bhi.n	8004bbe <_scanf_float+0x66>
 8004bec:	a101      	add	r1, pc, #4	@ (adr r1, 8004bf4 <_scanf_float+0x9c>)
 8004bee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004bf2:	bf00      	nop
 8004bf4:	08004d3d 	.word	0x08004d3d
 8004bf8:	08004bbf 	.word	0x08004bbf
 8004bfc:	08004bbf 	.word	0x08004bbf
 8004c00:	08004bbf 	.word	0x08004bbf
 8004c04:	08004d99 	.word	0x08004d99
 8004c08:	08004d73 	.word	0x08004d73
 8004c0c:	08004bbf 	.word	0x08004bbf
 8004c10:	08004bbf 	.word	0x08004bbf
 8004c14:	08004d4b 	.word	0x08004d4b
 8004c18:	08004bbf 	.word	0x08004bbf
 8004c1c:	08004bbf 	.word	0x08004bbf
 8004c20:	08004bbf 	.word	0x08004bbf
 8004c24:	08004bbf 	.word	0x08004bbf
 8004c28:	08004d07 	.word	0x08004d07
 8004c2c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004c30:	e7da      	b.n	8004be8 <_scanf_float+0x90>
 8004c32:	290e      	cmp	r1, #14
 8004c34:	d8c3      	bhi.n	8004bbe <_scanf_float+0x66>
 8004c36:	a001      	add	r0, pc, #4	@ (adr r0, 8004c3c <_scanf_float+0xe4>)
 8004c38:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004c3c:	08004cf7 	.word	0x08004cf7
 8004c40:	08004bbf 	.word	0x08004bbf
 8004c44:	08004cf7 	.word	0x08004cf7
 8004c48:	08004d87 	.word	0x08004d87
 8004c4c:	08004bbf 	.word	0x08004bbf
 8004c50:	08004c99 	.word	0x08004c99
 8004c54:	08004cdd 	.word	0x08004cdd
 8004c58:	08004cdd 	.word	0x08004cdd
 8004c5c:	08004cdd 	.word	0x08004cdd
 8004c60:	08004cdd 	.word	0x08004cdd
 8004c64:	08004cdd 	.word	0x08004cdd
 8004c68:	08004cdd 	.word	0x08004cdd
 8004c6c:	08004cdd 	.word	0x08004cdd
 8004c70:	08004cdd 	.word	0x08004cdd
 8004c74:	08004cdd 	.word	0x08004cdd
 8004c78:	2b6e      	cmp	r3, #110	@ 0x6e
 8004c7a:	d809      	bhi.n	8004c90 <_scanf_float+0x138>
 8004c7c:	2b60      	cmp	r3, #96	@ 0x60
 8004c7e:	d8b1      	bhi.n	8004be4 <_scanf_float+0x8c>
 8004c80:	2b54      	cmp	r3, #84	@ 0x54
 8004c82:	d07b      	beq.n	8004d7c <_scanf_float+0x224>
 8004c84:	2b59      	cmp	r3, #89	@ 0x59
 8004c86:	d19a      	bne.n	8004bbe <_scanf_float+0x66>
 8004c88:	2d07      	cmp	r5, #7
 8004c8a:	d198      	bne.n	8004bbe <_scanf_float+0x66>
 8004c8c:	2508      	movs	r5, #8
 8004c8e:	e02f      	b.n	8004cf0 <_scanf_float+0x198>
 8004c90:	2b74      	cmp	r3, #116	@ 0x74
 8004c92:	d073      	beq.n	8004d7c <_scanf_float+0x224>
 8004c94:	2b79      	cmp	r3, #121	@ 0x79
 8004c96:	e7f6      	b.n	8004c86 <_scanf_float+0x12e>
 8004c98:	6821      	ldr	r1, [r4, #0]
 8004c9a:	05c8      	lsls	r0, r1, #23
 8004c9c:	d51e      	bpl.n	8004cdc <_scanf_float+0x184>
 8004c9e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004ca2:	6021      	str	r1, [r4, #0]
 8004ca4:	3701      	adds	r7, #1
 8004ca6:	f1bb 0f00 	cmp.w	fp, #0
 8004caa:	d003      	beq.n	8004cb4 <_scanf_float+0x15c>
 8004cac:	3201      	adds	r2, #1
 8004cae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004cb2:	60a2      	str	r2, [r4, #8]
 8004cb4:	68a3      	ldr	r3, [r4, #8]
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	60a3      	str	r3, [r4, #8]
 8004cba:	6923      	ldr	r3, [r4, #16]
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	6123      	str	r3, [r4, #16]
 8004cc0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	f8c9 3004 	str.w	r3, [r9, #4]
 8004ccc:	f340 8082 	ble.w	8004dd4 <_scanf_float+0x27c>
 8004cd0:	f8d9 3000 	ldr.w	r3, [r9]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	f8c9 3000 	str.w	r3, [r9]
 8004cda:	e762      	b.n	8004ba2 <_scanf_float+0x4a>
 8004cdc:	eb1a 0105 	adds.w	r1, sl, r5
 8004ce0:	f47f af6d 	bne.w	8004bbe <_scanf_float+0x66>
 8004ce4:	6822      	ldr	r2, [r4, #0]
 8004ce6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004cea:	6022      	str	r2, [r4, #0]
 8004cec:	460d      	mov	r5, r1
 8004cee:	468a      	mov	sl, r1
 8004cf0:	f806 3b01 	strb.w	r3, [r6], #1
 8004cf4:	e7de      	b.n	8004cb4 <_scanf_float+0x15c>
 8004cf6:	6822      	ldr	r2, [r4, #0]
 8004cf8:	0610      	lsls	r0, r2, #24
 8004cfa:	f57f af60 	bpl.w	8004bbe <_scanf_float+0x66>
 8004cfe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d02:	6022      	str	r2, [r4, #0]
 8004d04:	e7f4      	b.n	8004cf0 <_scanf_float+0x198>
 8004d06:	f1ba 0f00 	cmp.w	sl, #0
 8004d0a:	d10c      	bne.n	8004d26 <_scanf_float+0x1ce>
 8004d0c:	b977      	cbnz	r7, 8004d2c <_scanf_float+0x1d4>
 8004d0e:	6822      	ldr	r2, [r4, #0]
 8004d10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004d14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004d18:	d108      	bne.n	8004d2c <_scanf_float+0x1d4>
 8004d1a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d1e:	6022      	str	r2, [r4, #0]
 8004d20:	f04f 0a01 	mov.w	sl, #1
 8004d24:	e7e4      	b.n	8004cf0 <_scanf_float+0x198>
 8004d26:	f1ba 0f02 	cmp.w	sl, #2
 8004d2a:	d050      	beq.n	8004dce <_scanf_float+0x276>
 8004d2c:	2d01      	cmp	r5, #1
 8004d2e:	d002      	beq.n	8004d36 <_scanf_float+0x1de>
 8004d30:	2d04      	cmp	r5, #4
 8004d32:	f47f af44 	bne.w	8004bbe <_scanf_float+0x66>
 8004d36:	3501      	adds	r5, #1
 8004d38:	b2ed      	uxtb	r5, r5
 8004d3a:	e7d9      	b.n	8004cf0 <_scanf_float+0x198>
 8004d3c:	f1ba 0f01 	cmp.w	sl, #1
 8004d40:	f47f af3d 	bne.w	8004bbe <_scanf_float+0x66>
 8004d44:	f04f 0a02 	mov.w	sl, #2
 8004d48:	e7d2      	b.n	8004cf0 <_scanf_float+0x198>
 8004d4a:	b975      	cbnz	r5, 8004d6a <_scanf_float+0x212>
 8004d4c:	2f00      	cmp	r7, #0
 8004d4e:	f47f af37 	bne.w	8004bc0 <_scanf_float+0x68>
 8004d52:	6822      	ldr	r2, [r4, #0]
 8004d54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004d58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004d5c:	f040 8103 	bne.w	8004f66 <_scanf_float+0x40e>
 8004d60:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d64:	6022      	str	r2, [r4, #0]
 8004d66:	2501      	movs	r5, #1
 8004d68:	e7c2      	b.n	8004cf0 <_scanf_float+0x198>
 8004d6a:	2d03      	cmp	r5, #3
 8004d6c:	d0e3      	beq.n	8004d36 <_scanf_float+0x1de>
 8004d6e:	2d05      	cmp	r5, #5
 8004d70:	e7df      	b.n	8004d32 <_scanf_float+0x1da>
 8004d72:	2d02      	cmp	r5, #2
 8004d74:	f47f af23 	bne.w	8004bbe <_scanf_float+0x66>
 8004d78:	2503      	movs	r5, #3
 8004d7a:	e7b9      	b.n	8004cf0 <_scanf_float+0x198>
 8004d7c:	2d06      	cmp	r5, #6
 8004d7e:	f47f af1e 	bne.w	8004bbe <_scanf_float+0x66>
 8004d82:	2507      	movs	r5, #7
 8004d84:	e7b4      	b.n	8004cf0 <_scanf_float+0x198>
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	0591      	lsls	r1, r2, #22
 8004d8a:	f57f af18 	bpl.w	8004bbe <_scanf_float+0x66>
 8004d8e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004d92:	6022      	str	r2, [r4, #0]
 8004d94:	9702      	str	r7, [sp, #8]
 8004d96:	e7ab      	b.n	8004cf0 <_scanf_float+0x198>
 8004d98:	6822      	ldr	r2, [r4, #0]
 8004d9a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004d9e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004da2:	d005      	beq.n	8004db0 <_scanf_float+0x258>
 8004da4:	0550      	lsls	r0, r2, #21
 8004da6:	f57f af0a 	bpl.w	8004bbe <_scanf_float+0x66>
 8004daa:	2f00      	cmp	r7, #0
 8004dac:	f000 80db 	beq.w	8004f66 <_scanf_float+0x40e>
 8004db0:	0591      	lsls	r1, r2, #22
 8004db2:	bf58      	it	pl
 8004db4:	9902      	ldrpl	r1, [sp, #8]
 8004db6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004dba:	bf58      	it	pl
 8004dbc:	1a79      	subpl	r1, r7, r1
 8004dbe:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004dc2:	bf58      	it	pl
 8004dc4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004dc8:	6022      	str	r2, [r4, #0]
 8004dca:	2700      	movs	r7, #0
 8004dcc:	e790      	b.n	8004cf0 <_scanf_float+0x198>
 8004dce:	f04f 0a03 	mov.w	sl, #3
 8004dd2:	e78d      	b.n	8004cf0 <_scanf_float+0x198>
 8004dd4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004dd8:	4649      	mov	r1, r9
 8004dda:	4640      	mov	r0, r8
 8004ddc:	4798      	blx	r3
 8004dde:	2800      	cmp	r0, #0
 8004de0:	f43f aedf 	beq.w	8004ba2 <_scanf_float+0x4a>
 8004de4:	e6eb      	b.n	8004bbe <_scanf_float+0x66>
 8004de6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004dea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004dee:	464a      	mov	r2, r9
 8004df0:	4640      	mov	r0, r8
 8004df2:	4798      	blx	r3
 8004df4:	6923      	ldr	r3, [r4, #16]
 8004df6:	3b01      	subs	r3, #1
 8004df8:	6123      	str	r3, [r4, #16]
 8004dfa:	e6eb      	b.n	8004bd4 <_scanf_float+0x7c>
 8004dfc:	1e6b      	subs	r3, r5, #1
 8004dfe:	2b06      	cmp	r3, #6
 8004e00:	d824      	bhi.n	8004e4c <_scanf_float+0x2f4>
 8004e02:	2d02      	cmp	r5, #2
 8004e04:	d836      	bhi.n	8004e74 <_scanf_float+0x31c>
 8004e06:	9b01      	ldr	r3, [sp, #4]
 8004e08:	429e      	cmp	r6, r3
 8004e0a:	f67f aee7 	bls.w	8004bdc <_scanf_float+0x84>
 8004e0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e16:	464a      	mov	r2, r9
 8004e18:	4640      	mov	r0, r8
 8004e1a:	4798      	blx	r3
 8004e1c:	6923      	ldr	r3, [r4, #16]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	6123      	str	r3, [r4, #16]
 8004e22:	e7f0      	b.n	8004e06 <_scanf_float+0x2ae>
 8004e24:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e28:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004e2c:	464a      	mov	r2, r9
 8004e2e:	4640      	mov	r0, r8
 8004e30:	4798      	blx	r3
 8004e32:	6923      	ldr	r3, [r4, #16]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	6123      	str	r3, [r4, #16]
 8004e38:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e3c:	fa5f fa8a 	uxtb.w	sl, sl
 8004e40:	f1ba 0f02 	cmp.w	sl, #2
 8004e44:	d1ee      	bne.n	8004e24 <_scanf_float+0x2cc>
 8004e46:	3d03      	subs	r5, #3
 8004e48:	b2ed      	uxtb	r5, r5
 8004e4a:	1b76      	subs	r6, r6, r5
 8004e4c:	6823      	ldr	r3, [r4, #0]
 8004e4e:	05da      	lsls	r2, r3, #23
 8004e50:	d530      	bpl.n	8004eb4 <_scanf_float+0x35c>
 8004e52:	055b      	lsls	r3, r3, #21
 8004e54:	d511      	bpl.n	8004e7a <_scanf_float+0x322>
 8004e56:	9b01      	ldr	r3, [sp, #4]
 8004e58:	429e      	cmp	r6, r3
 8004e5a:	f67f aebf 	bls.w	8004bdc <_scanf_float+0x84>
 8004e5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e66:	464a      	mov	r2, r9
 8004e68:	4640      	mov	r0, r8
 8004e6a:	4798      	blx	r3
 8004e6c:	6923      	ldr	r3, [r4, #16]
 8004e6e:	3b01      	subs	r3, #1
 8004e70:	6123      	str	r3, [r4, #16]
 8004e72:	e7f0      	b.n	8004e56 <_scanf_float+0x2fe>
 8004e74:	46aa      	mov	sl, r5
 8004e76:	46b3      	mov	fp, r6
 8004e78:	e7de      	b.n	8004e38 <_scanf_float+0x2e0>
 8004e7a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004e7e:	6923      	ldr	r3, [r4, #16]
 8004e80:	2965      	cmp	r1, #101	@ 0x65
 8004e82:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e86:	f106 35ff 	add.w	r5, r6, #4294967295
 8004e8a:	6123      	str	r3, [r4, #16]
 8004e8c:	d00c      	beq.n	8004ea8 <_scanf_float+0x350>
 8004e8e:	2945      	cmp	r1, #69	@ 0x45
 8004e90:	d00a      	beq.n	8004ea8 <_scanf_float+0x350>
 8004e92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e96:	464a      	mov	r2, r9
 8004e98:	4640      	mov	r0, r8
 8004e9a:	4798      	blx	r3
 8004e9c:	6923      	ldr	r3, [r4, #16]
 8004e9e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	1eb5      	subs	r5, r6, #2
 8004ea6:	6123      	str	r3, [r4, #16]
 8004ea8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004eac:	464a      	mov	r2, r9
 8004eae:	4640      	mov	r0, r8
 8004eb0:	4798      	blx	r3
 8004eb2:	462e      	mov	r6, r5
 8004eb4:	6822      	ldr	r2, [r4, #0]
 8004eb6:	f012 0210 	ands.w	r2, r2, #16
 8004eba:	d001      	beq.n	8004ec0 <_scanf_float+0x368>
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	e68e      	b.n	8004bde <_scanf_float+0x86>
 8004ec0:	7032      	strb	r2, [r6, #0]
 8004ec2:	6823      	ldr	r3, [r4, #0]
 8004ec4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ec8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ecc:	d125      	bne.n	8004f1a <_scanf_float+0x3c2>
 8004ece:	9b02      	ldr	r3, [sp, #8]
 8004ed0:	429f      	cmp	r7, r3
 8004ed2:	d00a      	beq.n	8004eea <_scanf_float+0x392>
 8004ed4:	1bda      	subs	r2, r3, r7
 8004ed6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004eda:	429e      	cmp	r6, r3
 8004edc:	bf28      	it	cs
 8004ede:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004ee2:	4922      	ldr	r1, [pc, #136]	@ (8004f6c <_scanf_float+0x414>)
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	f000 f919 	bl	800511c <siprintf>
 8004eea:	9901      	ldr	r1, [sp, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	4640      	mov	r0, r8
 8004ef0:	f002 fb76 	bl	80075e0 <_strtod_r>
 8004ef4:	9b03      	ldr	r3, [sp, #12]
 8004ef6:	6821      	ldr	r1, [r4, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f011 0f02 	tst.w	r1, #2
 8004efe:	ec57 6b10 	vmov	r6, r7, d0
 8004f02:	f103 0204 	add.w	r2, r3, #4
 8004f06:	d015      	beq.n	8004f34 <_scanf_float+0x3dc>
 8004f08:	9903      	ldr	r1, [sp, #12]
 8004f0a:	600a      	str	r2, [r1, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	e9c3 6700 	strd	r6, r7, [r3]
 8004f12:	68e3      	ldr	r3, [r4, #12]
 8004f14:	3301      	adds	r3, #1
 8004f16:	60e3      	str	r3, [r4, #12]
 8004f18:	e7d0      	b.n	8004ebc <_scanf_float+0x364>
 8004f1a:	9b04      	ldr	r3, [sp, #16]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0e4      	beq.n	8004eea <_scanf_float+0x392>
 8004f20:	9905      	ldr	r1, [sp, #20]
 8004f22:	230a      	movs	r3, #10
 8004f24:	3101      	adds	r1, #1
 8004f26:	4640      	mov	r0, r8
 8004f28:	f002 fbda 	bl	80076e0 <_strtol_r>
 8004f2c:	9b04      	ldr	r3, [sp, #16]
 8004f2e:	9e05      	ldr	r6, [sp, #20]
 8004f30:	1ac2      	subs	r2, r0, r3
 8004f32:	e7d0      	b.n	8004ed6 <_scanf_float+0x37e>
 8004f34:	f011 0f04 	tst.w	r1, #4
 8004f38:	9903      	ldr	r1, [sp, #12]
 8004f3a:	600a      	str	r2, [r1, #0]
 8004f3c:	d1e6      	bne.n	8004f0c <_scanf_float+0x3b4>
 8004f3e:	681d      	ldr	r5, [r3, #0]
 8004f40:	4632      	mov	r2, r6
 8004f42:	463b      	mov	r3, r7
 8004f44:	4630      	mov	r0, r6
 8004f46:	4639      	mov	r1, r7
 8004f48:	f7fb fe10 	bl	8000b6c <__aeabi_dcmpun>
 8004f4c:	b128      	cbz	r0, 8004f5a <_scanf_float+0x402>
 8004f4e:	4808      	ldr	r0, [pc, #32]	@ (8004f70 <_scanf_float+0x418>)
 8004f50:	f000 f9e8 	bl	8005324 <nanf>
 8004f54:	ed85 0a00 	vstr	s0, [r5]
 8004f58:	e7db      	b.n	8004f12 <_scanf_float+0x3ba>
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	4639      	mov	r1, r7
 8004f5e:	f7fb fe63 	bl	8000c28 <__aeabi_d2f>
 8004f62:	6028      	str	r0, [r5, #0]
 8004f64:	e7d5      	b.n	8004f12 <_scanf_float+0x3ba>
 8004f66:	2700      	movs	r7, #0
 8004f68:	e62e      	b.n	8004bc8 <_scanf_float+0x70>
 8004f6a:	bf00      	nop
 8004f6c:	08025d28 	.word	0x08025d28
 8004f70:	08025e69 	.word	0x08025e69

08004f74 <std>:
 8004f74:	2300      	movs	r3, #0
 8004f76:	b510      	push	{r4, lr}
 8004f78:	4604      	mov	r4, r0
 8004f7a:	e9c0 3300 	strd	r3, r3, [r0]
 8004f7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f82:	6083      	str	r3, [r0, #8]
 8004f84:	8181      	strh	r1, [r0, #12]
 8004f86:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f88:	81c2      	strh	r2, [r0, #14]
 8004f8a:	6183      	str	r3, [r0, #24]
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	2208      	movs	r2, #8
 8004f90:	305c      	adds	r0, #92	@ 0x5c
 8004f92:	f000 f928 	bl	80051e6 <memset>
 8004f96:	4b0d      	ldr	r3, [pc, #52]	@ (8004fcc <std+0x58>)
 8004f98:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd0 <std+0x5c>)
 8004f9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd4 <std+0x60>)
 8004fa0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd8 <std+0x64>)
 8004fa4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <std+0x68>)
 8004fa8:	6224      	str	r4, [r4, #32]
 8004faa:	429c      	cmp	r4, r3
 8004fac:	d006      	beq.n	8004fbc <std+0x48>
 8004fae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004fb2:	4294      	cmp	r4, r2
 8004fb4:	d002      	beq.n	8004fbc <std+0x48>
 8004fb6:	33d0      	adds	r3, #208	@ 0xd0
 8004fb8:	429c      	cmp	r4, r3
 8004fba:	d105      	bne.n	8004fc8 <std+0x54>
 8004fbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fc4:	f000 b99c 	b.w	8005300 <__retarget_lock_init_recursive>
 8004fc8:	bd10      	pop	{r4, pc}
 8004fca:	bf00      	nop
 8004fcc:	08005161 	.word	0x08005161
 8004fd0:	08005183 	.word	0x08005183
 8004fd4:	080051bb 	.word	0x080051bb
 8004fd8:	080051df 	.word	0x080051df
 8004fdc:	2000392c 	.word	0x2000392c

08004fe0 <stdio_exit_handler>:
 8004fe0:	4a02      	ldr	r2, [pc, #8]	@ (8004fec <stdio_exit_handler+0xc>)
 8004fe2:	4903      	ldr	r1, [pc, #12]	@ (8004ff0 <stdio_exit_handler+0x10>)
 8004fe4:	4803      	ldr	r0, [pc, #12]	@ (8004ff4 <stdio_exit_handler+0x14>)
 8004fe6:	f000 b869 	b.w	80050bc <_fwalk_sglue>
 8004fea:	bf00      	nop
 8004fec:	2000151c 	.word	0x2000151c
 8004ff0:	08007d21 	.word	0x08007d21
 8004ff4:	2000152c 	.word	0x2000152c

08004ff8 <cleanup_stdio>:
 8004ff8:	6841      	ldr	r1, [r0, #4]
 8004ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800502c <cleanup_stdio+0x34>)
 8004ffc:	4299      	cmp	r1, r3
 8004ffe:	b510      	push	{r4, lr}
 8005000:	4604      	mov	r4, r0
 8005002:	d001      	beq.n	8005008 <cleanup_stdio+0x10>
 8005004:	f002 fe8c 	bl	8007d20 <_fflush_r>
 8005008:	68a1      	ldr	r1, [r4, #8]
 800500a:	4b09      	ldr	r3, [pc, #36]	@ (8005030 <cleanup_stdio+0x38>)
 800500c:	4299      	cmp	r1, r3
 800500e:	d002      	beq.n	8005016 <cleanup_stdio+0x1e>
 8005010:	4620      	mov	r0, r4
 8005012:	f002 fe85 	bl	8007d20 <_fflush_r>
 8005016:	68e1      	ldr	r1, [r4, #12]
 8005018:	4b06      	ldr	r3, [pc, #24]	@ (8005034 <cleanup_stdio+0x3c>)
 800501a:	4299      	cmp	r1, r3
 800501c:	d004      	beq.n	8005028 <cleanup_stdio+0x30>
 800501e:	4620      	mov	r0, r4
 8005020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005024:	f002 be7c 	b.w	8007d20 <_fflush_r>
 8005028:	bd10      	pop	{r4, pc}
 800502a:	bf00      	nop
 800502c:	2000392c 	.word	0x2000392c
 8005030:	20003994 	.word	0x20003994
 8005034:	200039fc 	.word	0x200039fc

08005038 <global_stdio_init.part.0>:
 8005038:	b510      	push	{r4, lr}
 800503a:	4b0b      	ldr	r3, [pc, #44]	@ (8005068 <global_stdio_init.part.0+0x30>)
 800503c:	4c0b      	ldr	r4, [pc, #44]	@ (800506c <global_stdio_init.part.0+0x34>)
 800503e:	4a0c      	ldr	r2, [pc, #48]	@ (8005070 <global_stdio_init.part.0+0x38>)
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	4620      	mov	r0, r4
 8005044:	2200      	movs	r2, #0
 8005046:	2104      	movs	r1, #4
 8005048:	f7ff ff94 	bl	8004f74 <std>
 800504c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005050:	2201      	movs	r2, #1
 8005052:	2109      	movs	r1, #9
 8005054:	f7ff ff8e 	bl	8004f74 <std>
 8005058:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800505c:	2202      	movs	r2, #2
 800505e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005062:	2112      	movs	r1, #18
 8005064:	f7ff bf86 	b.w	8004f74 <std>
 8005068:	20003a64 	.word	0x20003a64
 800506c:	2000392c 	.word	0x2000392c
 8005070:	08004fe1 	.word	0x08004fe1

08005074 <__sfp_lock_acquire>:
 8005074:	4801      	ldr	r0, [pc, #4]	@ (800507c <__sfp_lock_acquire+0x8>)
 8005076:	f000 b944 	b.w	8005302 <__retarget_lock_acquire_recursive>
 800507a:	bf00      	nop
 800507c:	20003a6d 	.word	0x20003a6d

08005080 <__sfp_lock_release>:
 8005080:	4801      	ldr	r0, [pc, #4]	@ (8005088 <__sfp_lock_release+0x8>)
 8005082:	f000 b93f 	b.w	8005304 <__retarget_lock_release_recursive>
 8005086:	bf00      	nop
 8005088:	20003a6d 	.word	0x20003a6d

0800508c <__sinit>:
 800508c:	b510      	push	{r4, lr}
 800508e:	4604      	mov	r4, r0
 8005090:	f7ff fff0 	bl	8005074 <__sfp_lock_acquire>
 8005094:	6a23      	ldr	r3, [r4, #32]
 8005096:	b11b      	cbz	r3, 80050a0 <__sinit+0x14>
 8005098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800509c:	f7ff bff0 	b.w	8005080 <__sfp_lock_release>
 80050a0:	4b04      	ldr	r3, [pc, #16]	@ (80050b4 <__sinit+0x28>)
 80050a2:	6223      	str	r3, [r4, #32]
 80050a4:	4b04      	ldr	r3, [pc, #16]	@ (80050b8 <__sinit+0x2c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1f5      	bne.n	8005098 <__sinit+0xc>
 80050ac:	f7ff ffc4 	bl	8005038 <global_stdio_init.part.0>
 80050b0:	e7f2      	b.n	8005098 <__sinit+0xc>
 80050b2:	bf00      	nop
 80050b4:	08004ff9 	.word	0x08004ff9
 80050b8:	20003a64 	.word	0x20003a64

080050bc <_fwalk_sglue>:
 80050bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050c0:	4607      	mov	r7, r0
 80050c2:	4688      	mov	r8, r1
 80050c4:	4614      	mov	r4, r2
 80050c6:	2600      	movs	r6, #0
 80050c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050cc:	f1b9 0901 	subs.w	r9, r9, #1
 80050d0:	d505      	bpl.n	80050de <_fwalk_sglue+0x22>
 80050d2:	6824      	ldr	r4, [r4, #0]
 80050d4:	2c00      	cmp	r4, #0
 80050d6:	d1f7      	bne.n	80050c8 <_fwalk_sglue+0xc>
 80050d8:	4630      	mov	r0, r6
 80050da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050de:	89ab      	ldrh	r3, [r5, #12]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d907      	bls.n	80050f4 <_fwalk_sglue+0x38>
 80050e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050e8:	3301      	adds	r3, #1
 80050ea:	d003      	beq.n	80050f4 <_fwalk_sglue+0x38>
 80050ec:	4629      	mov	r1, r5
 80050ee:	4638      	mov	r0, r7
 80050f0:	47c0      	blx	r8
 80050f2:	4306      	orrs	r6, r0
 80050f4:	3568      	adds	r5, #104	@ 0x68
 80050f6:	e7e9      	b.n	80050cc <_fwalk_sglue+0x10>

080050f8 <iprintf>:
 80050f8:	b40f      	push	{r0, r1, r2, r3}
 80050fa:	b507      	push	{r0, r1, r2, lr}
 80050fc:	4906      	ldr	r1, [pc, #24]	@ (8005118 <iprintf+0x20>)
 80050fe:	ab04      	add	r3, sp, #16
 8005100:	6808      	ldr	r0, [r1, #0]
 8005102:	f853 2b04 	ldr.w	r2, [r3], #4
 8005106:	6881      	ldr	r1, [r0, #8]
 8005108:	9301      	str	r3, [sp, #4]
 800510a:	f002 fc6d 	bl	80079e8 <_vfiprintf_r>
 800510e:	b003      	add	sp, #12
 8005110:	f85d eb04 	ldr.w	lr, [sp], #4
 8005114:	b004      	add	sp, #16
 8005116:	4770      	bx	lr
 8005118:	20001528 	.word	0x20001528

0800511c <siprintf>:
 800511c:	b40e      	push	{r1, r2, r3}
 800511e:	b510      	push	{r4, lr}
 8005120:	b09d      	sub	sp, #116	@ 0x74
 8005122:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005124:	9002      	str	r0, [sp, #8]
 8005126:	9006      	str	r0, [sp, #24]
 8005128:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800512c:	480a      	ldr	r0, [pc, #40]	@ (8005158 <siprintf+0x3c>)
 800512e:	9107      	str	r1, [sp, #28]
 8005130:	9104      	str	r1, [sp, #16]
 8005132:	490a      	ldr	r1, [pc, #40]	@ (800515c <siprintf+0x40>)
 8005134:	f853 2b04 	ldr.w	r2, [r3], #4
 8005138:	9105      	str	r1, [sp, #20]
 800513a:	2400      	movs	r4, #0
 800513c:	a902      	add	r1, sp, #8
 800513e:	6800      	ldr	r0, [r0, #0]
 8005140:	9301      	str	r3, [sp, #4]
 8005142:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005144:	f002 fb2a 	bl	800779c <_svfiprintf_r>
 8005148:	9b02      	ldr	r3, [sp, #8]
 800514a:	701c      	strb	r4, [r3, #0]
 800514c:	b01d      	add	sp, #116	@ 0x74
 800514e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005152:	b003      	add	sp, #12
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	20001528 	.word	0x20001528
 800515c:	ffff0208 	.word	0xffff0208

08005160 <__sread>:
 8005160:	b510      	push	{r4, lr}
 8005162:	460c      	mov	r4, r1
 8005164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005168:	f000 f86c 	bl	8005244 <_read_r>
 800516c:	2800      	cmp	r0, #0
 800516e:	bfab      	itete	ge
 8005170:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005172:	89a3      	ldrhlt	r3, [r4, #12]
 8005174:	181b      	addge	r3, r3, r0
 8005176:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800517a:	bfac      	ite	ge
 800517c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800517e:	81a3      	strhlt	r3, [r4, #12]
 8005180:	bd10      	pop	{r4, pc}

08005182 <__swrite>:
 8005182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005186:	461f      	mov	r7, r3
 8005188:	898b      	ldrh	r3, [r1, #12]
 800518a:	05db      	lsls	r3, r3, #23
 800518c:	4605      	mov	r5, r0
 800518e:	460c      	mov	r4, r1
 8005190:	4616      	mov	r6, r2
 8005192:	d505      	bpl.n	80051a0 <__swrite+0x1e>
 8005194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005198:	2302      	movs	r3, #2
 800519a:	2200      	movs	r2, #0
 800519c:	f000 f840 	bl	8005220 <_lseek_r>
 80051a0:	89a3      	ldrh	r3, [r4, #12]
 80051a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051aa:	81a3      	strh	r3, [r4, #12]
 80051ac:	4632      	mov	r2, r6
 80051ae:	463b      	mov	r3, r7
 80051b0:	4628      	mov	r0, r5
 80051b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051b6:	f000 b867 	b.w	8005288 <_write_r>

080051ba <__sseek>:
 80051ba:	b510      	push	{r4, lr}
 80051bc:	460c      	mov	r4, r1
 80051be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c2:	f000 f82d 	bl	8005220 <_lseek_r>
 80051c6:	1c43      	adds	r3, r0, #1
 80051c8:	89a3      	ldrh	r3, [r4, #12]
 80051ca:	bf15      	itete	ne
 80051cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80051ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80051d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80051d6:	81a3      	strheq	r3, [r4, #12]
 80051d8:	bf18      	it	ne
 80051da:	81a3      	strhne	r3, [r4, #12]
 80051dc:	bd10      	pop	{r4, pc}

080051de <__sclose>:
 80051de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051e2:	f000 b80d 	b.w	8005200 <_close_r>

080051e6 <memset>:
 80051e6:	4402      	add	r2, r0
 80051e8:	4603      	mov	r3, r0
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d100      	bne.n	80051f0 <memset+0xa>
 80051ee:	4770      	bx	lr
 80051f0:	f803 1b01 	strb.w	r1, [r3], #1
 80051f4:	e7f9      	b.n	80051ea <memset+0x4>
	...

080051f8 <_localeconv_r>:
 80051f8:	4800      	ldr	r0, [pc, #0]	@ (80051fc <_localeconv_r+0x4>)
 80051fa:	4770      	bx	lr
 80051fc:	20001668 	.word	0x20001668

08005200 <_close_r>:
 8005200:	b538      	push	{r3, r4, r5, lr}
 8005202:	4d06      	ldr	r5, [pc, #24]	@ (800521c <_close_r+0x1c>)
 8005204:	2300      	movs	r3, #0
 8005206:	4604      	mov	r4, r0
 8005208:	4608      	mov	r0, r1
 800520a:	602b      	str	r3, [r5, #0]
 800520c:	f7fe fe38 	bl	8003e80 <_close>
 8005210:	1c43      	adds	r3, r0, #1
 8005212:	d102      	bne.n	800521a <_close_r+0x1a>
 8005214:	682b      	ldr	r3, [r5, #0]
 8005216:	b103      	cbz	r3, 800521a <_close_r+0x1a>
 8005218:	6023      	str	r3, [r4, #0]
 800521a:	bd38      	pop	{r3, r4, r5, pc}
 800521c:	20003a68 	.word	0x20003a68

08005220 <_lseek_r>:
 8005220:	b538      	push	{r3, r4, r5, lr}
 8005222:	4d07      	ldr	r5, [pc, #28]	@ (8005240 <_lseek_r+0x20>)
 8005224:	4604      	mov	r4, r0
 8005226:	4608      	mov	r0, r1
 8005228:	4611      	mov	r1, r2
 800522a:	2200      	movs	r2, #0
 800522c:	602a      	str	r2, [r5, #0]
 800522e:	461a      	mov	r2, r3
 8005230:	f7fe fe4d 	bl	8003ece <_lseek>
 8005234:	1c43      	adds	r3, r0, #1
 8005236:	d102      	bne.n	800523e <_lseek_r+0x1e>
 8005238:	682b      	ldr	r3, [r5, #0]
 800523a:	b103      	cbz	r3, 800523e <_lseek_r+0x1e>
 800523c:	6023      	str	r3, [r4, #0]
 800523e:	bd38      	pop	{r3, r4, r5, pc}
 8005240:	20003a68 	.word	0x20003a68

08005244 <_read_r>:
 8005244:	b538      	push	{r3, r4, r5, lr}
 8005246:	4d07      	ldr	r5, [pc, #28]	@ (8005264 <_read_r+0x20>)
 8005248:	4604      	mov	r4, r0
 800524a:	4608      	mov	r0, r1
 800524c:	4611      	mov	r1, r2
 800524e:	2200      	movs	r2, #0
 8005250:	602a      	str	r2, [r5, #0]
 8005252:	461a      	mov	r2, r3
 8005254:	f7fe fddb 	bl	8003e0e <_read>
 8005258:	1c43      	adds	r3, r0, #1
 800525a:	d102      	bne.n	8005262 <_read_r+0x1e>
 800525c:	682b      	ldr	r3, [r5, #0]
 800525e:	b103      	cbz	r3, 8005262 <_read_r+0x1e>
 8005260:	6023      	str	r3, [r4, #0]
 8005262:	bd38      	pop	{r3, r4, r5, pc}
 8005264:	20003a68 	.word	0x20003a68

08005268 <_sbrk_r>:
 8005268:	b538      	push	{r3, r4, r5, lr}
 800526a:	4d06      	ldr	r5, [pc, #24]	@ (8005284 <_sbrk_r+0x1c>)
 800526c:	2300      	movs	r3, #0
 800526e:	4604      	mov	r4, r0
 8005270:	4608      	mov	r0, r1
 8005272:	602b      	str	r3, [r5, #0]
 8005274:	f7fe fe38 	bl	8003ee8 <_sbrk>
 8005278:	1c43      	adds	r3, r0, #1
 800527a:	d102      	bne.n	8005282 <_sbrk_r+0x1a>
 800527c:	682b      	ldr	r3, [r5, #0]
 800527e:	b103      	cbz	r3, 8005282 <_sbrk_r+0x1a>
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	bd38      	pop	{r3, r4, r5, pc}
 8005284:	20003a68 	.word	0x20003a68

08005288 <_write_r>:
 8005288:	b538      	push	{r3, r4, r5, lr}
 800528a:	4d07      	ldr	r5, [pc, #28]	@ (80052a8 <_write_r+0x20>)
 800528c:	4604      	mov	r4, r0
 800528e:	4608      	mov	r0, r1
 8005290:	4611      	mov	r1, r2
 8005292:	2200      	movs	r2, #0
 8005294:	602a      	str	r2, [r5, #0]
 8005296:	461a      	mov	r2, r3
 8005298:	f7fe fdd6 	bl	8003e48 <_write>
 800529c:	1c43      	adds	r3, r0, #1
 800529e:	d102      	bne.n	80052a6 <_write_r+0x1e>
 80052a0:	682b      	ldr	r3, [r5, #0]
 80052a2:	b103      	cbz	r3, 80052a6 <_write_r+0x1e>
 80052a4:	6023      	str	r3, [r4, #0]
 80052a6:	bd38      	pop	{r3, r4, r5, pc}
 80052a8:	20003a68 	.word	0x20003a68

080052ac <__errno>:
 80052ac:	4b01      	ldr	r3, [pc, #4]	@ (80052b4 <__errno+0x8>)
 80052ae:	6818      	ldr	r0, [r3, #0]
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	20001528 	.word	0x20001528

080052b8 <__libc_init_array>:
 80052b8:	b570      	push	{r4, r5, r6, lr}
 80052ba:	4d0d      	ldr	r5, [pc, #52]	@ (80052f0 <__libc_init_array+0x38>)
 80052bc:	4c0d      	ldr	r4, [pc, #52]	@ (80052f4 <__libc_init_array+0x3c>)
 80052be:	1b64      	subs	r4, r4, r5
 80052c0:	10a4      	asrs	r4, r4, #2
 80052c2:	2600      	movs	r6, #0
 80052c4:	42a6      	cmp	r6, r4
 80052c6:	d109      	bne.n	80052dc <__libc_init_array+0x24>
 80052c8:	4d0b      	ldr	r5, [pc, #44]	@ (80052f8 <__libc_init_array+0x40>)
 80052ca:	4c0c      	ldr	r4, [pc, #48]	@ (80052fc <__libc_init_array+0x44>)
 80052cc:	f003 fac8 	bl	8008860 <_init>
 80052d0:	1b64      	subs	r4, r4, r5
 80052d2:	10a4      	asrs	r4, r4, #2
 80052d4:	2600      	movs	r6, #0
 80052d6:	42a6      	cmp	r6, r4
 80052d8:	d105      	bne.n	80052e6 <__libc_init_array+0x2e>
 80052da:	bd70      	pop	{r4, r5, r6, pc}
 80052dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80052e0:	4798      	blx	r3
 80052e2:	3601      	adds	r6, #1
 80052e4:	e7ee      	b.n	80052c4 <__libc_init_array+0xc>
 80052e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ea:	4798      	blx	r3
 80052ec:	3601      	adds	r6, #1
 80052ee:	e7f2      	b.n	80052d6 <__libc_init_array+0x1e>
 80052f0:	08026124 	.word	0x08026124
 80052f4:	08026124 	.word	0x08026124
 80052f8:	08026124 	.word	0x08026124
 80052fc:	08026128 	.word	0x08026128

08005300 <__retarget_lock_init_recursive>:
 8005300:	4770      	bx	lr

08005302 <__retarget_lock_acquire_recursive>:
 8005302:	4770      	bx	lr

08005304 <__retarget_lock_release_recursive>:
 8005304:	4770      	bx	lr

08005306 <memcpy>:
 8005306:	440a      	add	r2, r1
 8005308:	4291      	cmp	r1, r2
 800530a:	f100 33ff 	add.w	r3, r0, #4294967295
 800530e:	d100      	bne.n	8005312 <memcpy+0xc>
 8005310:	4770      	bx	lr
 8005312:	b510      	push	{r4, lr}
 8005314:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005318:	f803 4f01 	strb.w	r4, [r3, #1]!
 800531c:	4291      	cmp	r1, r2
 800531e:	d1f9      	bne.n	8005314 <memcpy+0xe>
 8005320:	bd10      	pop	{r4, pc}
	...

08005324 <nanf>:
 8005324:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800532c <nanf+0x8>
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	7fc00000 	.word	0x7fc00000

08005330 <quorem>:
 8005330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005334:	6903      	ldr	r3, [r0, #16]
 8005336:	690c      	ldr	r4, [r1, #16]
 8005338:	42a3      	cmp	r3, r4
 800533a:	4607      	mov	r7, r0
 800533c:	db7e      	blt.n	800543c <quorem+0x10c>
 800533e:	3c01      	subs	r4, #1
 8005340:	f101 0814 	add.w	r8, r1, #20
 8005344:	00a3      	lsls	r3, r4, #2
 8005346:	f100 0514 	add.w	r5, r0, #20
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005350:	9301      	str	r3, [sp, #4]
 8005352:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005356:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800535a:	3301      	adds	r3, #1
 800535c:	429a      	cmp	r2, r3
 800535e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005362:	fbb2 f6f3 	udiv	r6, r2, r3
 8005366:	d32e      	bcc.n	80053c6 <quorem+0x96>
 8005368:	f04f 0a00 	mov.w	sl, #0
 800536c:	46c4      	mov	ip, r8
 800536e:	46ae      	mov	lr, r5
 8005370:	46d3      	mov	fp, sl
 8005372:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005376:	b298      	uxth	r0, r3
 8005378:	fb06 a000 	mla	r0, r6, r0, sl
 800537c:	0c02      	lsrs	r2, r0, #16
 800537e:	0c1b      	lsrs	r3, r3, #16
 8005380:	fb06 2303 	mla	r3, r6, r3, r2
 8005384:	f8de 2000 	ldr.w	r2, [lr]
 8005388:	b280      	uxth	r0, r0
 800538a:	b292      	uxth	r2, r2
 800538c:	1a12      	subs	r2, r2, r0
 800538e:	445a      	add	r2, fp
 8005390:	f8de 0000 	ldr.w	r0, [lr]
 8005394:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005398:	b29b      	uxth	r3, r3
 800539a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800539e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80053a2:	b292      	uxth	r2, r2
 80053a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80053a8:	45e1      	cmp	r9, ip
 80053aa:	f84e 2b04 	str.w	r2, [lr], #4
 80053ae:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80053b2:	d2de      	bcs.n	8005372 <quorem+0x42>
 80053b4:	9b00      	ldr	r3, [sp, #0]
 80053b6:	58eb      	ldr	r3, [r5, r3]
 80053b8:	b92b      	cbnz	r3, 80053c6 <quorem+0x96>
 80053ba:	9b01      	ldr	r3, [sp, #4]
 80053bc:	3b04      	subs	r3, #4
 80053be:	429d      	cmp	r5, r3
 80053c0:	461a      	mov	r2, r3
 80053c2:	d32f      	bcc.n	8005424 <quorem+0xf4>
 80053c4:	613c      	str	r4, [r7, #16]
 80053c6:	4638      	mov	r0, r7
 80053c8:	f001 f918 	bl	80065fc <__mcmp>
 80053cc:	2800      	cmp	r0, #0
 80053ce:	db25      	blt.n	800541c <quorem+0xec>
 80053d0:	4629      	mov	r1, r5
 80053d2:	2000      	movs	r0, #0
 80053d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80053d8:	f8d1 c000 	ldr.w	ip, [r1]
 80053dc:	fa1f fe82 	uxth.w	lr, r2
 80053e0:	fa1f f38c 	uxth.w	r3, ip
 80053e4:	eba3 030e 	sub.w	r3, r3, lr
 80053e8:	4403      	add	r3, r0
 80053ea:	0c12      	lsrs	r2, r2, #16
 80053ec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80053f0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053fa:	45c1      	cmp	r9, r8
 80053fc:	f841 3b04 	str.w	r3, [r1], #4
 8005400:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005404:	d2e6      	bcs.n	80053d4 <quorem+0xa4>
 8005406:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800540a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800540e:	b922      	cbnz	r2, 800541a <quorem+0xea>
 8005410:	3b04      	subs	r3, #4
 8005412:	429d      	cmp	r5, r3
 8005414:	461a      	mov	r2, r3
 8005416:	d30b      	bcc.n	8005430 <quorem+0x100>
 8005418:	613c      	str	r4, [r7, #16]
 800541a:	3601      	adds	r6, #1
 800541c:	4630      	mov	r0, r6
 800541e:	b003      	add	sp, #12
 8005420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005424:	6812      	ldr	r2, [r2, #0]
 8005426:	3b04      	subs	r3, #4
 8005428:	2a00      	cmp	r2, #0
 800542a:	d1cb      	bne.n	80053c4 <quorem+0x94>
 800542c:	3c01      	subs	r4, #1
 800542e:	e7c6      	b.n	80053be <quorem+0x8e>
 8005430:	6812      	ldr	r2, [r2, #0]
 8005432:	3b04      	subs	r3, #4
 8005434:	2a00      	cmp	r2, #0
 8005436:	d1ef      	bne.n	8005418 <quorem+0xe8>
 8005438:	3c01      	subs	r4, #1
 800543a:	e7ea      	b.n	8005412 <quorem+0xe2>
 800543c:	2000      	movs	r0, #0
 800543e:	e7ee      	b.n	800541e <quorem+0xee>

08005440 <_dtoa_r>:
 8005440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005444:	69c7      	ldr	r7, [r0, #28]
 8005446:	b097      	sub	sp, #92	@ 0x5c
 8005448:	ed8d 0b04 	vstr	d0, [sp, #16]
 800544c:	ec55 4b10 	vmov	r4, r5, d0
 8005450:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005452:	9107      	str	r1, [sp, #28]
 8005454:	4681      	mov	r9, r0
 8005456:	920c      	str	r2, [sp, #48]	@ 0x30
 8005458:	9311      	str	r3, [sp, #68]	@ 0x44
 800545a:	b97f      	cbnz	r7, 800547c <_dtoa_r+0x3c>
 800545c:	2010      	movs	r0, #16
 800545e:	f000 fe09 	bl	8006074 <malloc>
 8005462:	4602      	mov	r2, r0
 8005464:	f8c9 001c 	str.w	r0, [r9, #28]
 8005468:	b920      	cbnz	r0, 8005474 <_dtoa_r+0x34>
 800546a:	4ba9      	ldr	r3, [pc, #676]	@ (8005710 <_dtoa_r+0x2d0>)
 800546c:	21ef      	movs	r1, #239	@ 0xef
 800546e:	48a9      	ldr	r0, [pc, #676]	@ (8005714 <_dtoa_r+0x2d4>)
 8005470:	f002 fd46 	bl	8007f00 <__assert_func>
 8005474:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005478:	6007      	str	r7, [r0, #0]
 800547a:	60c7      	str	r7, [r0, #12]
 800547c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005480:	6819      	ldr	r1, [r3, #0]
 8005482:	b159      	cbz	r1, 800549c <_dtoa_r+0x5c>
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	604a      	str	r2, [r1, #4]
 8005488:	2301      	movs	r3, #1
 800548a:	4093      	lsls	r3, r2
 800548c:	608b      	str	r3, [r1, #8]
 800548e:	4648      	mov	r0, r9
 8005490:	f000 fe38 	bl	8006104 <_Bfree>
 8005494:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005498:	2200      	movs	r2, #0
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	1e2b      	subs	r3, r5, #0
 800549e:	bfb9      	ittee	lt
 80054a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80054a4:	9305      	strlt	r3, [sp, #20]
 80054a6:	2300      	movge	r3, #0
 80054a8:	6033      	strge	r3, [r6, #0]
 80054aa:	9f05      	ldr	r7, [sp, #20]
 80054ac:	4b9a      	ldr	r3, [pc, #616]	@ (8005718 <_dtoa_r+0x2d8>)
 80054ae:	bfbc      	itt	lt
 80054b0:	2201      	movlt	r2, #1
 80054b2:	6032      	strlt	r2, [r6, #0]
 80054b4:	43bb      	bics	r3, r7
 80054b6:	d112      	bne.n	80054de <_dtoa_r+0x9e>
 80054b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80054ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80054be:	6013      	str	r3, [r2, #0]
 80054c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80054c4:	4323      	orrs	r3, r4
 80054c6:	f000 855a 	beq.w	8005f7e <_dtoa_r+0xb3e>
 80054ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800572c <_dtoa_r+0x2ec>
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 855c 	beq.w	8005f8e <_dtoa_r+0xb4e>
 80054d6:	f10a 0303 	add.w	r3, sl, #3
 80054da:	f000 bd56 	b.w	8005f8a <_dtoa_r+0xb4a>
 80054de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80054e2:	2200      	movs	r2, #0
 80054e4:	ec51 0b17 	vmov	r0, r1, d7
 80054e8:	2300      	movs	r3, #0
 80054ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80054ee:	f7fb fb0b 	bl	8000b08 <__aeabi_dcmpeq>
 80054f2:	4680      	mov	r8, r0
 80054f4:	b158      	cbz	r0, 800550e <_dtoa_r+0xce>
 80054f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80054f8:	2301      	movs	r3, #1
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054fe:	b113      	cbz	r3, 8005506 <_dtoa_r+0xc6>
 8005500:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005502:	4b86      	ldr	r3, [pc, #536]	@ (800571c <_dtoa_r+0x2dc>)
 8005504:	6013      	str	r3, [r2, #0]
 8005506:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005730 <_dtoa_r+0x2f0>
 800550a:	f000 bd40 	b.w	8005f8e <_dtoa_r+0xb4e>
 800550e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005512:	aa14      	add	r2, sp, #80	@ 0x50
 8005514:	a915      	add	r1, sp, #84	@ 0x54
 8005516:	4648      	mov	r0, r9
 8005518:	f001 f990 	bl	800683c <__d2b>
 800551c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005520:	9002      	str	r0, [sp, #8]
 8005522:	2e00      	cmp	r6, #0
 8005524:	d078      	beq.n	8005618 <_dtoa_r+0x1d8>
 8005526:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005528:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800552c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005530:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005534:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005538:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800553c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005540:	4619      	mov	r1, r3
 8005542:	2200      	movs	r2, #0
 8005544:	4b76      	ldr	r3, [pc, #472]	@ (8005720 <_dtoa_r+0x2e0>)
 8005546:	f7fa febf 	bl	80002c8 <__aeabi_dsub>
 800554a:	a36b      	add	r3, pc, #428	@ (adr r3, 80056f8 <_dtoa_r+0x2b8>)
 800554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005550:	f7fb f872 	bl	8000638 <__aeabi_dmul>
 8005554:	a36a      	add	r3, pc, #424	@ (adr r3, 8005700 <_dtoa_r+0x2c0>)
 8005556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555a:	f7fa feb7 	bl	80002cc <__adddf3>
 800555e:	4604      	mov	r4, r0
 8005560:	4630      	mov	r0, r6
 8005562:	460d      	mov	r5, r1
 8005564:	f7fa fffe 	bl	8000564 <__aeabi_i2d>
 8005568:	a367      	add	r3, pc, #412	@ (adr r3, 8005708 <_dtoa_r+0x2c8>)
 800556a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556e:	f7fb f863 	bl	8000638 <__aeabi_dmul>
 8005572:	4602      	mov	r2, r0
 8005574:	460b      	mov	r3, r1
 8005576:	4620      	mov	r0, r4
 8005578:	4629      	mov	r1, r5
 800557a:	f7fa fea7 	bl	80002cc <__adddf3>
 800557e:	4604      	mov	r4, r0
 8005580:	460d      	mov	r5, r1
 8005582:	f7fb fb09 	bl	8000b98 <__aeabi_d2iz>
 8005586:	2200      	movs	r2, #0
 8005588:	4607      	mov	r7, r0
 800558a:	2300      	movs	r3, #0
 800558c:	4620      	mov	r0, r4
 800558e:	4629      	mov	r1, r5
 8005590:	f7fb fac4 	bl	8000b1c <__aeabi_dcmplt>
 8005594:	b140      	cbz	r0, 80055a8 <_dtoa_r+0x168>
 8005596:	4638      	mov	r0, r7
 8005598:	f7fa ffe4 	bl	8000564 <__aeabi_i2d>
 800559c:	4622      	mov	r2, r4
 800559e:	462b      	mov	r3, r5
 80055a0:	f7fb fab2 	bl	8000b08 <__aeabi_dcmpeq>
 80055a4:	b900      	cbnz	r0, 80055a8 <_dtoa_r+0x168>
 80055a6:	3f01      	subs	r7, #1
 80055a8:	2f16      	cmp	r7, #22
 80055aa:	d852      	bhi.n	8005652 <_dtoa_r+0x212>
 80055ac:	4b5d      	ldr	r3, [pc, #372]	@ (8005724 <_dtoa_r+0x2e4>)
 80055ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80055b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80055ba:	f7fb faaf 	bl	8000b1c <__aeabi_dcmplt>
 80055be:	2800      	cmp	r0, #0
 80055c0:	d049      	beq.n	8005656 <_dtoa_r+0x216>
 80055c2:	3f01      	subs	r7, #1
 80055c4:	2300      	movs	r3, #0
 80055c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80055c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80055ca:	1b9b      	subs	r3, r3, r6
 80055cc:	1e5a      	subs	r2, r3, #1
 80055ce:	bf45      	ittet	mi
 80055d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80055d4:	9300      	strmi	r3, [sp, #0]
 80055d6:	2300      	movpl	r3, #0
 80055d8:	2300      	movmi	r3, #0
 80055da:	9206      	str	r2, [sp, #24]
 80055dc:	bf54      	ite	pl
 80055de:	9300      	strpl	r3, [sp, #0]
 80055e0:	9306      	strmi	r3, [sp, #24]
 80055e2:	2f00      	cmp	r7, #0
 80055e4:	db39      	blt.n	800565a <_dtoa_r+0x21a>
 80055e6:	9b06      	ldr	r3, [sp, #24]
 80055e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80055ea:	443b      	add	r3, r7
 80055ec:	9306      	str	r3, [sp, #24]
 80055ee:	2300      	movs	r3, #0
 80055f0:	9308      	str	r3, [sp, #32]
 80055f2:	9b07      	ldr	r3, [sp, #28]
 80055f4:	2b09      	cmp	r3, #9
 80055f6:	d863      	bhi.n	80056c0 <_dtoa_r+0x280>
 80055f8:	2b05      	cmp	r3, #5
 80055fa:	bfc4      	itt	gt
 80055fc:	3b04      	subgt	r3, #4
 80055fe:	9307      	strgt	r3, [sp, #28]
 8005600:	9b07      	ldr	r3, [sp, #28]
 8005602:	f1a3 0302 	sub.w	r3, r3, #2
 8005606:	bfcc      	ite	gt
 8005608:	2400      	movgt	r4, #0
 800560a:	2401      	movle	r4, #1
 800560c:	2b03      	cmp	r3, #3
 800560e:	d863      	bhi.n	80056d8 <_dtoa_r+0x298>
 8005610:	e8df f003 	tbb	[pc, r3]
 8005614:	2b375452 	.word	0x2b375452
 8005618:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800561c:	441e      	add	r6, r3
 800561e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005622:	2b20      	cmp	r3, #32
 8005624:	bfc1      	itttt	gt
 8005626:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800562a:	409f      	lslgt	r7, r3
 800562c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005630:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005634:	bfd6      	itet	le
 8005636:	f1c3 0320 	rsble	r3, r3, #32
 800563a:	ea47 0003 	orrgt.w	r0, r7, r3
 800563e:	fa04 f003 	lslle.w	r0, r4, r3
 8005642:	f7fa ff7f 	bl	8000544 <__aeabi_ui2d>
 8005646:	2201      	movs	r2, #1
 8005648:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800564c:	3e01      	subs	r6, #1
 800564e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005650:	e776      	b.n	8005540 <_dtoa_r+0x100>
 8005652:	2301      	movs	r3, #1
 8005654:	e7b7      	b.n	80055c6 <_dtoa_r+0x186>
 8005656:	9010      	str	r0, [sp, #64]	@ 0x40
 8005658:	e7b6      	b.n	80055c8 <_dtoa_r+0x188>
 800565a:	9b00      	ldr	r3, [sp, #0]
 800565c:	1bdb      	subs	r3, r3, r7
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	427b      	negs	r3, r7
 8005662:	9308      	str	r3, [sp, #32]
 8005664:	2300      	movs	r3, #0
 8005666:	930d      	str	r3, [sp, #52]	@ 0x34
 8005668:	e7c3      	b.n	80055f2 <_dtoa_r+0x1b2>
 800566a:	2301      	movs	r3, #1
 800566c:	9309      	str	r3, [sp, #36]	@ 0x24
 800566e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005670:	eb07 0b03 	add.w	fp, r7, r3
 8005674:	f10b 0301 	add.w	r3, fp, #1
 8005678:	2b01      	cmp	r3, #1
 800567a:	9303      	str	r3, [sp, #12]
 800567c:	bfb8      	it	lt
 800567e:	2301      	movlt	r3, #1
 8005680:	e006      	b.n	8005690 <_dtoa_r+0x250>
 8005682:	2301      	movs	r3, #1
 8005684:	9309      	str	r3, [sp, #36]	@ 0x24
 8005686:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005688:	2b00      	cmp	r3, #0
 800568a:	dd28      	ble.n	80056de <_dtoa_r+0x29e>
 800568c:	469b      	mov	fp, r3
 800568e:	9303      	str	r3, [sp, #12]
 8005690:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005694:	2100      	movs	r1, #0
 8005696:	2204      	movs	r2, #4
 8005698:	f102 0514 	add.w	r5, r2, #20
 800569c:	429d      	cmp	r5, r3
 800569e:	d926      	bls.n	80056ee <_dtoa_r+0x2ae>
 80056a0:	6041      	str	r1, [r0, #4]
 80056a2:	4648      	mov	r0, r9
 80056a4:	f000 fcee 	bl	8006084 <_Balloc>
 80056a8:	4682      	mov	sl, r0
 80056aa:	2800      	cmp	r0, #0
 80056ac:	d142      	bne.n	8005734 <_dtoa_r+0x2f4>
 80056ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005728 <_dtoa_r+0x2e8>)
 80056b0:	4602      	mov	r2, r0
 80056b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80056b6:	e6da      	b.n	800546e <_dtoa_r+0x2e>
 80056b8:	2300      	movs	r3, #0
 80056ba:	e7e3      	b.n	8005684 <_dtoa_r+0x244>
 80056bc:	2300      	movs	r3, #0
 80056be:	e7d5      	b.n	800566c <_dtoa_r+0x22c>
 80056c0:	2401      	movs	r4, #1
 80056c2:	2300      	movs	r3, #0
 80056c4:	9307      	str	r3, [sp, #28]
 80056c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80056c8:	f04f 3bff 	mov.w	fp, #4294967295
 80056cc:	2200      	movs	r2, #0
 80056ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80056d2:	2312      	movs	r3, #18
 80056d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80056d6:	e7db      	b.n	8005690 <_dtoa_r+0x250>
 80056d8:	2301      	movs	r3, #1
 80056da:	9309      	str	r3, [sp, #36]	@ 0x24
 80056dc:	e7f4      	b.n	80056c8 <_dtoa_r+0x288>
 80056de:	f04f 0b01 	mov.w	fp, #1
 80056e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80056e6:	465b      	mov	r3, fp
 80056e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80056ec:	e7d0      	b.n	8005690 <_dtoa_r+0x250>
 80056ee:	3101      	adds	r1, #1
 80056f0:	0052      	lsls	r2, r2, #1
 80056f2:	e7d1      	b.n	8005698 <_dtoa_r+0x258>
 80056f4:	f3af 8000 	nop.w
 80056f8:	636f4361 	.word	0x636f4361
 80056fc:	3fd287a7 	.word	0x3fd287a7
 8005700:	8b60c8b3 	.word	0x8b60c8b3
 8005704:	3fc68a28 	.word	0x3fc68a28
 8005708:	509f79fb 	.word	0x509f79fb
 800570c:	3fd34413 	.word	0x3fd34413
 8005710:	08025d3a 	.word	0x08025d3a
 8005714:	08025d51 	.word	0x08025d51
 8005718:	7ff00000 	.word	0x7ff00000
 800571c:	08025d05 	.word	0x08025d05
 8005720:	3ff80000 	.word	0x3ff80000
 8005724:	08025f00 	.word	0x08025f00
 8005728:	08025da9 	.word	0x08025da9
 800572c:	08025d36 	.word	0x08025d36
 8005730:	08025d04 	.word	0x08025d04
 8005734:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005738:	6018      	str	r0, [r3, #0]
 800573a:	9b03      	ldr	r3, [sp, #12]
 800573c:	2b0e      	cmp	r3, #14
 800573e:	f200 80a1 	bhi.w	8005884 <_dtoa_r+0x444>
 8005742:	2c00      	cmp	r4, #0
 8005744:	f000 809e 	beq.w	8005884 <_dtoa_r+0x444>
 8005748:	2f00      	cmp	r7, #0
 800574a:	dd33      	ble.n	80057b4 <_dtoa_r+0x374>
 800574c:	4b9c      	ldr	r3, [pc, #624]	@ (80059c0 <_dtoa_r+0x580>)
 800574e:	f007 020f 	and.w	r2, r7, #15
 8005752:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005756:	ed93 7b00 	vldr	d7, [r3]
 800575a:	05f8      	lsls	r0, r7, #23
 800575c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005760:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005764:	d516      	bpl.n	8005794 <_dtoa_r+0x354>
 8005766:	4b97      	ldr	r3, [pc, #604]	@ (80059c4 <_dtoa_r+0x584>)
 8005768:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800576c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005770:	f7fb f88c 	bl	800088c <__aeabi_ddiv>
 8005774:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005778:	f004 040f 	and.w	r4, r4, #15
 800577c:	2603      	movs	r6, #3
 800577e:	4d91      	ldr	r5, [pc, #580]	@ (80059c4 <_dtoa_r+0x584>)
 8005780:	b954      	cbnz	r4, 8005798 <_dtoa_r+0x358>
 8005782:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800578a:	f7fb f87f 	bl	800088c <__aeabi_ddiv>
 800578e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005792:	e028      	b.n	80057e6 <_dtoa_r+0x3a6>
 8005794:	2602      	movs	r6, #2
 8005796:	e7f2      	b.n	800577e <_dtoa_r+0x33e>
 8005798:	07e1      	lsls	r1, r4, #31
 800579a:	d508      	bpl.n	80057ae <_dtoa_r+0x36e>
 800579c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80057a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80057a4:	f7fa ff48 	bl	8000638 <__aeabi_dmul>
 80057a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80057ac:	3601      	adds	r6, #1
 80057ae:	1064      	asrs	r4, r4, #1
 80057b0:	3508      	adds	r5, #8
 80057b2:	e7e5      	b.n	8005780 <_dtoa_r+0x340>
 80057b4:	f000 80af 	beq.w	8005916 <_dtoa_r+0x4d6>
 80057b8:	427c      	negs	r4, r7
 80057ba:	4b81      	ldr	r3, [pc, #516]	@ (80059c0 <_dtoa_r+0x580>)
 80057bc:	4d81      	ldr	r5, [pc, #516]	@ (80059c4 <_dtoa_r+0x584>)
 80057be:	f004 020f 	and.w	r2, r4, #15
 80057c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80057ce:	f7fa ff33 	bl	8000638 <__aeabi_dmul>
 80057d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057d6:	1124      	asrs	r4, r4, #4
 80057d8:	2300      	movs	r3, #0
 80057da:	2602      	movs	r6, #2
 80057dc:	2c00      	cmp	r4, #0
 80057de:	f040 808f 	bne.w	8005900 <_dtoa_r+0x4c0>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1d3      	bne.n	800578e <_dtoa_r+0x34e>
 80057e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 8094 	beq.w	800591a <_dtoa_r+0x4da>
 80057f2:	4b75      	ldr	r3, [pc, #468]	@ (80059c8 <_dtoa_r+0x588>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	4620      	mov	r0, r4
 80057f8:	4629      	mov	r1, r5
 80057fa:	f7fb f98f 	bl	8000b1c <__aeabi_dcmplt>
 80057fe:	2800      	cmp	r0, #0
 8005800:	f000 808b 	beq.w	800591a <_dtoa_r+0x4da>
 8005804:	9b03      	ldr	r3, [sp, #12]
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 8087 	beq.w	800591a <_dtoa_r+0x4da>
 800580c:	f1bb 0f00 	cmp.w	fp, #0
 8005810:	dd34      	ble.n	800587c <_dtoa_r+0x43c>
 8005812:	4620      	mov	r0, r4
 8005814:	4b6d      	ldr	r3, [pc, #436]	@ (80059cc <_dtoa_r+0x58c>)
 8005816:	2200      	movs	r2, #0
 8005818:	4629      	mov	r1, r5
 800581a:	f7fa ff0d 	bl	8000638 <__aeabi_dmul>
 800581e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005822:	f107 38ff 	add.w	r8, r7, #4294967295
 8005826:	3601      	adds	r6, #1
 8005828:	465c      	mov	r4, fp
 800582a:	4630      	mov	r0, r6
 800582c:	f7fa fe9a 	bl	8000564 <__aeabi_i2d>
 8005830:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005834:	f7fa ff00 	bl	8000638 <__aeabi_dmul>
 8005838:	4b65      	ldr	r3, [pc, #404]	@ (80059d0 <_dtoa_r+0x590>)
 800583a:	2200      	movs	r2, #0
 800583c:	f7fa fd46 	bl	80002cc <__adddf3>
 8005840:	4605      	mov	r5, r0
 8005842:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005846:	2c00      	cmp	r4, #0
 8005848:	d16a      	bne.n	8005920 <_dtoa_r+0x4e0>
 800584a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800584e:	4b61      	ldr	r3, [pc, #388]	@ (80059d4 <_dtoa_r+0x594>)
 8005850:	2200      	movs	r2, #0
 8005852:	f7fa fd39 	bl	80002c8 <__aeabi_dsub>
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800585e:	462a      	mov	r2, r5
 8005860:	4633      	mov	r3, r6
 8005862:	f7fb f979 	bl	8000b58 <__aeabi_dcmpgt>
 8005866:	2800      	cmp	r0, #0
 8005868:	f040 8298 	bne.w	8005d9c <_dtoa_r+0x95c>
 800586c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005870:	462a      	mov	r2, r5
 8005872:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005876:	f7fb f951 	bl	8000b1c <__aeabi_dcmplt>
 800587a:	bb38      	cbnz	r0, 80058cc <_dtoa_r+0x48c>
 800587c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005880:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005884:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005886:	2b00      	cmp	r3, #0
 8005888:	f2c0 8157 	blt.w	8005b3a <_dtoa_r+0x6fa>
 800588c:	2f0e      	cmp	r7, #14
 800588e:	f300 8154 	bgt.w	8005b3a <_dtoa_r+0x6fa>
 8005892:	4b4b      	ldr	r3, [pc, #300]	@ (80059c0 <_dtoa_r+0x580>)
 8005894:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005898:	ed93 7b00 	vldr	d7, [r3]
 800589c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800589e:	2b00      	cmp	r3, #0
 80058a0:	ed8d 7b00 	vstr	d7, [sp]
 80058a4:	f280 80e5 	bge.w	8005a72 <_dtoa_r+0x632>
 80058a8:	9b03      	ldr	r3, [sp, #12]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	f300 80e1 	bgt.w	8005a72 <_dtoa_r+0x632>
 80058b0:	d10c      	bne.n	80058cc <_dtoa_r+0x48c>
 80058b2:	4b48      	ldr	r3, [pc, #288]	@ (80059d4 <_dtoa_r+0x594>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	ec51 0b17 	vmov	r0, r1, d7
 80058ba:	f7fa febd 	bl	8000638 <__aeabi_dmul>
 80058be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058c2:	f7fb f93f 	bl	8000b44 <__aeabi_dcmpge>
 80058c6:	2800      	cmp	r0, #0
 80058c8:	f000 8266 	beq.w	8005d98 <_dtoa_r+0x958>
 80058cc:	2400      	movs	r4, #0
 80058ce:	4625      	mov	r5, r4
 80058d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058d2:	4656      	mov	r6, sl
 80058d4:	ea6f 0803 	mvn.w	r8, r3
 80058d8:	2700      	movs	r7, #0
 80058da:	4621      	mov	r1, r4
 80058dc:	4648      	mov	r0, r9
 80058de:	f000 fc11 	bl	8006104 <_Bfree>
 80058e2:	2d00      	cmp	r5, #0
 80058e4:	f000 80bd 	beq.w	8005a62 <_dtoa_r+0x622>
 80058e8:	b12f      	cbz	r7, 80058f6 <_dtoa_r+0x4b6>
 80058ea:	42af      	cmp	r7, r5
 80058ec:	d003      	beq.n	80058f6 <_dtoa_r+0x4b6>
 80058ee:	4639      	mov	r1, r7
 80058f0:	4648      	mov	r0, r9
 80058f2:	f000 fc07 	bl	8006104 <_Bfree>
 80058f6:	4629      	mov	r1, r5
 80058f8:	4648      	mov	r0, r9
 80058fa:	f000 fc03 	bl	8006104 <_Bfree>
 80058fe:	e0b0      	b.n	8005a62 <_dtoa_r+0x622>
 8005900:	07e2      	lsls	r2, r4, #31
 8005902:	d505      	bpl.n	8005910 <_dtoa_r+0x4d0>
 8005904:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005908:	f7fa fe96 	bl	8000638 <__aeabi_dmul>
 800590c:	3601      	adds	r6, #1
 800590e:	2301      	movs	r3, #1
 8005910:	1064      	asrs	r4, r4, #1
 8005912:	3508      	adds	r5, #8
 8005914:	e762      	b.n	80057dc <_dtoa_r+0x39c>
 8005916:	2602      	movs	r6, #2
 8005918:	e765      	b.n	80057e6 <_dtoa_r+0x3a6>
 800591a:	9c03      	ldr	r4, [sp, #12]
 800591c:	46b8      	mov	r8, r7
 800591e:	e784      	b.n	800582a <_dtoa_r+0x3ea>
 8005920:	4b27      	ldr	r3, [pc, #156]	@ (80059c0 <_dtoa_r+0x580>)
 8005922:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005924:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005928:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800592c:	4454      	add	r4, sl
 800592e:	2900      	cmp	r1, #0
 8005930:	d054      	beq.n	80059dc <_dtoa_r+0x59c>
 8005932:	4929      	ldr	r1, [pc, #164]	@ (80059d8 <_dtoa_r+0x598>)
 8005934:	2000      	movs	r0, #0
 8005936:	f7fa ffa9 	bl	800088c <__aeabi_ddiv>
 800593a:	4633      	mov	r3, r6
 800593c:	462a      	mov	r2, r5
 800593e:	f7fa fcc3 	bl	80002c8 <__aeabi_dsub>
 8005942:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005946:	4656      	mov	r6, sl
 8005948:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800594c:	f7fb f924 	bl	8000b98 <__aeabi_d2iz>
 8005950:	4605      	mov	r5, r0
 8005952:	f7fa fe07 	bl	8000564 <__aeabi_i2d>
 8005956:	4602      	mov	r2, r0
 8005958:	460b      	mov	r3, r1
 800595a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800595e:	f7fa fcb3 	bl	80002c8 <__aeabi_dsub>
 8005962:	3530      	adds	r5, #48	@ 0x30
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800596c:	f806 5b01 	strb.w	r5, [r6], #1
 8005970:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005974:	f7fb f8d2 	bl	8000b1c <__aeabi_dcmplt>
 8005978:	2800      	cmp	r0, #0
 800597a:	d172      	bne.n	8005a62 <_dtoa_r+0x622>
 800597c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005980:	4911      	ldr	r1, [pc, #68]	@ (80059c8 <_dtoa_r+0x588>)
 8005982:	2000      	movs	r0, #0
 8005984:	f7fa fca0 	bl	80002c8 <__aeabi_dsub>
 8005988:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800598c:	f7fb f8c6 	bl	8000b1c <__aeabi_dcmplt>
 8005990:	2800      	cmp	r0, #0
 8005992:	f040 80b4 	bne.w	8005afe <_dtoa_r+0x6be>
 8005996:	42a6      	cmp	r6, r4
 8005998:	f43f af70 	beq.w	800587c <_dtoa_r+0x43c>
 800599c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80059a0:	4b0a      	ldr	r3, [pc, #40]	@ (80059cc <_dtoa_r+0x58c>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	f7fa fe48 	bl	8000638 <__aeabi_dmul>
 80059a8:	4b08      	ldr	r3, [pc, #32]	@ (80059cc <_dtoa_r+0x58c>)
 80059aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80059ae:	2200      	movs	r2, #0
 80059b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059b4:	f7fa fe40 	bl	8000638 <__aeabi_dmul>
 80059b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059bc:	e7c4      	b.n	8005948 <_dtoa_r+0x508>
 80059be:	bf00      	nop
 80059c0:	08025f00 	.word	0x08025f00
 80059c4:	08025ed8 	.word	0x08025ed8
 80059c8:	3ff00000 	.word	0x3ff00000
 80059cc:	40240000 	.word	0x40240000
 80059d0:	401c0000 	.word	0x401c0000
 80059d4:	40140000 	.word	0x40140000
 80059d8:	3fe00000 	.word	0x3fe00000
 80059dc:	4631      	mov	r1, r6
 80059de:	4628      	mov	r0, r5
 80059e0:	f7fa fe2a 	bl	8000638 <__aeabi_dmul>
 80059e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80059e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80059ea:	4656      	mov	r6, sl
 80059ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059f0:	f7fb f8d2 	bl	8000b98 <__aeabi_d2iz>
 80059f4:	4605      	mov	r5, r0
 80059f6:	f7fa fdb5 	bl	8000564 <__aeabi_i2d>
 80059fa:	4602      	mov	r2, r0
 80059fc:	460b      	mov	r3, r1
 80059fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a02:	f7fa fc61 	bl	80002c8 <__aeabi_dsub>
 8005a06:	3530      	adds	r5, #48	@ 0x30
 8005a08:	f806 5b01 	strb.w	r5, [r6], #1
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	42a6      	cmp	r6, r4
 8005a12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a16:	f04f 0200 	mov.w	r2, #0
 8005a1a:	d124      	bne.n	8005a66 <_dtoa_r+0x626>
 8005a1c:	4baf      	ldr	r3, [pc, #700]	@ (8005cdc <_dtoa_r+0x89c>)
 8005a1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005a22:	f7fa fc53 	bl	80002cc <__adddf3>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a2e:	f7fb f893 	bl	8000b58 <__aeabi_dcmpgt>
 8005a32:	2800      	cmp	r0, #0
 8005a34:	d163      	bne.n	8005afe <_dtoa_r+0x6be>
 8005a36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005a3a:	49a8      	ldr	r1, [pc, #672]	@ (8005cdc <_dtoa_r+0x89c>)
 8005a3c:	2000      	movs	r0, #0
 8005a3e:	f7fa fc43 	bl	80002c8 <__aeabi_dsub>
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a4a:	f7fb f867 	bl	8000b1c <__aeabi_dcmplt>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	f43f af14 	beq.w	800587c <_dtoa_r+0x43c>
 8005a54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005a56:	1e73      	subs	r3, r6, #1
 8005a58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005a5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005a5e:	2b30      	cmp	r3, #48	@ 0x30
 8005a60:	d0f8      	beq.n	8005a54 <_dtoa_r+0x614>
 8005a62:	4647      	mov	r7, r8
 8005a64:	e03b      	b.n	8005ade <_dtoa_r+0x69e>
 8005a66:	4b9e      	ldr	r3, [pc, #632]	@ (8005ce0 <_dtoa_r+0x8a0>)
 8005a68:	f7fa fde6 	bl	8000638 <__aeabi_dmul>
 8005a6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a70:	e7bc      	b.n	80059ec <_dtoa_r+0x5ac>
 8005a72:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005a76:	4656      	mov	r6, sl
 8005a78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	4629      	mov	r1, r5
 8005a80:	f7fa ff04 	bl	800088c <__aeabi_ddiv>
 8005a84:	f7fb f888 	bl	8000b98 <__aeabi_d2iz>
 8005a88:	4680      	mov	r8, r0
 8005a8a:	f7fa fd6b 	bl	8000564 <__aeabi_i2d>
 8005a8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a92:	f7fa fdd1 	bl	8000638 <__aeabi_dmul>
 8005a96:	4602      	mov	r2, r0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4620      	mov	r0, r4
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005aa2:	f7fa fc11 	bl	80002c8 <__aeabi_dsub>
 8005aa6:	f806 4b01 	strb.w	r4, [r6], #1
 8005aaa:	9d03      	ldr	r5, [sp, #12]
 8005aac:	eba6 040a 	sub.w	r4, r6, sl
 8005ab0:	42a5      	cmp	r5, r4
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	d133      	bne.n	8005b20 <_dtoa_r+0x6e0>
 8005ab8:	f7fa fc08 	bl	80002cc <__adddf3>
 8005abc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ac0:	4604      	mov	r4, r0
 8005ac2:	460d      	mov	r5, r1
 8005ac4:	f7fb f848 	bl	8000b58 <__aeabi_dcmpgt>
 8005ac8:	b9c0      	cbnz	r0, 8005afc <_dtoa_r+0x6bc>
 8005aca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ace:	4620      	mov	r0, r4
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	f7fb f819 	bl	8000b08 <__aeabi_dcmpeq>
 8005ad6:	b110      	cbz	r0, 8005ade <_dtoa_r+0x69e>
 8005ad8:	f018 0f01 	tst.w	r8, #1
 8005adc:	d10e      	bne.n	8005afc <_dtoa_r+0x6bc>
 8005ade:	9902      	ldr	r1, [sp, #8]
 8005ae0:	4648      	mov	r0, r9
 8005ae2:	f000 fb0f 	bl	8006104 <_Bfree>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	7033      	strb	r3, [r6, #0]
 8005aea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005aec:	3701      	adds	r7, #1
 8005aee:	601f      	str	r7, [r3, #0]
 8005af0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f000 824b 	beq.w	8005f8e <_dtoa_r+0xb4e>
 8005af8:	601e      	str	r6, [r3, #0]
 8005afa:	e248      	b.n	8005f8e <_dtoa_r+0xb4e>
 8005afc:	46b8      	mov	r8, r7
 8005afe:	4633      	mov	r3, r6
 8005b00:	461e      	mov	r6, r3
 8005b02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b06:	2a39      	cmp	r2, #57	@ 0x39
 8005b08:	d106      	bne.n	8005b18 <_dtoa_r+0x6d8>
 8005b0a:	459a      	cmp	sl, r3
 8005b0c:	d1f8      	bne.n	8005b00 <_dtoa_r+0x6c0>
 8005b0e:	2230      	movs	r2, #48	@ 0x30
 8005b10:	f108 0801 	add.w	r8, r8, #1
 8005b14:	f88a 2000 	strb.w	r2, [sl]
 8005b18:	781a      	ldrb	r2, [r3, #0]
 8005b1a:	3201      	adds	r2, #1
 8005b1c:	701a      	strb	r2, [r3, #0]
 8005b1e:	e7a0      	b.n	8005a62 <_dtoa_r+0x622>
 8005b20:	4b6f      	ldr	r3, [pc, #444]	@ (8005ce0 <_dtoa_r+0x8a0>)
 8005b22:	2200      	movs	r2, #0
 8005b24:	f7fa fd88 	bl	8000638 <__aeabi_dmul>
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	4604      	mov	r4, r0
 8005b2e:	460d      	mov	r5, r1
 8005b30:	f7fa ffea 	bl	8000b08 <__aeabi_dcmpeq>
 8005b34:	2800      	cmp	r0, #0
 8005b36:	d09f      	beq.n	8005a78 <_dtoa_r+0x638>
 8005b38:	e7d1      	b.n	8005ade <_dtoa_r+0x69e>
 8005b3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b3c:	2a00      	cmp	r2, #0
 8005b3e:	f000 80ea 	beq.w	8005d16 <_dtoa_r+0x8d6>
 8005b42:	9a07      	ldr	r2, [sp, #28]
 8005b44:	2a01      	cmp	r2, #1
 8005b46:	f300 80cd 	bgt.w	8005ce4 <_dtoa_r+0x8a4>
 8005b4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005b4c:	2a00      	cmp	r2, #0
 8005b4e:	f000 80c1 	beq.w	8005cd4 <_dtoa_r+0x894>
 8005b52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005b56:	9c08      	ldr	r4, [sp, #32]
 8005b58:	9e00      	ldr	r6, [sp, #0]
 8005b5a:	9a00      	ldr	r2, [sp, #0]
 8005b5c:	441a      	add	r2, r3
 8005b5e:	9200      	str	r2, [sp, #0]
 8005b60:	9a06      	ldr	r2, [sp, #24]
 8005b62:	2101      	movs	r1, #1
 8005b64:	441a      	add	r2, r3
 8005b66:	4648      	mov	r0, r9
 8005b68:	9206      	str	r2, [sp, #24]
 8005b6a:	f000 fbc9 	bl	8006300 <__i2b>
 8005b6e:	4605      	mov	r5, r0
 8005b70:	b166      	cbz	r6, 8005b8c <_dtoa_r+0x74c>
 8005b72:	9b06      	ldr	r3, [sp, #24]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	dd09      	ble.n	8005b8c <_dtoa_r+0x74c>
 8005b78:	42b3      	cmp	r3, r6
 8005b7a:	9a00      	ldr	r2, [sp, #0]
 8005b7c:	bfa8      	it	ge
 8005b7e:	4633      	movge	r3, r6
 8005b80:	1ad2      	subs	r2, r2, r3
 8005b82:	9200      	str	r2, [sp, #0]
 8005b84:	9a06      	ldr	r2, [sp, #24]
 8005b86:	1af6      	subs	r6, r6, r3
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	9306      	str	r3, [sp, #24]
 8005b8c:	9b08      	ldr	r3, [sp, #32]
 8005b8e:	b30b      	cbz	r3, 8005bd4 <_dtoa_r+0x794>
 8005b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f000 80c6 	beq.w	8005d24 <_dtoa_r+0x8e4>
 8005b98:	2c00      	cmp	r4, #0
 8005b9a:	f000 80c0 	beq.w	8005d1e <_dtoa_r+0x8de>
 8005b9e:	4629      	mov	r1, r5
 8005ba0:	4622      	mov	r2, r4
 8005ba2:	4648      	mov	r0, r9
 8005ba4:	f000 fc64 	bl	8006470 <__pow5mult>
 8005ba8:	9a02      	ldr	r2, [sp, #8]
 8005baa:	4601      	mov	r1, r0
 8005bac:	4605      	mov	r5, r0
 8005bae:	4648      	mov	r0, r9
 8005bb0:	f000 fbbc 	bl	800632c <__multiply>
 8005bb4:	9902      	ldr	r1, [sp, #8]
 8005bb6:	4680      	mov	r8, r0
 8005bb8:	4648      	mov	r0, r9
 8005bba:	f000 faa3 	bl	8006104 <_Bfree>
 8005bbe:	9b08      	ldr	r3, [sp, #32]
 8005bc0:	1b1b      	subs	r3, r3, r4
 8005bc2:	9308      	str	r3, [sp, #32]
 8005bc4:	f000 80b1 	beq.w	8005d2a <_dtoa_r+0x8ea>
 8005bc8:	9a08      	ldr	r2, [sp, #32]
 8005bca:	4641      	mov	r1, r8
 8005bcc:	4648      	mov	r0, r9
 8005bce:	f000 fc4f 	bl	8006470 <__pow5mult>
 8005bd2:	9002      	str	r0, [sp, #8]
 8005bd4:	2101      	movs	r1, #1
 8005bd6:	4648      	mov	r0, r9
 8005bd8:	f000 fb92 	bl	8006300 <__i2b>
 8005bdc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bde:	4604      	mov	r4, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 81d8 	beq.w	8005f96 <_dtoa_r+0xb56>
 8005be6:	461a      	mov	r2, r3
 8005be8:	4601      	mov	r1, r0
 8005bea:	4648      	mov	r0, r9
 8005bec:	f000 fc40 	bl	8006470 <__pow5mult>
 8005bf0:	9b07      	ldr	r3, [sp, #28]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	4604      	mov	r4, r0
 8005bf6:	f300 809f 	bgt.w	8005d38 <_dtoa_r+0x8f8>
 8005bfa:	9b04      	ldr	r3, [sp, #16]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f040 8097 	bne.w	8005d30 <_dtoa_r+0x8f0>
 8005c02:	9b05      	ldr	r3, [sp, #20]
 8005c04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f040 8093 	bne.w	8005d34 <_dtoa_r+0x8f4>
 8005c0e:	9b05      	ldr	r3, [sp, #20]
 8005c10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c14:	0d1b      	lsrs	r3, r3, #20
 8005c16:	051b      	lsls	r3, r3, #20
 8005c18:	b133      	cbz	r3, 8005c28 <_dtoa_r+0x7e8>
 8005c1a:	9b00      	ldr	r3, [sp, #0]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	9b06      	ldr	r3, [sp, #24]
 8005c22:	3301      	adds	r3, #1
 8005c24:	9306      	str	r3, [sp, #24]
 8005c26:	2301      	movs	r3, #1
 8005c28:	9308      	str	r3, [sp, #32]
 8005c2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f000 81b8 	beq.w	8005fa2 <_dtoa_r+0xb62>
 8005c32:	6923      	ldr	r3, [r4, #16]
 8005c34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005c38:	6918      	ldr	r0, [r3, #16]
 8005c3a:	f000 fb15 	bl	8006268 <__hi0bits>
 8005c3e:	f1c0 0020 	rsb	r0, r0, #32
 8005c42:	9b06      	ldr	r3, [sp, #24]
 8005c44:	4418      	add	r0, r3
 8005c46:	f010 001f 	ands.w	r0, r0, #31
 8005c4a:	f000 8082 	beq.w	8005d52 <_dtoa_r+0x912>
 8005c4e:	f1c0 0320 	rsb	r3, r0, #32
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	dd73      	ble.n	8005d3e <_dtoa_r+0x8fe>
 8005c56:	9b00      	ldr	r3, [sp, #0]
 8005c58:	f1c0 001c 	rsb	r0, r0, #28
 8005c5c:	4403      	add	r3, r0
 8005c5e:	9300      	str	r3, [sp, #0]
 8005c60:	9b06      	ldr	r3, [sp, #24]
 8005c62:	4403      	add	r3, r0
 8005c64:	4406      	add	r6, r0
 8005c66:	9306      	str	r3, [sp, #24]
 8005c68:	9b00      	ldr	r3, [sp, #0]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	dd05      	ble.n	8005c7a <_dtoa_r+0x83a>
 8005c6e:	9902      	ldr	r1, [sp, #8]
 8005c70:	461a      	mov	r2, r3
 8005c72:	4648      	mov	r0, r9
 8005c74:	f000 fc56 	bl	8006524 <__lshift>
 8005c78:	9002      	str	r0, [sp, #8]
 8005c7a:	9b06      	ldr	r3, [sp, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	dd05      	ble.n	8005c8c <_dtoa_r+0x84c>
 8005c80:	4621      	mov	r1, r4
 8005c82:	461a      	mov	r2, r3
 8005c84:	4648      	mov	r0, r9
 8005c86:	f000 fc4d 	bl	8006524 <__lshift>
 8005c8a:	4604      	mov	r4, r0
 8005c8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d061      	beq.n	8005d56 <_dtoa_r+0x916>
 8005c92:	9802      	ldr	r0, [sp, #8]
 8005c94:	4621      	mov	r1, r4
 8005c96:	f000 fcb1 	bl	80065fc <__mcmp>
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	da5b      	bge.n	8005d56 <_dtoa_r+0x916>
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	9902      	ldr	r1, [sp, #8]
 8005ca2:	220a      	movs	r2, #10
 8005ca4:	4648      	mov	r0, r9
 8005ca6:	f000 fa4f 	bl	8006148 <__multadd>
 8005caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cac:	9002      	str	r0, [sp, #8]
 8005cae:	f107 38ff 	add.w	r8, r7, #4294967295
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 8177 	beq.w	8005fa6 <_dtoa_r+0xb66>
 8005cb8:	4629      	mov	r1, r5
 8005cba:	2300      	movs	r3, #0
 8005cbc:	220a      	movs	r2, #10
 8005cbe:	4648      	mov	r0, r9
 8005cc0:	f000 fa42 	bl	8006148 <__multadd>
 8005cc4:	f1bb 0f00 	cmp.w	fp, #0
 8005cc8:	4605      	mov	r5, r0
 8005cca:	dc6f      	bgt.n	8005dac <_dtoa_r+0x96c>
 8005ccc:	9b07      	ldr	r3, [sp, #28]
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	dc49      	bgt.n	8005d66 <_dtoa_r+0x926>
 8005cd2:	e06b      	b.n	8005dac <_dtoa_r+0x96c>
 8005cd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005cd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005cda:	e73c      	b.n	8005b56 <_dtoa_r+0x716>
 8005cdc:	3fe00000 	.word	0x3fe00000
 8005ce0:	40240000 	.word	0x40240000
 8005ce4:	9b03      	ldr	r3, [sp, #12]
 8005ce6:	1e5c      	subs	r4, r3, #1
 8005ce8:	9b08      	ldr	r3, [sp, #32]
 8005cea:	42a3      	cmp	r3, r4
 8005cec:	db09      	blt.n	8005d02 <_dtoa_r+0x8c2>
 8005cee:	1b1c      	subs	r4, r3, r4
 8005cf0:	9b03      	ldr	r3, [sp, #12]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f6bf af30 	bge.w	8005b58 <_dtoa_r+0x718>
 8005cf8:	9b00      	ldr	r3, [sp, #0]
 8005cfa:	9a03      	ldr	r2, [sp, #12]
 8005cfc:	1a9e      	subs	r6, r3, r2
 8005cfe:	2300      	movs	r3, #0
 8005d00:	e72b      	b.n	8005b5a <_dtoa_r+0x71a>
 8005d02:	9b08      	ldr	r3, [sp, #32]
 8005d04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005d06:	9408      	str	r4, [sp, #32]
 8005d08:	1ae3      	subs	r3, r4, r3
 8005d0a:	441a      	add	r2, r3
 8005d0c:	9e00      	ldr	r6, [sp, #0]
 8005d0e:	9b03      	ldr	r3, [sp, #12]
 8005d10:	920d      	str	r2, [sp, #52]	@ 0x34
 8005d12:	2400      	movs	r4, #0
 8005d14:	e721      	b.n	8005b5a <_dtoa_r+0x71a>
 8005d16:	9c08      	ldr	r4, [sp, #32]
 8005d18:	9e00      	ldr	r6, [sp, #0]
 8005d1a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005d1c:	e728      	b.n	8005b70 <_dtoa_r+0x730>
 8005d1e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005d22:	e751      	b.n	8005bc8 <_dtoa_r+0x788>
 8005d24:	9a08      	ldr	r2, [sp, #32]
 8005d26:	9902      	ldr	r1, [sp, #8]
 8005d28:	e750      	b.n	8005bcc <_dtoa_r+0x78c>
 8005d2a:	f8cd 8008 	str.w	r8, [sp, #8]
 8005d2e:	e751      	b.n	8005bd4 <_dtoa_r+0x794>
 8005d30:	2300      	movs	r3, #0
 8005d32:	e779      	b.n	8005c28 <_dtoa_r+0x7e8>
 8005d34:	9b04      	ldr	r3, [sp, #16]
 8005d36:	e777      	b.n	8005c28 <_dtoa_r+0x7e8>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	9308      	str	r3, [sp, #32]
 8005d3c:	e779      	b.n	8005c32 <_dtoa_r+0x7f2>
 8005d3e:	d093      	beq.n	8005c68 <_dtoa_r+0x828>
 8005d40:	9a00      	ldr	r2, [sp, #0]
 8005d42:	331c      	adds	r3, #28
 8005d44:	441a      	add	r2, r3
 8005d46:	9200      	str	r2, [sp, #0]
 8005d48:	9a06      	ldr	r2, [sp, #24]
 8005d4a:	441a      	add	r2, r3
 8005d4c:	441e      	add	r6, r3
 8005d4e:	9206      	str	r2, [sp, #24]
 8005d50:	e78a      	b.n	8005c68 <_dtoa_r+0x828>
 8005d52:	4603      	mov	r3, r0
 8005d54:	e7f4      	b.n	8005d40 <_dtoa_r+0x900>
 8005d56:	9b03      	ldr	r3, [sp, #12]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	46b8      	mov	r8, r7
 8005d5c:	dc20      	bgt.n	8005da0 <_dtoa_r+0x960>
 8005d5e:	469b      	mov	fp, r3
 8005d60:	9b07      	ldr	r3, [sp, #28]
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	dd1e      	ble.n	8005da4 <_dtoa_r+0x964>
 8005d66:	f1bb 0f00 	cmp.w	fp, #0
 8005d6a:	f47f adb1 	bne.w	80058d0 <_dtoa_r+0x490>
 8005d6e:	4621      	mov	r1, r4
 8005d70:	465b      	mov	r3, fp
 8005d72:	2205      	movs	r2, #5
 8005d74:	4648      	mov	r0, r9
 8005d76:	f000 f9e7 	bl	8006148 <__multadd>
 8005d7a:	4601      	mov	r1, r0
 8005d7c:	4604      	mov	r4, r0
 8005d7e:	9802      	ldr	r0, [sp, #8]
 8005d80:	f000 fc3c 	bl	80065fc <__mcmp>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	f77f ada3 	ble.w	80058d0 <_dtoa_r+0x490>
 8005d8a:	4656      	mov	r6, sl
 8005d8c:	2331      	movs	r3, #49	@ 0x31
 8005d8e:	f806 3b01 	strb.w	r3, [r6], #1
 8005d92:	f108 0801 	add.w	r8, r8, #1
 8005d96:	e59f      	b.n	80058d8 <_dtoa_r+0x498>
 8005d98:	9c03      	ldr	r4, [sp, #12]
 8005d9a:	46b8      	mov	r8, r7
 8005d9c:	4625      	mov	r5, r4
 8005d9e:	e7f4      	b.n	8005d8a <_dtoa_r+0x94a>
 8005da0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005da4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	f000 8101 	beq.w	8005fae <_dtoa_r+0xb6e>
 8005dac:	2e00      	cmp	r6, #0
 8005dae:	dd05      	ble.n	8005dbc <_dtoa_r+0x97c>
 8005db0:	4629      	mov	r1, r5
 8005db2:	4632      	mov	r2, r6
 8005db4:	4648      	mov	r0, r9
 8005db6:	f000 fbb5 	bl	8006524 <__lshift>
 8005dba:	4605      	mov	r5, r0
 8005dbc:	9b08      	ldr	r3, [sp, #32]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d05c      	beq.n	8005e7c <_dtoa_r+0xa3c>
 8005dc2:	6869      	ldr	r1, [r5, #4]
 8005dc4:	4648      	mov	r0, r9
 8005dc6:	f000 f95d 	bl	8006084 <_Balloc>
 8005dca:	4606      	mov	r6, r0
 8005dcc:	b928      	cbnz	r0, 8005dda <_dtoa_r+0x99a>
 8005dce:	4b82      	ldr	r3, [pc, #520]	@ (8005fd8 <_dtoa_r+0xb98>)
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005dd6:	f7ff bb4a 	b.w	800546e <_dtoa_r+0x2e>
 8005dda:	692a      	ldr	r2, [r5, #16]
 8005ddc:	3202      	adds	r2, #2
 8005dde:	0092      	lsls	r2, r2, #2
 8005de0:	f105 010c 	add.w	r1, r5, #12
 8005de4:	300c      	adds	r0, #12
 8005de6:	f7ff fa8e 	bl	8005306 <memcpy>
 8005dea:	2201      	movs	r2, #1
 8005dec:	4631      	mov	r1, r6
 8005dee:	4648      	mov	r0, r9
 8005df0:	f000 fb98 	bl	8006524 <__lshift>
 8005df4:	f10a 0301 	add.w	r3, sl, #1
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	eb0a 030b 	add.w	r3, sl, fp
 8005dfe:	9308      	str	r3, [sp, #32]
 8005e00:	9b04      	ldr	r3, [sp, #16]
 8005e02:	f003 0301 	and.w	r3, r3, #1
 8005e06:	462f      	mov	r7, r5
 8005e08:	9306      	str	r3, [sp, #24]
 8005e0a:	4605      	mov	r5, r0
 8005e0c:	9b00      	ldr	r3, [sp, #0]
 8005e0e:	9802      	ldr	r0, [sp, #8]
 8005e10:	4621      	mov	r1, r4
 8005e12:	f103 3bff 	add.w	fp, r3, #4294967295
 8005e16:	f7ff fa8b 	bl	8005330 <quorem>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	3330      	adds	r3, #48	@ 0x30
 8005e1e:	9003      	str	r0, [sp, #12]
 8005e20:	4639      	mov	r1, r7
 8005e22:	9802      	ldr	r0, [sp, #8]
 8005e24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e26:	f000 fbe9 	bl	80065fc <__mcmp>
 8005e2a:	462a      	mov	r2, r5
 8005e2c:	9004      	str	r0, [sp, #16]
 8005e2e:	4621      	mov	r1, r4
 8005e30:	4648      	mov	r0, r9
 8005e32:	f000 fbff 	bl	8006634 <__mdiff>
 8005e36:	68c2      	ldr	r2, [r0, #12]
 8005e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e3a:	4606      	mov	r6, r0
 8005e3c:	bb02      	cbnz	r2, 8005e80 <_dtoa_r+0xa40>
 8005e3e:	4601      	mov	r1, r0
 8005e40:	9802      	ldr	r0, [sp, #8]
 8005e42:	f000 fbdb 	bl	80065fc <__mcmp>
 8005e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e48:	4602      	mov	r2, r0
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	4648      	mov	r0, r9
 8005e4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e52:	f000 f957 	bl	8006104 <_Bfree>
 8005e56:	9b07      	ldr	r3, [sp, #28]
 8005e58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005e5a:	9e00      	ldr	r6, [sp, #0]
 8005e5c:	ea42 0103 	orr.w	r1, r2, r3
 8005e60:	9b06      	ldr	r3, [sp, #24]
 8005e62:	4319      	orrs	r1, r3
 8005e64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e66:	d10d      	bne.n	8005e84 <_dtoa_r+0xa44>
 8005e68:	2b39      	cmp	r3, #57	@ 0x39
 8005e6a:	d027      	beq.n	8005ebc <_dtoa_r+0xa7c>
 8005e6c:	9a04      	ldr	r2, [sp, #16]
 8005e6e:	2a00      	cmp	r2, #0
 8005e70:	dd01      	ble.n	8005e76 <_dtoa_r+0xa36>
 8005e72:	9b03      	ldr	r3, [sp, #12]
 8005e74:	3331      	adds	r3, #49	@ 0x31
 8005e76:	f88b 3000 	strb.w	r3, [fp]
 8005e7a:	e52e      	b.n	80058da <_dtoa_r+0x49a>
 8005e7c:	4628      	mov	r0, r5
 8005e7e:	e7b9      	b.n	8005df4 <_dtoa_r+0x9b4>
 8005e80:	2201      	movs	r2, #1
 8005e82:	e7e2      	b.n	8005e4a <_dtoa_r+0xa0a>
 8005e84:	9904      	ldr	r1, [sp, #16]
 8005e86:	2900      	cmp	r1, #0
 8005e88:	db04      	blt.n	8005e94 <_dtoa_r+0xa54>
 8005e8a:	9807      	ldr	r0, [sp, #28]
 8005e8c:	4301      	orrs	r1, r0
 8005e8e:	9806      	ldr	r0, [sp, #24]
 8005e90:	4301      	orrs	r1, r0
 8005e92:	d120      	bne.n	8005ed6 <_dtoa_r+0xa96>
 8005e94:	2a00      	cmp	r2, #0
 8005e96:	ddee      	ble.n	8005e76 <_dtoa_r+0xa36>
 8005e98:	9902      	ldr	r1, [sp, #8]
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	4648      	mov	r0, r9
 8005ea0:	f000 fb40 	bl	8006524 <__lshift>
 8005ea4:	4621      	mov	r1, r4
 8005ea6:	9002      	str	r0, [sp, #8]
 8005ea8:	f000 fba8 	bl	80065fc <__mcmp>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	9b00      	ldr	r3, [sp, #0]
 8005eb0:	dc02      	bgt.n	8005eb8 <_dtoa_r+0xa78>
 8005eb2:	d1e0      	bne.n	8005e76 <_dtoa_r+0xa36>
 8005eb4:	07da      	lsls	r2, r3, #31
 8005eb6:	d5de      	bpl.n	8005e76 <_dtoa_r+0xa36>
 8005eb8:	2b39      	cmp	r3, #57	@ 0x39
 8005eba:	d1da      	bne.n	8005e72 <_dtoa_r+0xa32>
 8005ebc:	2339      	movs	r3, #57	@ 0x39
 8005ebe:	f88b 3000 	strb.w	r3, [fp]
 8005ec2:	4633      	mov	r3, r6
 8005ec4:	461e      	mov	r6, r3
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005ecc:	2a39      	cmp	r2, #57	@ 0x39
 8005ece:	d04e      	beq.n	8005f6e <_dtoa_r+0xb2e>
 8005ed0:	3201      	adds	r2, #1
 8005ed2:	701a      	strb	r2, [r3, #0]
 8005ed4:	e501      	b.n	80058da <_dtoa_r+0x49a>
 8005ed6:	2a00      	cmp	r2, #0
 8005ed8:	dd03      	ble.n	8005ee2 <_dtoa_r+0xaa2>
 8005eda:	2b39      	cmp	r3, #57	@ 0x39
 8005edc:	d0ee      	beq.n	8005ebc <_dtoa_r+0xa7c>
 8005ede:	3301      	adds	r3, #1
 8005ee0:	e7c9      	b.n	8005e76 <_dtoa_r+0xa36>
 8005ee2:	9a00      	ldr	r2, [sp, #0]
 8005ee4:	9908      	ldr	r1, [sp, #32]
 8005ee6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005eea:	428a      	cmp	r2, r1
 8005eec:	d028      	beq.n	8005f40 <_dtoa_r+0xb00>
 8005eee:	9902      	ldr	r1, [sp, #8]
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	220a      	movs	r2, #10
 8005ef4:	4648      	mov	r0, r9
 8005ef6:	f000 f927 	bl	8006148 <__multadd>
 8005efa:	42af      	cmp	r7, r5
 8005efc:	9002      	str	r0, [sp, #8]
 8005efe:	f04f 0300 	mov.w	r3, #0
 8005f02:	f04f 020a 	mov.w	r2, #10
 8005f06:	4639      	mov	r1, r7
 8005f08:	4648      	mov	r0, r9
 8005f0a:	d107      	bne.n	8005f1c <_dtoa_r+0xadc>
 8005f0c:	f000 f91c 	bl	8006148 <__multadd>
 8005f10:	4607      	mov	r7, r0
 8005f12:	4605      	mov	r5, r0
 8005f14:	9b00      	ldr	r3, [sp, #0]
 8005f16:	3301      	adds	r3, #1
 8005f18:	9300      	str	r3, [sp, #0]
 8005f1a:	e777      	b.n	8005e0c <_dtoa_r+0x9cc>
 8005f1c:	f000 f914 	bl	8006148 <__multadd>
 8005f20:	4629      	mov	r1, r5
 8005f22:	4607      	mov	r7, r0
 8005f24:	2300      	movs	r3, #0
 8005f26:	220a      	movs	r2, #10
 8005f28:	4648      	mov	r0, r9
 8005f2a:	f000 f90d 	bl	8006148 <__multadd>
 8005f2e:	4605      	mov	r5, r0
 8005f30:	e7f0      	b.n	8005f14 <_dtoa_r+0xad4>
 8005f32:	f1bb 0f00 	cmp.w	fp, #0
 8005f36:	bfcc      	ite	gt
 8005f38:	465e      	movgt	r6, fp
 8005f3a:	2601      	movle	r6, #1
 8005f3c:	4456      	add	r6, sl
 8005f3e:	2700      	movs	r7, #0
 8005f40:	9902      	ldr	r1, [sp, #8]
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	2201      	movs	r2, #1
 8005f46:	4648      	mov	r0, r9
 8005f48:	f000 faec 	bl	8006524 <__lshift>
 8005f4c:	4621      	mov	r1, r4
 8005f4e:	9002      	str	r0, [sp, #8]
 8005f50:	f000 fb54 	bl	80065fc <__mcmp>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	dcb4      	bgt.n	8005ec2 <_dtoa_r+0xa82>
 8005f58:	d102      	bne.n	8005f60 <_dtoa_r+0xb20>
 8005f5a:	9b00      	ldr	r3, [sp, #0]
 8005f5c:	07db      	lsls	r3, r3, #31
 8005f5e:	d4b0      	bmi.n	8005ec2 <_dtoa_r+0xa82>
 8005f60:	4633      	mov	r3, r6
 8005f62:	461e      	mov	r6, r3
 8005f64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f68:	2a30      	cmp	r2, #48	@ 0x30
 8005f6a:	d0fa      	beq.n	8005f62 <_dtoa_r+0xb22>
 8005f6c:	e4b5      	b.n	80058da <_dtoa_r+0x49a>
 8005f6e:	459a      	cmp	sl, r3
 8005f70:	d1a8      	bne.n	8005ec4 <_dtoa_r+0xa84>
 8005f72:	2331      	movs	r3, #49	@ 0x31
 8005f74:	f108 0801 	add.w	r8, r8, #1
 8005f78:	f88a 3000 	strb.w	r3, [sl]
 8005f7c:	e4ad      	b.n	80058da <_dtoa_r+0x49a>
 8005f7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005fdc <_dtoa_r+0xb9c>
 8005f84:	b11b      	cbz	r3, 8005f8e <_dtoa_r+0xb4e>
 8005f86:	f10a 0308 	add.w	r3, sl, #8
 8005f8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005f8c:	6013      	str	r3, [r2, #0]
 8005f8e:	4650      	mov	r0, sl
 8005f90:	b017      	add	sp, #92	@ 0x5c
 8005f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f96:	9b07      	ldr	r3, [sp, #28]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	f77f ae2e 	ble.w	8005bfa <_dtoa_r+0x7ba>
 8005f9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fa0:	9308      	str	r3, [sp, #32]
 8005fa2:	2001      	movs	r0, #1
 8005fa4:	e64d      	b.n	8005c42 <_dtoa_r+0x802>
 8005fa6:	f1bb 0f00 	cmp.w	fp, #0
 8005faa:	f77f aed9 	ble.w	8005d60 <_dtoa_r+0x920>
 8005fae:	4656      	mov	r6, sl
 8005fb0:	9802      	ldr	r0, [sp, #8]
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	f7ff f9bc 	bl	8005330 <quorem>
 8005fb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005fbc:	f806 3b01 	strb.w	r3, [r6], #1
 8005fc0:	eba6 020a 	sub.w	r2, r6, sl
 8005fc4:	4593      	cmp	fp, r2
 8005fc6:	ddb4      	ble.n	8005f32 <_dtoa_r+0xaf2>
 8005fc8:	9902      	ldr	r1, [sp, #8]
 8005fca:	2300      	movs	r3, #0
 8005fcc:	220a      	movs	r2, #10
 8005fce:	4648      	mov	r0, r9
 8005fd0:	f000 f8ba 	bl	8006148 <__multadd>
 8005fd4:	9002      	str	r0, [sp, #8]
 8005fd6:	e7eb      	b.n	8005fb0 <_dtoa_r+0xb70>
 8005fd8:	08025da9 	.word	0x08025da9
 8005fdc:	08025d2d 	.word	0x08025d2d

08005fe0 <_free_r>:
 8005fe0:	b538      	push	{r3, r4, r5, lr}
 8005fe2:	4605      	mov	r5, r0
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	d041      	beq.n	800606c <_free_r+0x8c>
 8005fe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fec:	1f0c      	subs	r4, r1, #4
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	bfb8      	it	lt
 8005ff2:	18e4      	addlt	r4, r4, r3
 8005ff4:	f7fe f94e 	bl	8004294 <__malloc_lock>
 8005ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8006070 <_free_r+0x90>)
 8005ffa:	6813      	ldr	r3, [r2, #0]
 8005ffc:	b933      	cbnz	r3, 800600c <_free_r+0x2c>
 8005ffe:	6063      	str	r3, [r4, #4]
 8006000:	6014      	str	r4, [r2, #0]
 8006002:	4628      	mov	r0, r5
 8006004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006008:	f7fe b94a 	b.w	80042a0 <__malloc_unlock>
 800600c:	42a3      	cmp	r3, r4
 800600e:	d908      	bls.n	8006022 <_free_r+0x42>
 8006010:	6820      	ldr	r0, [r4, #0]
 8006012:	1821      	adds	r1, r4, r0
 8006014:	428b      	cmp	r3, r1
 8006016:	bf01      	itttt	eq
 8006018:	6819      	ldreq	r1, [r3, #0]
 800601a:	685b      	ldreq	r3, [r3, #4]
 800601c:	1809      	addeq	r1, r1, r0
 800601e:	6021      	streq	r1, [r4, #0]
 8006020:	e7ed      	b.n	8005ffe <_free_r+0x1e>
 8006022:	461a      	mov	r2, r3
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	b10b      	cbz	r3, 800602c <_free_r+0x4c>
 8006028:	42a3      	cmp	r3, r4
 800602a:	d9fa      	bls.n	8006022 <_free_r+0x42>
 800602c:	6811      	ldr	r1, [r2, #0]
 800602e:	1850      	adds	r0, r2, r1
 8006030:	42a0      	cmp	r0, r4
 8006032:	d10b      	bne.n	800604c <_free_r+0x6c>
 8006034:	6820      	ldr	r0, [r4, #0]
 8006036:	4401      	add	r1, r0
 8006038:	1850      	adds	r0, r2, r1
 800603a:	4283      	cmp	r3, r0
 800603c:	6011      	str	r1, [r2, #0]
 800603e:	d1e0      	bne.n	8006002 <_free_r+0x22>
 8006040:	6818      	ldr	r0, [r3, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	6053      	str	r3, [r2, #4]
 8006046:	4408      	add	r0, r1
 8006048:	6010      	str	r0, [r2, #0]
 800604a:	e7da      	b.n	8006002 <_free_r+0x22>
 800604c:	d902      	bls.n	8006054 <_free_r+0x74>
 800604e:	230c      	movs	r3, #12
 8006050:	602b      	str	r3, [r5, #0]
 8006052:	e7d6      	b.n	8006002 <_free_r+0x22>
 8006054:	6820      	ldr	r0, [r4, #0]
 8006056:	1821      	adds	r1, r4, r0
 8006058:	428b      	cmp	r3, r1
 800605a:	bf04      	itt	eq
 800605c:	6819      	ldreq	r1, [r3, #0]
 800605e:	685b      	ldreq	r3, [r3, #4]
 8006060:	6063      	str	r3, [r4, #4]
 8006062:	bf04      	itt	eq
 8006064:	1809      	addeq	r1, r1, r0
 8006066:	6021      	streq	r1, [r4, #0]
 8006068:	6054      	str	r4, [r2, #4]
 800606a:	e7ca      	b.n	8006002 <_free_r+0x22>
 800606c:	bd38      	pop	{r3, r4, r5, pc}
 800606e:	bf00      	nop
 8006070:	20003928 	.word	0x20003928

08006074 <malloc>:
 8006074:	4b02      	ldr	r3, [pc, #8]	@ (8006080 <malloc+0xc>)
 8006076:	4601      	mov	r1, r0
 8006078:	6818      	ldr	r0, [r3, #0]
 800607a:	f7fe b88b 	b.w	8004194 <_malloc_r>
 800607e:	bf00      	nop
 8006080:	20001528 	.word	0x20001528

08006084 <_Balloc>:
 8006084:	b570      	push	{r4, r5, r6, lr}
 8006086:	69c6      	ldr	r6, [r0, #28]
 8006088:	4604      	mov	r4, r0
 800608a:	460d      	mov	r5, r1
 800608c:	b976      	cbnz	r6, 80060ac <_Balloc+0x28>
 800608e:	2010      	movs	r0, #16
 8006090:	f7ff fff0 	bl	8006074 <malloc>
 8006094:	4602      	mov	r2, r0
 8006096:	61e0      	str	r0, [r4, #28]
 8006098:	b920      	cbnz	r0, 80060a4 <_Balloc+0x20>
 800609a:	4b18      	ldr	r3, [pc, #96]	@ (80060fc <_Balloc+0x78>)
 800609c:	4818      	ldr	r0, [pc, #96]	@ (8006100 <_Balloc+0x7c>)
 800609e:	216b      	movs	r1, #107	@ 0x6b
 80060a0:	f001 ff2e 	bl	8007f00 <__assert_func>
 80060a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060a8:	6006      	str	r6, [r0, #0]
 80060aa:	60c6      	str	r6, [r0, #12]
 80060ac:	69e6      	ldr	r6, [r4, #28]
 80060ae:	68f3      	ldr	r3, [r6, #12]
 80060b0:	b183      	cbz	r3, 80060d4 <_Balloc+0x50>
 80060b2:	69e3      	ldr	r3, [r4, #28]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80060ba:	b9b8      	cbnz	r0, 80060ec <_Balloc+0x68>
 80060bc:	2101      	movs	r1, #1
 80060be:	fa01 f605 	lsl.w	r6, r1, r5
 80060c2:	1d72      	adds	r2, r6, #5
 80060c4:	0092      	lsls	r2, r2, #2
 80060c6:	4620      	mov	r0, r4
 80060c8:	f7fe f82e 	bl	8004128 <_calloc_r>
 80060cc:	b160      	cbz	r0, 80060e8 <_Balloc+0x64>
 80060ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80060d2:	e00e      	b.n	80060f2 <_Balloc+0x6e>
 80060d4:	2221      	movs	r2, #33	@ 0x21
 80060d6:	2104      	movs	r1, #4
 80060d8:	4620      	mov	r0, r4
 80060da:	f7fe f825 	bl	8004128 <_calloc_r>
 80060de:	69e3      	ldr	r3, [r4, #28]
 80060e0:	60f0      	str	r0, [r6, #12]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1e4      	bne.n	80060b2 <_Balloc+0x2e>
 80060e8:	2000      	movs	r0, #0
 80060ea:	bd70      	pop	{r4, r5, r6, pc}
 80060ec:	6802      	ldr	r2, [r0, #0]
 80060ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80060f2:	2300      	movs	r3, #0
 80060f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060f8:	e7f7      	b.n	80060ea <_Balloc+0x66>
 80060fa:	bf00      	nop
 80060fc:	08025d3a 	.word	0x08025d3a
 8006100:	08025dba 	.word	0x08025dba

08006104 <_Bfree>:
 8006104:	b570      	push	{r4, r5, r6, lr}
 8006106:	69c6      	ldr	r6, [r0, #28]
 8006108:	4605      	mov	r5, r0
 800610a:	460c      	mov	r4, r1
 800610c:	b976      	cbnz	r6, 800612c <_Bfree+0x28>
 800610e:	2010      	movs	r0, #16
 8006110:	f7ff ffb0 	bl	8006074 <malloc>
 8006114:	4602      	mov	r2, r0
 8006116:	61e8      	str	r0, [r5, #28]
 8006118:	b920      	cbnz	r0, 8006124 <_Bfree+0x20>
 800611a:	4b09      	ldr	r3, [pc, #36]	@ (8006140 <_Bfree+0x3c>)
 800611c:	4809      	ldr	r0, [pc, #36]	@ (8006144 <_Bfree+0x40>)
 800611e:	218f      	movs	r1, #143	@ 0x8f
 8006120:	f001 feee 	bl	8007f00 <__assert_func>
 8006124:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006128:	6006      	str	r6, [r0, #0]
 800612a:	60c6      	str	r6, [r0, #12]
 800612c:	b13c      	cbz	r4, 800613e <_Bfree+0x3a>
 800612e:	69eb      	ldr	r3, [r5, #28]
 8006130:	6862      	ldr	r2, [r4, #4]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006138:	6021      	str	r1, [r4, #0]
 800613a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800613e:	bd70      	pop	{r4, r5, r6, pc}
 8006140:	08025d3a 	.word	0x08025d3a
 8006144:	08025dba 	.word	0x08025dba

08006148 <__multadd>:
 8006148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800614c:	690d      	ldr	r5, [r1, #16]
 800614e:	4607      	mov	r7, r0
 8006150:	460c      	mov	r4, r1
 8006152:	461e      	mov	r6, r3
 8006154:	f101 0c14 	add.w	ip, r1, #20
 8006158:	2000      	movs	r0, #0
 800615a:	f8dc 3000 	ldr.w	r3, [ip]
 800615e:	b299      	uxth	r1, r3
 8006160:	fb02 6101 	mla	r1, r2, r1, r6
 8006164:	0c1e      	lsrs	r6, r3, #16
 8006166:	0c0b      	lsrs	r3, r1, #16
 8006168:	fb02 3306 	mla	r3, r2, r6, r3
 800616c:	b289      	uxth	r1, r1
 800616e:	3001      	adds	r0, #1
 8006170:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006174:	4285      	cmp	r5, r0
 8006176:	f84c 1b04 	str.w	r1, [ip], #4
 800617a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800617e:	dcec      	bgt.n	800615a <__multadd+0x12>
 8006180:	b30e      	cbz	r6, 80061c6 <__multadd+0x7e>
 8006182:	68a3      	ldr	r3, [r4, #8]
 8006184:	42ab      	cmp	r3, r5
 8006186:	dc19      	bgt.n	80061bc <__multadd+0x74>
 8006188:	6861      	ldr	r1, [r4, #4]
 800618a:	4638      	mov	r0, r7
 800618c:	3101      	adds	r1, #1
 800618e:	f7ff ff79 	bl	8006084 <_Balloc>
 8006192:	4680      	mov	r8, r0
 8006194:	b928      	cbnz	r0, 80061a2 <__multadd+0x5a>
 8006196:	4602      	mov	r2, r0
 8006198:	4b0c      	ldr	r3, [pc, #48]	@ (80061cc <__multadd+0x84>)
 800619a:	480d      	ldr	r0, [pc, #52]	@ (80061d0 <__multadd+0x88>)
 800619c:	21ba      	movs	r1, #186	@ 0xba
 800619e:	f001 feaf 	bl	8007f00 <__assert_func>
 80061a2:	6922      	ldr	r2, [r4, #16]
 80061a4:	3202      	adds	r2, #2
 80061a6:	f104 010c 	add.w	r1, r4, #12
 80061aa:	0092      	lsls	r2, r2, #2
 80061ac:	300c      	adds	r0, #12
 80061ae:	f7ff f8aa 	bl	8005306 <memcpy>
 80061b2:	4621      	mov	r1, r4
 80061b4:	4638      	mov	r0, r7
 80061b6:	f7ff ffa5 	bl	8006104 <_Bfree>
 80061ba:	4644      	mov	r4, r8
 80061bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80061c0:	3501      	adds	r5, #1
 80061c2:	615e      	str	r6, [r3, #20]
 80061c4:	6125      	str	r5, [r4, #16]
 80061c6:	4620      	mov	r0, r4
 80061c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061cc:	08025da9 	.word	0x08025da9
 80061d0:	08025dba 	.word	0x08025dba

080061d4 <__s2b>:
 80061d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061d8:	460c      	mov	r4, r1
 80061da:	4615      	mov	r5, r2
 80061dc:	461f      	mov	r7, r3
 80061de:	2209      	movs	r2, #9
 80061e0:	3308      	adds	r3, #8
 80061e2:	4606      	mov	r6, r0
 80061e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80061e8:	2100      	movs	r1, #0
 80061ea:	2201      	movs	r2, #1
 80061ec:	429a      	cmp	r2, r3
 80061ee:	db09      	blt.n	8006204 <__s2b+0x30>
 80061f0:	4630      	mov	r0, r6
 80061f2:	f7ff ff47 	bl	8006084 <_Balloc>
 80061f6:	b940      	cbnz	r0, 800620a <__s2b+0x36>
 80061f8:	4602      	mov	r2, r0
 80061fa:	4b19      	ldr	r3, [pc, #100]	@ (8006260 <__s2b+0x8c>)
 80061fc:	4819      	ldr	r0, [pc, #100]	@ (8006264 <__s2b+0x90>)
 80061fe:	21d3      	movs	r1, #211	@ 0xd3
 8006200:	f001 fe7e 	bl	8007f00 <__assert_func>
 8006204:	0052      	lsls	r2, r2, #1
 8006206:	3101      	adds	r1, #1
 8006208:	e7f0      	b.n	80061ec <__s2b+0x18>
 800620a:	9b08      	ldr	r3, [sp, #32]
 800620c:	6143      	str	r3, [r0, #20]
 800620e:	2d09      	cmp	r5, #9
 8006210:	f04f 0301 	mov.w	r3, #1
 8006214:	6103      	str	r3, [r0, #16]
 8006216:	dd16      	ble.n	8006246 <__s2b+0x72>
 8006218:	f104 0909 	add.w	r9, r4, #9
 800621c:	46c8      	mov	r8, r9
 800621e:	442c      	add	r4, r5
 8006220:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006224:	4601      	mov	r1, r0
 8006226:	3b30      	subs	r3, #48	@ 0x30
 8006228:	220a      	movs	r2, #10
 800622a:	4630      	mov	r0, r6
 800622c:	f7ff ff8c 	bl	8006148 <__multadd>
 8006230:	45a0      	cmp	r8, r4
 8006232:	d1f5      	bne.n	8006220 <__s2b+0x4c>
 8006234:	f1a5 0408 	sub.w	r4, r5, #8
 8006238:	444c      	add	r4, r9
 800623a:	1b2d      	subs	r5, r5, r4
 800623c:	1963      	adds	r3, r4, r5
 800623e:	42bb      	cmp	r3, r7
 8006240:	db04      	blt.n	800624c <__s2b+0x78>
 8006242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006246:	340a      	adds	r4, #10
 8006248:	2509      	movs	r5, #9
 800624a:	e7f6      	b.n	800623a <__s2b+0x66>
 800624c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006250:	4601      	mov	r1, r0
 8006252:	3b30      	subs	r3, #48	@ 0x30
 8006254:	220a      	movs	r2, #10
 8006256:	4630      	mov	r0, r6
 8006258:	f7ff ff76 	bl	8006148 <__multadd>
 800625c:	e7ee      	b.n	800623c <__s2b+0x68>
 800625e:	bf00      	nop
 8006260:	08025da9 	.word	0x08025da9
 8006264:	08025dba 	.word	0x08025dba

08006268 <__hi0bits>:
 8006268:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800626c:	4603      	mov	r3, r0
 800626e:	bf36      	itet	cc
 8006270:	0403      	lslcc	r3, r0, #16
 8006272:	2000      	movcs	r0, #0
 8006274:	2010      	movcc	r0, #16
 8006276:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800627a:	bf3c      	itt	cc
 800627c:	021b      	lslcc	r3, r3, #8
 800627e:	3008      	addcc	r0, #8
 8006280:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006284:	bf3c      	itt	cc
 8006286:	011b      	lslcc	r3, r3, #4
 8006288:	3004      	addcc	r0, #4
 800628a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800628e:	bf3c      	itt	cc
 8006290:	009b      	lslcc	r3, r3, #2
 8006292:	3002      	addcc	r0, #2
 8006294:	2b00      	cmp	r3, #0
 8006296:	db05      	blt.n	80062a4 <__hi0bits+0x3c>
 8006298:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800629c:	f100 0001 	add.w	r0, r0, #1
 80062a0:	bf08      	it	eq
 80062a2:	2020      	moveq	r0, #32
 80062a4:	4770      	bx	lr

080062a6 <__lo0bits>:
 80062a6:	6803      	ldr	r3, [r0, #0]
 80062a8:	4602      	mov	r2, r0
 80062aa:	f013 0007 	ands.w	r0, r3, #7
 80062ae:	d00b      	beq.n	80062c8 <__lo0bits+0x22>
 80062b0:	07d9      	lsls	r1, r3, #31
 80062b2:	d421      	bmi.n	80062f8 <__lo0bits+0x52>
 80062b4:	0798      	lsls	r0, r3, #30
 80062b6:	bf49      	itett	mi
 80062b8:	085b      	lsrmi	r3, r3, #1
 80062ba:	089b      	lsrpl	r3, r3, #2
 80062bc:	2001      	movmi	r0, #1
 80062be:	6013      	strmi	r3, [r2, #0]
 80062c0:	bf5c      	itt	pl
 80062c2:	6013      	strpl	r3, [r2, #0]
 80062c4:	2002      	movpl	r0, #2
 80062c6:	4770      	bx	lr
 80062c8:	b299      	uxth	r1, r3
 80062ca:	b909      	cbnz	r1, 80062d0 <__lo0bits+0x2a>
 80062cc:	0c1b      	lsrs	r3, r3, #16
 80062ce:	2010      	movs	r0, #16
 80062d0:	b2d9      	uxtb	r1, r3
 80062d2:	b909      	cbnz	r1, 80062d8 <__lo0bits+0x32>
 80062d4:	3008      	adds	r0, #8
 80062d6:	0a1b      	lsrs	r3, r3, #8
 80062d8:	0719      	lsls	r1, r3, #28
 80062da:	bf04      	itt	eq
 80062dc:	091b      	lsreq	r3, r3, #4
 80062de:	3004      	addeq	r0, #4
 80062e0:	0799      	lsls	r1, r3, #30
 80062e2:	bf04      	itt	eq
 80062e4:	089b      	lsreq	r3, r3, #2
 80062e6:	3002      	addeq	r0, #2
 80062e8:	07d9      	lsls	r1, r3, #31
 80062ea:	d403      	bmi.n	80062f4 <__lo0bits+0x4e>
 80062ec:	085b      	lsrs	r3, r3, #1
 80062ee:	f100 0001 	add.w	r0, r0, #1
 80062f2:	d003      	beq.n	80062fc <__lo0bits+0x56>
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	4770      	bx	lr
 80062f8:	2000      	movs	r0, #0
 80062fa:	4770      	bx	lr
 80062fc:	2020      	movs	r0, #32
 80062fe:	4770      	bx	lr

08006300 <__i2b>:
 8006300:	b510      	push	{r4, lr}
 8006302:	460c      	mov	r4, r1
 8006304:	2101      	movs	r1, #1
 8006306:	f7ff febd 	bl	8006084 <_Balloc>
 800630a:	4602      	mov	r2, r0
 800630c:	b928      	cbnz	r0, 800631a <__i2b+0x1a>
 800630e:	4b05      	ldr	r3, [pc, #20]	@ (8006324 <__i2b+0x24>)
 8006310:	4805      	ldr	r0, [pc, #20]	@ (8006328 <__i2b+0x28>)
 8006312:	f240 1145 	movw	r1, #325	@ 0x145
 8006316:	f001 fdf3 	bl	8007f00 <__assert_func>
 800631a:	2301      	movs	r3, #1
 800631c:	6144      	str	r4, [r0, #20]
 800631e:	6103      	str	r3, [r0, #16]
 8006320:	bd10      	pop	{r4, pc}
 8006322:	bf00      	nop
 8006324:	08025da9 	.word	0x08025da9
 8006328:	08025dba 	.word	0x08025dba

0800632c <__multiply>:
 800632c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006330:	4617      	mov	r7, r2
 8006332:	690a      	ldr	r2, [r1, #16]
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	429a      	cmp	r2, r3
 8006338:	bfa8      	it	ge
 800633a:	463b      	movge	r3, r7
 800633c:	4689      	mov	r9, r1
 800633e:	bfa4      	itt	ge
 8006340:	460f      	movge	r7, r1
 8006342:	4699      	movge	r9, r3
 8006344:	693d      	ldr	r5, [r7, #16]
 8006346:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	6879      	ldr	r1, [r7, #4]
 800634e:	eb05 060a 	add.w	r6, r5, sl
 8006352:	42b3      	cmp	r3, r6
 8006354:	b085      	sub	sp, #20
 8006356:	bfb8      	it	lt
 8006358:	3101      	addlt	r1, #1
 800635a:	f7ff fe93 	bl	8006084 <_Balloc>
 800635e:	b930      	cbnz	r0, 800636e <__multiply+0x42>
 8006360:	4602      	mov	r2, r0
 8006362:	4b41      	ldr	r3, [pc, #260]	@ (8006468 <__multiply+0x13c>)
 8006364:	4841      	ldr	r0, [pc, #260]	@ (800646c <__multiply+0x140>)
 8006366:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800636a:	f001 fdc9 	bl	8007f00 <__assert_func>
 800636e:	f100 0414 	add.w	r4, r0, #20
 8006372:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006376:	4623      	mov	r3, r4
 8006378:	2200      	movs	r2, #0
 800637a:	4573      	cmp	r3, lr
 800637c:	d320      	bcc.n	80063c0 <__multiply+0x94>
 800637e:	f107 0814 	add.w	r8, r7, #20
 8006382:	f109 0114 	add.w	r1, r9, #20
 8006386:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800638a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800638e:	9302      	str	r3, [sp, #8]
 8006390:	1beb      	subs	r3, r5, r7
 8006392:	3b15      	subs	r3, #21
 8006394:	f023 0303 	bic.w	r3, r3, #3
 8006398:	3304      	adds	r3, #4
 800639a:	3715      	adds	r7, #21
 800639c:	42bd      	cmp	r5, r7
 800639e:	bf38      	it	cc
 80063a0:	2304      	movcc	r3, #4
 80063a2:	9301      	str	r3, [sp, #4]
 80063a4:	9b02      	ldr	r3, [sp, #8]
 80063a6:	9103      	str	r1, [sp, #12]
 80063a8:	428b      	cmp	r3, r1
 80063aa:	d80c      	bhi.n	80063c6 <__multiply+0x9a>
 80063ac:	2e00      	cmp	r6, #0
 80063ae:	dd03      	ble.n	80063b8 <__multiply+0x8c>
 80063b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d055      	beq.n	8006464 <__multiply+0x138>
 80063b8:	6106      	str	r6, [r0, #16]
 80063ba:	b005      	add	sp, #20
 80063bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c0:	f843 2b04 	str.w	r2, [r3], #4
 80063c4:	e7d9      	b.n	800637a <__multiply+0x4e>
 80063c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80063ca:	f1ba 0f00 	cmp.w	sl, #0
 80063ce:	d01f      	beq.n	8006410 <__multiply+0xe4>
 80063d0:	46c4      	mov	ip, r8
 80063d2:	46a1      	mov	r9, r4
 80063d4:	2700      	movs	r7, #0
 80063d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80063da:	f8d9 3000 	ldr.w	r3, [r9]
 80063de:	fa1f fb82 	uxth.w	fp, r2
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80063e8:	443b      	add	r3, r7
 80063ea:	f8d9 7000 	ldr.w	r7, [r9]
 80063ee:	0c12      	lsrs	r2, r2, #16
 80063f0:	0c3f      	lsrs	r7, r7, #16
 80063f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80063f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006400:	4565      	cmp	r5, ip
 8006402:	f849 3b04 	str.w	r3, [r9], #4
 8006406:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800640a:	d8e4      	bhi.n	80063d6 <__multiply+0xaa>
 800640c:	9b01      	ldr	r3, [sp, #4]
 800640e:	50e7      	str	r7, [r4, r3]
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006416:	3104      	adds	r1, #4
 8006418:	f1b9 0f00 	cmp.w	r9, #0
 800641c:	d020      	beq.n	8006460 <__multiply+0x134>
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	4647      	mov	r7, r8
 8006422:	46a4      	mov	ip, r4
 8006424:	f04f 0a00 	mov.w	sl, #0
 8006428:	f8b7 b000 	ldrh.w	fp, [r7]
 800642c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006430:	fb09 220b 	mla	r2, r9, fp, r2
 8006434:	4452      	add	r2, sl
 8006436:	b29b      	uxth	r3, r3
 8006438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800643c:	f84c 3b04 	str.w	r3, [ip], #4
 8006440:	f857 3b04 	ldr.w	r3, [r7], #4
 8006444:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006448:	f8bc 3000 	ldrh.w	r3, [ip]
 800644c:	fb09 330a 	mla	r3, r9, sl, r3
 8006450:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006454:	42bd      	cmp	r5, r7
 8006456:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800645a:	d8e5      	bhi.n	8006428 <__multiply+0xfc>
 800645c:	9a01      	ldr	r2, [sp, #4]
 800645e:	50a3      	str	r3, [r4, r2]
 8006460:	3404      	adds	r4, #4
 8006462:	e79f      	b.n	80063a4 <__multiply+0x78>
 8006464:	3e01      	subs	r6, #1
 8006466:	e7a1      	b.n	80063ac <__multiply+0x80>
 8006468:	08025da9 	.word	0x08025da9
 800646c:	08025dba 	.word	0x08025dba

08006470 <__pow5mult>:
 8006470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006474:	4615      	mov	r5, r2
 8006476:	f012 0203 	ands.w	r2, r2, #3
 800647a:	4607      	mov	r7, r0
 800647c:	460e      	mov	r6, r1
 800647e:	d007      	beq.n	8006490 <__pow5mult+0x20>
 8006480:	4c25      	ldr	r4, [pc, #148]	@ (8006518 <__pow5mult+0xa8>)
 8006482:	3a01      	subs	r2, #1
 8006484:	2300      	movs	r3, #0
 8006486:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800648a:	f7ff fe5d 	bl	8006148 <__multadd>
 800648e:	4606      	mov	r6, r0
 8006490:	10ad      	asrs	r5, r5, #2
 8006492:	d03d      	beq.n	8006510 <__pow5mult+0xa0>
 8006494:	69fc      	ldr	r4, [r7, #28]
 8006496:	b97c      	cbnz	r4, 80064b8 <__pow5mult+0x48>
 8006498:	2010      	movs	r0, #16
 800649a:	f7ff fdeb 	bl	8006074 <malloc>
 800649e:	4602      	mov	r2, r0
 80064a0:	61f8      	str	r0, [r7, #28]
 80064a2:	b928      	cbnz	r0, 80064b0 <__pow5mult+0x40>
 80064a4:	4b1d      	ldr	r3, [pc, #116]	@ (800651c <__pow5mult+0xac>)
 80064a6:	481e      	ldr	r0, [pc, #120]	@ (8006520 <__pow5mult+0xb0>)
 80064a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80064ac:	f001 fd28 	bl	8007f00 <__assert_func>
 80064b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064b4:	6004      	str	r4, [r0, #0]
 80064b6:	60c4      	str	r4, [r0, #12]
 80064b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80064bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80064c0:	b94c      	cbnz	r4, 80064d6 <__pow5mult+0x66>
 80064c2:	f240 2171 	movw	r1, #625	@ 0x271
 80064c6:	4638      	mov	r0, r7
 80064c8:	f7ff ff1a 	bl	8006300 <__i2b>
 80064cc:	2300      	movs	r3, #0
 80064ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80064d2:	4604      	mov	r4, r0
 80064d4:	6003      	str	r3, [r0, #0]
 80064d6:	f04f 0900 	mov.w	r9, #0
 80064da:	07eb      	lsls	r3, r5, #31
 80064dc:	d50a      	bpl.n	80064f4 <__pow5mult+0x84>
 80064de:	4631      	mov	r1, r6
 80064e0:	4622      	mov	r2, r4
 80064e2:	4638      	mov	r0, r7
 80064e4:	f7ff ff22 	bl	800632c <__multiply>
 80064e8:	4631      	mov	r1, r6
 80064ea:	4680      	mov	r8, r0
 80064ec:	4638      	mov	r0, r7
 80064ee:	f7ff fe09 	bl	8006104 <_Bfree>
 80064f2:	4646      	mov	r6, r8
 80064f4:	106d      	asrs	r5, r5, #1
 80064f6:	d00b      	beq.n	8006510 <__pow5mult+0xa0>
 80064f8:	6820      	ldr	r0, [r4, #0]
 80064fa:	b938      	cbnz	r0, 800650c <__pow5mult+0x9c>
 80064fc:	4622      	mov	r2, r4
 80064fe:	4621      	mov	r1, r4
 8006500:	4638      	mov	r0, r7
 8006502:	f7ff ff13 	bl	800632c <__multiply>
 8006506:	6020      	str	r0, [r4, #0]
 8006508:	f8c0 9000 	str.w	r9, [r0]
 800650c:	4604      	mov	r4, r0
 800650e:	e7e4      	b.n	80064da <__pow5mult+0x6a>
 8006510:	4630      	mov	r0, r6
 8006512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006516:	bf00      	nop
 8006518:	08025ecc 	.word	0x08025ecc
 800651c:	08025d3a 	.word	0x08025d3a
 8006520:	08025dba 	.word	0x08025dba

08006524 <__lshift>:
 8006524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006528:	460c      	mov	r4, r1
 800652a:	6849      	ldr	r1, [r1, #4]
 800652c:	6923      	ldr	r3, [r4, #16]
 800652e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006532:	68a3      	ldr	r3, [r4, #8]
 8006534:	4607      	mov	r7, r0
 8006536:	4691      	mov	r9, r2
 8006538:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800653c:	f108 0601 	add.w	r6, r8, #1
 8006540:	42b3      	cmp	r3, r6
 8006542:	db0b      	blt.n	800655c <__lshift+0x38>
 8006544:	4638      	mov	r0, r7
 8006546:	f7ff fd9d 	bl	8006084 <_Balloc>
 800654a:	4605      	mov	r5, r0
 800654c:	b948      	cbnz	r0, 8006562 <__lshift+0x3e>
 800654e:	4602      	mov	r2, r0
 8006550:	4b28      	ldr	r3, [pc, #160]	@ (80065f4 <__lshift+0xd0>)
 8006552:	4829      	ldr	r0, [pc, #164]	@ (80065f8 <__lshift+0xd4>)
 8006554:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006558:	f001 fcd2 	bl	8007f00 <__assert_func>
 800655c:	3101      	adds	r1, #1
 800655e:	005b      	lsls	r3, r3, #1
 8006560:	e7ee      	b.n	8006540 <__lshift+0x1c>
 8006562:	2300      	movs	r3, #0
 8006564:	f100 0114 	add.w	r1, r0, #20
 8006568:	f100 0210 	add.w	r2, r0, #16
 800656c:	4618      	mov	r0, r3
 800656e:	4553      	cmp	r3, sl
 8006570:	db33      	blt.n	80065da <__lshift+0xb6>
 8006572:	6920      	ldr	r0, [r4, #16]
 8006574:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006578:	f104 0314 	add.w	r3, r4, #20
 800657c:	f019 091f 	ands.w	r9, r9, #31
 8006580:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006584:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006588:	d02b      	beq.n	80065e2 <__lshift+0xbe>
 800658a:	f1c9 0e20 	rsb	lr, r9, #32
 800658e:	468a      	mov	sl, r1
 8006590:	2200      	movs	r2, #0
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	fa00 f009 	lsl.w	r0, r0, r9
 8006598:	4310      	orrs	r0, r2
 800659a:	f84a 0b04 	str.w	r0, [sl], #4
 800659e:	f853 2b04 	ldr.w	r2, [r3], #4
 80065a2:	459c      	cmp	ip, r3
 80065a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80065a8:	d8f3      	bhi.n	8006592 <__lshift+0x6e>
 80065aa:	ebac 0304 	sub.w	r3, ip, r4
 80065ae:	3b15      	subs	r3, #21
 80065b0:	f023 0303 	bic.w	r3, r3, #3
 80065b4:	3304      	adds	r3, #4
 80065b6:	f104 0015 	add.w	r0, r4, #21
 80065ba:	4560      	cmp	r0, ip
 80065bc:	bf88      	it	hi
 80065be:	2304      	movhi	r3, #4
 80065c0:	50ca      	str	r2, [r1, r3]
 80065c2:	b10a      	cbz	r2, 80065c8 <__lshift+0xa4>
 80065c4:	f108 0602 	add.w	r6, r8, #2
 80065c8:	3e01      	subs	r6, #1
 80065ca:	4638      	mov	r0, r7
 80065cc:	612e      	str	r6, [r5, #16]
 80065ce:	4621      	mov	r1, r4
 80065d0:	f7ff fd98 	bl	8006104 <_Bfree>
 80065d4:	4628      	mov	r0, r5
 80065d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065da:	f842 0f04 	str.w	r0, [r2, #4]!
 80065de:	3301      	adds	r3, #1
 80065e0:	e7c5      	b.n	800656e <__lshift+0x4a>
 80065e2:	3904      	subs	r1, #4
 80065e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80065e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80065ec:	459c      	cmp	ip, r3
 80065ee:	d8f9      	bhi.n	80065e4 <__lshift+0xc0>
 80065f0:	e7ea      	b.n	80065c8 <__lshift+0xa4>
 80065f2:	bf00      	nop
 80065f4:	08025da9 	.word	0x08025da9
 80065f8:	08025dba 	.word	0x08025dba

080065fc <__mcmp>:
 80065fc:	690a      	ldr	r2, [r1, #16]
 80065fe:	4603      	mov	r3, r0
 8006600:	6900      	ldr	r0, [r0, #16]
 8006602:	1a80      	subs	r0, r0, r2
 8006604:	b530      	push	{r4, r5, lr}
 8006606:	d10e      	bne.n	8006626 <__mcmp+0x2a>
 8006608:	3314      	adds	r3, #20
 800660a:	3114      	adds	r1, #20
 800660c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006610:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800661c:	4295      	cmp	r5, r2
 800661e:	d003      	beq.n	8006628 <__mcmp+0x2c>
 8006620:	d205      	bcs.n	800662e <__mcmp+0x32>
 8006622:	f04f 30ff 	mov.w	r0, #4294967295
 8006626:	bd30      	pop	{r4, r5, pc}
 8006628:	42a3      	cmp	r3, r4
 800662a:	d3f3      	bcc.n	8006614 <__mcmp+0x18>
 800662c:	e7fb      	b.n	8006626 <__mcmp+0x2a>
 800662e:	2001      	movs	r0, #1
 8006630:	e7f9      	b.n	8006626 <__mcmp+0x2a>
	...

08006634 <__mdiff>:
 8006634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006638:	4689      	mov	r9, r1
 800663a:	4606      	mov	r6, r0
 800663c:	4611      	mov	r1, r2
 800663e:	4648      	mov	r0, r9
 8006640:	4614      	mov	r4, r2
 8006642:	f7ff ffdb 	bl	80065fc <__mcmp>
 8006646:	1e05      	subs	r5, r0, #0
 8006648:	d112      	bne.n	8006670 <__mdiff+0x3c>
 800664a:	4629      	mov	r1, r5
 800664c:	4630      	mov	r0, r6
 800664e:	f7ff fd19 	bl	8006084 <_Balloc>
 8006652:	4602      	mov	r2, r0
 8006654:	b928      	cbnz	r0, 8006662 <__mdiff+0x2e>
 8006656:	4b3f      	ldr	r3, [pc, #252]	@ (8006754 <__mdiff+0x120>)
 8006658:	f240 2137 	movw	r1, #567	@ 0x237
 800665c:	483e      	ldr	r0, [pc, #248]	@ (8006758 <__mdiff+0x124>)
 800665e:	f001 fc4f 	bl	8007f00 <__assert_func>
 8006662:	2301      	movs	r3, #1
 8006664:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006668:	4610      	mov	r0, r2
 800666a:	b003      	add	sp, #12
 800666c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006670:	bfbc      	itt	lt
 8006672:	464b      	movlt	r3, r9
 8006674:	46a1      	movlt	r9, r4
 8006676:	4630      	mov	r0, r6
 8006678:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800667c:	bfba      	itte	lt
 800667e:	461c      	movlt	r4, r3
 8006680:	2501      	movlt	r5, #1
 8006682:	2500      	movge	r5, #0
 8006684:	f7ff fcfe 	bl	8006084 <_Balloc>
 8006688:	4602      	mov	r2, r0
 800668a:	b918      	cbnz	r0, 8006694 <__mdiff+0x60>
 800668c:	4b31      	ldr	r3, [pc, #196]	@ (8006754 <__mdiff+0x120>)
 800668e:	f240 2145 	movw	r1, #581	@ 0x245
 8006692:	e7e3      	b.n	800665c <__mdiff+0x28>
 8006694:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006698:	6926      	ldr	r6, [r4, #16]
 800669a:	60c5      	str	r5, [r0, #12]
 800669c:	f109 0310 	add.w	r3, r9, #16
 80066a0:	f109 0514 	add.w	r5, r9, #20
 80066a4:	f104 0e14 	add.w	lr, r4, #20
 80066a8:	f100 0b14 	add.w	fp, r0, #20
 80066ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80066b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80066b4:	9301      	str	r3, [sp, #4]
 80066b6:	46d9      	mov	r9, fp
 80066b8:	f04f 0c00 	mov.w	ip, #0
 80066bc:	9b01      	ldr	r3, [sp, #4]
 80066be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80066c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80066c6:	9301      	str	r3, [sp, #4]
 80066c8:	fa1f f38a 	uxth.w	r3, sl
 80066cc:	4619      	mov	r1, r3
 80066ce:	b283      	uxth	r3, r0
 80066d0:	1acb      	subs	r3, r1, r3
 80066d2:	0c00      	lsrs	r0, r0, #16
 80066d4:	4463      	add	r3, ip
 80066d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80066da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80066de:	b29b      	uxth	r3, r3
 80066e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80066e4:	4576      	cmp	r6, lr
 80066e6:	f849 3b04 	str.w	r3, [r9], #4
 80066ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066ee:	d8e5      	bhi.n	80066bc <__mdiff+0x88>
 80066f0:	1b33      	subs	r3, r6, r4
 80066f2:	3b15      	subs	r3, #21
 80066f4:	f023 0303 	bic.w	r3, r3, #3
 80066f8:	3415      	adds	r4, #21
 80066fa:	3304      	adds	r3, #4
 80066fc:	42a6      	cmp	r6, r4
 80066fe:	bf38      	it	cc
 8006700:	2304      	movcc	r3, #4
 8006702:	441d      	add	r5, r3
 8006704:	445b      	add	r3, fp
 8006706:	461e      	mov	r6, r3
 8006708:	462c      	mov	r4, r5
 800670a:	4544      	cmp	r4, r8
 800670c:	d30e      	bcc.n	800672c <__mdiff+0xf8>
 800670e:	f108 0103 	add.w	r1, r8, #3
 8006712:	1b49      	subs	r1, r1, r5
 8006714:	f021 0103 	bic.w	r1, r1, #3
 8006718:	3d03      	subs	r5, #3
 800671a:	45a8      	cmp	r8, r5
 800671c:	bf38      	it	cc
 800671e:	2100      	movcc	r1, #0
 8006720:	440b      	add	r3, r1
 8006722:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006726:	b191      	cbz	r1, 800674e <__mdiff+0x11a>
 8006728:	6117      	str	r7, [r2, #16]
 800672a:	e79d      	b.n	8006668 <__mdiff+0x34>
 800672c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006730:	46e6      	mov	lr, ip
 8006732:	0c08      	lsrs	r0, r1, #16
 8006734:	fa1c fc81 	uxtah	ip, ip, r1
 8006738:	4471      	add	r1, lr
 800673a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800673e:	b289      	uxth	r1, r1
 8006740:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006744:	f846 1b04 	str.w	r1, [r6], #4
 8006748:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800674c:	e7dd      	b.n	800670a <__mdiff+0xd6>
 800674e:	3f01      	subs	r7, #1
 8006750:	e7e7      	b.n	8006722 <__mdiff+0xee>
 8006752:	bf00      	nop
 8006754:	08025da9 	.word	0x08025da9
 8006758:	08025dba 	.word	0x08025dba

0800675c <__ulp>:
 800675c:	b082      	sub	sp, #8
 800675e:	ed8d 0b00 	vstr	d0, [sp]
 8006762:	9a01      	ldr	r2, [sp, #4]
 8006764:	4b0f      	ldr	r3, [pc, #60]	@ (80067a4 <__ulp+0x48>)
 8006766:	4013      	ands	r3, r2
 8006768:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800676c:	2b00      	cmp	r3, #0
 800676e:	dc08      	bgt.n	8006782 <__ulp+0x26>
 8006770:	425b      	negs	r3, r3
 8006772:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006776:	ea4f 5223 	mov.w	r2, r3, asr #20
 800677a:	da04      	bge.n	8006786 <__ulp+0x2a>
 800677c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006780:	4113      	asrs	r3, r2
 8006782:	2200      	movs	r2, #0
 8006784:	e008      	b.n	8006798 <__ulp+0x3c>
 8006786:	f1a2 0314 	sub.w	r3, r2, #20
 800678a:	2b1e      	cmp	r3, #30
 800678c:	bfda      	itte	le
 800678e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006792:	40da      	lsrle	r2, r3
 8006794:	2201      	movgt	r2, #1
 8006796:	2300      	movs	r3, #0
 8006798:	4619      	mov	r1, r3
 800679a:	4610      	mov	r0, r2
 800679c:	ec41 0b10 	vmov	d0, r0, r1
 80067a0:	b002      	add	sp, #8
 80067a2:	4770      	bx	lr
 80067a4:	7ff00000 	.word	0x7ff00000

080067a8 <__b2d>:
 80067a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ac:	6906      	ldr	r6, [r0, #16]
 80067ae:	f100 0814 	add.w	r8, r0, #20
 80067b2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80067b6:	1f37      	subs	r7, r6, #4
 80067b8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80067bc:	4610      	mov	r0, r2
 80067be:	f7ff fd53 	bl	8006268 <__hi0bits>
 80067c2:	f1c0 0320 	rsb	r3, r0, #32
 80067c6:	280a      	cmp	r0, #10
 80067c8:	600b      	str	r3, [r1, #0]
 80067ca:	491b      	ldr	r1, [pc, #108]	@ (8006838 <__b2d+0x90>)
 80067cc:	dc15      	bgt.n	80067fa <__b2d+0x52>
 80067ce:	f1c0 0c0b 	rsb	ip, r0, #11
 80067d2:	fa22 f30c 	lsr.w	r3, r2, ip
 80067d6:	45b8      	cmp	r8, r7
 80067d8:	ea43 0501 	orr.w	r5, r3, r1
 80067dc:	bf34      	ite	cc
 80067de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80067e2:	2300      	movcs	r3, #0
 80067e4:	3015      	adds	r0, #21
 80067e6:	fa02 f000 	lsl.w	r0, r2, r0
 80067ea:	fa23 f30c 	lsr.w	r3, r3, ip
 80067ee:	4303      	orrs	r3, r0
 80067f0:	461c      	mov	r4, r3
 80067f2:	ec45 4b10 	vmov	d0, r4, r5
 80067f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067fa:	45b8      	cmp	r8, r7
 80067fc:	bf3a      	itte	cc
 80067fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006802:	f1a6 0708 	subcc.w	r7, r6, #8
 8006806:	2300      	movcs	r3, #0
 8006808:	380b      	subs	r0, #11
 800680a:	d012      	beq.n	8006832 <__b2d+0x8a>
 800680c:	f1c0 0120 	rsb	r1, r0, #32
 8006810:	fa23 f401 	lsr.w	r4, r3, r1
 8006814:	4082      	lsls	r2, r0
 8006816:	4322      	orrs	r2, r4
 8006818:	4547      	cmp	r7, r8
 800681a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800681e:	bf8c      	ite	hi
 8006820:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006824:	2200      	movls	r2, #0
 8006826:	4083      	lsls	r3, r0
 8006828:	40ca      	lsrs	r2, r1
 800682a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800682e:	4313      	orrs	r3, r2
 8006830:	e7de      	b.n	80067f0 <__b2d+0x48>
 8006832:	ea42 0501 	orr.w	r5, r2, r1
 8006836:	e7db      	b.n	80067f0 <__b2d+0x48>
 8006838:	3ff00000 	.word	0x3ff00000

0800683c <__d2b>:
 800683c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006840:	460f      	mov	r7, r1
 8006842:	2101      	movs	r1, #1
 8006844:	ec59 8b10 	vmov	r8, r9, d0
 8006848:	4616      	mov	r6, r2
 800684a:	f7ff fc1b 	bl	8006084 <_Balloc>
 800684e:	4604      	mov	r4, r0
 8006850:	b930      	cbnz	r0, 8006860 <__d2b+0x24>
 8006852:	4602      	mov	r2, r0
 8006854:	4b23      	ldr	r3, [pc, #140]	@ (80068e4 <__d2b+0xa8>)
 8006856:	4824      	ldr	r0, [pc, #144]	@ (80068e8 <__d2b+0xac>)
 8006858:	f240 310f 	movw	r1, #783	@ 0x30f
 800685c:	f001 fb50 	bl	8007f00 <__assert_func>
 8006860:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006864:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006868:	b10d      	cbz	r5, 800686e <__d2b+0x32>
 800686a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800686e:	9301      	str	r3, [sp, #4]
 8006870:	f1b8 0300 	subs.w	r3, r8, #0
 8006874:	d023      	beq.n	80068be <__d2b+0x82>
 8006876:	4668      	mov	r0, sp
 8006878:	9300      	str	r3, [sp, #0]
 800687a:	f7ff fd14 	bl	80062a6 <__lo0bits>
 800687e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006882:	b1d0      	cbz	r0, 80068ba <__d2b+0x7e>
 8006884:	f1c0 0320 	rsb	r3, r0, #32
 8006888:	fa02 f303 	lsl.w	r3, r2, r3
 800688c:	430b      	orrs	r3, r1
 800688e:	40c2      	lsrs	r2, r0
 8006890:	6163      	str	r3, [r4, #20]
 8006892:	9201      	str	r2, [sp, #4]
 8006894:	9b01      	ldr	r3, [sp, #4]
 8006896:	61a3      	str	r3, [r4, #24]
 8006898:	2b00      	cmp	r3, #0
 800689a:	bf0c      	ite	eq
 800689c:	2201      	moveq	r2, #1
 800689e:	2202      	movne	r2, #2
 80068a0:	6122      	str	r2, [r4, #16]
 80068a2:	b1a5      	cbz	r5, 80068ce <__d2b+0x92>
 80068a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80068a8:	4405      	add	r5, r0
 80068aa:	603d      	str	r5, [r7, #0]
 80068ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80068b0:	6030      	str	r0, [r6, #0]
 80068b2:	4620      	mov	r0, r4
 80068b4:	b003      	add	sp, #12
 80068b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068ba:	6161      	str	r1, [r4, #20]
 80068bc:	e7ea      	b.n	8006894 <__d2b+0x58>
 80068be:	a801      	add	r0, sp, #4
 80068c0:	f7ff fcf1 	bl	80062a6 <__lo0bits>
 80068c4:	9b01      	ldr	r3, [sp, #4]
 80068c6:	6163      	str	r3, [r4, #20]
 80068c8:	3020      	adds	r0, #32
 80068ca:	2201      	movs	r2, #1
 80068cc:	e7e8      	b.n	80068a0 <__d2b+0x64>
 80068ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80068d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80068d6:	6038      	str	r0, [r7, #0]
 80068d8:	6918      	ldr	r0, [r3, #16]
 80068da:	f7ff fcc5 	bl	8006268 <__hi0bits>
 80068de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80068e2:	e7e5      	b.n	80068b0 <__d2b+0x74>
 80068e4:	08025da9 	.word	0x08025da9
 80068e8:	08025dba 	.word	0x08025dba

080068ec <__ratio>:
 80068ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f0:	b085      	sub	sp, #20
 80068f2:	e9cd 1000 	strd	r1, r0, [sp]
 80068f6:	a902      	add	r1, sp, #8
 80068f8:	f7ff ff56 	bl	80067a8 <__b2d>
 80068fc:	9800      	ldr	r0, [sp, #0]
 80068fe:	a903      	add	r1, sp, #12
 8006900:	ec55 4b10 	vmov	r4, r5, d0
 8006904:	f7ff ff50 	bl	80067a8 <__b2d>
 8006908:	9b01      	ldr	r3, [sp, #4]
 800690a:	6919      	ldr	r1, [r3, #16]
 800690c:	9b00      	ldr	r3, [sp, #0]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	1ac9      	subs	r1, r1, r3
 8006912:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006916:	1a9b      	subs	r3, r3, r2
 8006918:	ec5b ab10 	vmov	sl, fp, d0
 800691c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006920:	2b00      	cmp	r3, #0
 8006922:	bfce      	itee	gt
 8006924:	462a      	movgt	r2, r5
 8006926:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800692a:	465a      	movle	r2, fp
 800692c:	462f      	mov	r7, r5
 800692e:	46d9      	mov	r9, fp
 8006930:	bfcc      	ite	gt
 8006932:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006936:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800693a:	464b      	mov	r3, r9
 800693c:	4652      	mov	r2, sl
 800693e:	4620      	mov	r0, r4
 8006940:	4639      	mov	r1, r7
 8006942:	f7f9 ffa3 	bl	800088c <__aeabi_ddiv>
 8006946:	ec41 0b10 	vmov	d0, r0, r1
 800694a:	b005      	add	sp, #20
 800694c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006950 <__copybits>:
 8006950:	3901      	subs	r1, #1
 8006952:	b570      	push	{r4, r5, r6, lr}
 8006954:	1149      	asrs	r1, r1, #5
 8006956:	6914      	ldr	r4, [r2, #16]
 8006958:	3101      	adds	r1, #1
 800695a:	f102 0314 	add.w	r3, r2, #20
 800695e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006962:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006966:	1f05      	subs	r5, r0, #4
 8006968:	42a3      	cmp	r3, r4
 800696a:	d30c      	bcc.n	8006986 <__copybits+0x36>
 800696c:	1aa3      	subs	r3, r4, r2
 800696e:	3b11      	subs	r3, #17
 8006970:	f023 0303 	bic.w	r3, r3, #3
 8006974:	3211      	adds	r2, #17
 8006976:	42a2      	cmp	r2, r4
 8006978:	bf88      	it	hi
 800697a:	2300      	movhi	r3, #0
 800697c:	4418      	add	r0, r3
 800697e:	2300      	movs	r3, #0
 8006980:	4288      	cmp	r0, r1
 8006982:	d305      	bcc.n	8006990 <__copybits+0x40>
 8006984:	bd70      	pop	{r4, r5, r6, pc}
 8006986:	f853 6b04 	ldr.w	r6, [r3], #4
 800698a:	f845 6f04 	str.w	r6, [r5, #4]!
 800698e:	e7eb      	b.n	8006968 <__copybits+0x18>
 8006990:	f840 3b04 	str.w	r3, [r0], #4
 8006994:	e7f4      	b.n	8006980 <__copybits+0x30>

08006996 <__any_on>:
 8006996:	f100 0214 	add.w	r2, r0, #20
 800699a:	6900      	ldr	r0, [r0, #16]
 800699c:	114b      	asrs	r3, r1, #5
 800699e:	4298      	cmp	r0, r3
 80069a0:	b510      	push	{r4, lr}
 80069a2:	db11      	blt.n	80069c8 <__any_on+0x32>
 80069a4:	dd0a      	ble.n	80069bc <__any_on+0x26>
 80069a6:	f011 011f 	ands.w	r1, r1, #31
 80069aa:	d007      	beq.n	80069bc <__any_on+0x26>
 80069ac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80069b0:	fa24 f001 	lsr.w	r0, r4, r1
 80069b4:	fa00 f101 	lsl.w	r1, r0, r1
 80069b8:	428c      	cmp	r4, r1
 80069ba:	d10b      	bne.n	80069d4 <__any_on+0x3e>
 80069bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d803      	bhi.n	80069cc <__any_on+0x36>
 80069c4:	2000      	movs	r0, #0
 80069c6:	bd10      	pop	{r4, pc}
 80069c8:	4603      	mov	r3, r0
 80069ca:	e7f7      	b.n	80069bc <__any_on+0x26>
 80069cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069d0:	2900      	cmp	r1, #0
 80069d2:	d0f5      	beq.n	80069c0 <__any_on+0x2a>
 80069d4:	2001      	movs	r0, #1
 80069d6:	e7f6      	b.n	80069c6 <__any_on+0x30>

080069d8 <sulp>:
 80069d8:	b570      	push	{r4, r5, r6, lr}
 80069da:	4604      	mov	r4, r0
 80069dc:	460d      	mov	r5, r1
 80069de:	ec45 4b10 	vmov	d0, r4, r5
 80069e2:	4616      	mov	r6, r2
 80069e4:	f7ff feba 	bl	800675c <__ulp>
 80069e8:	ec51 0b10 	vmov	r0, r1, d0
 80069ec:	b17e      	cbz	r6, 8006a0e <sulp+0x36>
 80069ee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80069f2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	dd09      	ble.n	8006a0e <sulp+0x36>
 80069fa:	051b      	lsls	r3, r3, #20
 80069fc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006a00:	2400      	movs	r4, #0
 8006a02:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006a06:	4622      	mov	r2, r4
 8006a08:	462b      	mov	r3, r5
 8006a0a:	f7f9 fe15 	bl	8000638 <__aeabi_dmul>
 8006a0e:	ec41 0b10 	vmov	d0, r0, r1
 8006a12:	bd70      	pop	{r4, r5, r6, pc}
 8006a14:	0000      	movs	r0, r0
	...

08006a18 <_strtod_l>:
 8006a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a1c:	b09f      	sub	sp, #124	@ 0x7c
 8006a1e:	460c      	mov	r4, r1
 8006a20:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006a22:	2200      	movs	r2, #0
 8006a24:	921a      	str	r2, [sp, #104]	@ 0x68
 8006a26:	9005      	str	r0, [sp, #20]
 8006a28:	f04f 0a00 	mov.w	sl, #0
 8006a2c:	f04f 0b00 	mov.w	fp, #0
 8006a30:	460a      	mov	r2, r1
 8006a32:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a34:	7811      	ldrb	r1, [r2, #0]
 8006a36:	292b      	cmp	r1, #43	@ 0x2b
 8006a38:	d04a      	beq.n	8006ad0 <_strtod_l+0xb8>
 8006a3a:	d838      	bhi.n	8006aae <_strtod_l+0x96>
 8006a3c:	290d      	cmp	r1, #13
 8006a3e:	d832      	bhi.n	8006aa6 <_strtod_l+0x8e>
 8006a40:	2908      	cmp	r1, #8
 8006a42:	d832      	bhi.n	8006aaa <_strtod_l+0x92>
 8006a44:	2900      	cmp	r1, #0
 8006a46:	d03b      	beq.n	8006ac0 <_strtod_l+0xa8>
 8006a48:	2200      	movs	r2, #0
 8006a4a:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006a4e:	782a      	ldrb	r2, [r5, #0]
 8006a50:	2a30      	cmp	r2, #48	@ 0x30
 8006a52:	f040 80b2 	bne.w	8006bba <_strtod_l+0x1a2>
 8006a56:	786a      	ldrb	r2, [r5, #1]
 8006a58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a5c:	2a58      	cmp	r2, #88	@ 0x58
 8006a5e:	d16e      	bne.n	8006b3e <_strtod_l+0x126>
 8006a60:	9302      	str	r3, [sp, #8]
 8006a62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a64:	9301      	str	r3, [sp, #4]
 8006a66:	ab1a      	add	r3, sp, #104	@ 0x68
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	4a8f      	ldr	r2, [pc, #572]	@ (8006ca8 <_strtod_l+0x290>)
 8006a6c:	9805      	ldr	r0, [sp, #20]
 8006a6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006a70:	a919      	add	r1, sp, #100	@ 0x64
 8006a72:	f001 facb 	bl	800800c <__gethex>
 8006a76:	f010 060f 	ands.w	r6, r0, #15
 8006a7a:	4604      	mov	r4, r0
 8006a7c:	d005      	beq.n	8006a8a <_strtod_l+0x72>
 8006a7e:	2e06      	cmp	r6, #6
 8006a80:	d128      	bne.n	8006ad4 <_strtod_l+0xbc>
 8006a82:	3501      	adds	r5, #1
 8006a84:	2300      	movs	r3, #0
 8006a86:	9519      	str	r5, [sp, #100]	@ 0x64
 8006a88:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f040 858e 	bne.w	80075ae <_strtod_l+0xb96>
 8006a92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a94:	b1cb      	cbz	r3, 8006aca <_strtod_l+0xb2>
 8006a96:	4652      	mov	r2, sl
 8006a98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006a9c:	ec43 2b10 	vmov	d0, r2, r3
 8006aa0:	b01f      	add	sp, #124	@ 0x7c
 8006aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa6:	2920      	cmp	r1, #32
 8006aa8:	d1ce      	bne.n	8006a48 <_strtod_l+0x30>
 8006aaa:	3201      	adds	r2, #1
 8006aac:	e7c1      	b.n	8006a32 <_strtod_l+0x1a>
 8006aae:	292d      	cmp	r1, #45	@ 0x2d
 8006ab0:	d1ca      	bne.n	8006a48 <_strtod_l+0x30>
 8006ab2:	2101      	movs	r1, #1
 8006ab4:	910e      	str	r1, [sp, #56]	@ 0x38
 8006ab6:	1c51      	adds	r1, r2, #1
 8006ab8:	9119      	str	r1, [sp, #100]	@ 0x64
 8006aba:	7852      	ldrb	r2, [r2, #1]
 8006abc:	2a00      	cmp	r2, #0
 8006abe:	d1c5      	bne.n	8006a4c <_strtod_l+0x34>
 8006ac0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ac2:	9419      	str	r4, [sp, #100]	@ 0x64
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f040 8570 	bne.w	80075aa <_strtod_l+0xb92>
 8006aca:	4652      	mov	r2, sl
 8006acc:	465b      	mov	r3, fp
 8006ace:	e7e5      	b.n	8006a9c <_strtod_l+0x84>
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	e7ef      	b.n	8006ab4 <_strtod_l+0x9c>
 8006ad4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006ad6:	b13a      	cbz	r2, 8006ae8 <_strtod_l+0xd0>
 8006ad8:	2135      	movs	r1, #53	@ 0x35
 8006ada:	a81c      	add	r0, sp, #112	@ 0x70
 8006adc:	f7ff ff38 	bl	8006950 <__copybits>
 8006ae0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ae2:	9805      	ldr	r0, [sp, #20]
 8006ae4:	f7ff fb0e 	bl	8006104 <_Bfree>
 8006ae8:	3e01      	subs	r6, #1
 8006aea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006aec:	2e04      	cmp	r6, #4
 8006aee:	d806      	bhi.n	8006afe <_strtod_l+0xe6>
 8006af0:	e8df f006 	tbb	[pc, r6]
 8006af4:	201d0314 	.word	0x201d0314
 8006af8:	14          	.byte	0x14
 8006af9:	00          	.byte	0x00
 8006afa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006afe:	05e1      	lsls	r1, r4, #23
 8006b00:	bf48      	it	mi
 8006b02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006b06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006b0a:	0d1b      	lsrs	r3, r3, #20
 8006b0c:	051b      	lsls	r3, r3, #20
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d1bb      	bne.n	8006a8a <_strtod_l+0x72>
 8006b12:	f7fe fbcb 	bl	80052ac <__errno>
 8006b16:	2322      	movs	r3, #34	@ 0x22
 8006b18:	6003      	str	r3, [r0, #0]
 8006b1a:	e7b6      	b.n	8006a8a <_strtod_l+0x72>
 8006b1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006b20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006b24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006b28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b2c:	e7e7      	b.n	8006afe <_strtod_l+0xe6>
 8006b2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006cb0 <_strtod_l+0x298>
 8006b32:	e7e4      	b.n	8006afe <_strtod_l+0xe6>
 8006b34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006b38:	f04f 3aff 	mov.w	sl, #4294967295
 8006b3c:	e7df      	b.n	8006afe <_strtod_l+0xe6>
 8006b3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b40:	1c5a      	adds	r2, r3, #1
 8006b42:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b44:	785b      	ldrb	r3, [r3, #1]
 8006b46:	2b30      	cmp	r3, #48	@ 0x30
 8006b48:	d0f9      	beq.n	8006b3e <_strtod_l+0x126>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d09d      	beq.n	8006a8a <_strtod_l+0x72>
 8006b4e:	2301      	movs	r3, #1
 8006b50:	2700      	movs	r7, #0
 8006b52:	9308      	str	r3, [sp, #32]
 8006b54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b56:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b58:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006b5a:	46b9      	mov	r9, r7
 8006b5c:	220a      	movs	r2, #10
 8006b5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006b60:	7805      	ldrb	r5, [r0, #0]
 8006b62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006b66:	b2d9      	uxtb	r1, r3
 8006b68:	2909      	cmp	r1, #9
 8006b6a:	d928      	bls.n	8006bbe <_strtod_l+0x1a6>
 8006b6c:	494f      	ldr	r1, [pc, #316]	@ (8006cac <_strtod_l+0x294>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f001 f9ac 	bl	8007ecc <strncmp>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d032      	beq.n	8006bde <_strtod_l+0x1c6>
 8006b78:	2000      	movs	r0, #0
 8006b7a:	462a      	mov	r2, r5
 8006b7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b7e:	464d      	mov	r5, r9
 8006b80:	4603      	mov	r3, r0
 8006b82:	2a65      	cmp	r2, #101	@ 0x65
 8006b84:	d001      	beq.n	8006b8a <_strtod_l+0x172>
 8006b86:	2a45      	cmp	r2, #69	@ 0x45
 8006b88:	d114      	bne.n	8006bb4 <_strtod_l+0x19c>
 8006b8a:	b91d      	cbnz	r5, 8006b94 <_strtod_l+0x17c>
 8006b8c:	9a08      	ldr	r2, [sp, #32]
 8006b8e:	4302      	orrs	r2, r0
 8006b90:	d096      	beq.n	8006ac0 <_strtod_l+0xa8>
 8006b92:	2500      	movs	r5, #0
 8006b94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006b96:	1c62      	adds	r2, r4, #1
 8006b98:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b9a:	7862      	ldrb	r2, [r4, #1]
 8006b9c:	2a2b      	cmp	r2, #43	@ 0x2b
 8006b9e:	d07a      	beq.n	8006c96 <_strtod_l+0x27e>
 8006ba0:	2a2d      	cmp	r2, #45	@ 0x2d
 8006ba2:	d07e      	beq.n	8006ca2 <_strtod_l+0x28a>
 8006ba4:	f04f 0c00 	mov.w	ip, #0
 8006ba8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006bac:	2909      	cmp	r1, #9
 8006bae:	f240 8085 	bls.w	8006cbc <_strtod_l+0x2a4>
 8006bb2:	9419      	str	r4, [sp, #100]	@ 0x64
 8006bb4:	f04f 0800 	mov.w	r8, #0
 8006bb8:	e0a5      	b.n	8006d06 <_strtod_l+0x2ee>
 8006bba:	2300      	movs	r3, #0
 8006bbc:	e7c8      	b.n	8006b50 <_strtod_l+0x138>
 8006bbe:	f1b9 0f08 	cmp.w	r9, #8
 8006bc2:	bfd8      	it	le
 8006bc4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006bc6:	f100 0001 	add.w	r0, r0, #1
 8006bca:	bfda      	itte	le
 8006bcc:	fb02 3301 	mlale	r3, r2, r1, r3
 8006bd0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006bd2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006bd6:	f109 0901 	add.w	r9, r9, #1
 8006bda:	9019      	str	r0, [sp, #100]	@ 0x64
 8006bdc:	e7bf      	b.n	8006b5e <_strtod_l+0x146>
 8006bde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006be0:	1c5a      	adds	r2, r3, #1
 8006be2:	9219      	str	r2, [sp, #100]	@ 0x64
 8006be4:	785a      	ldrb	r2, [r3, #1]
 8006be6:	f1b9 0f00 	cmp.w	r9, #0
 8006bea:	d03b      	beq.n	8006c64 <_strtod_l+0x24c>
 8006bec:	900a      	str	r0, [sp, #40]	@ 0x28
 8006bee:	464d      	mov	r5, r9
 8006bf0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006bf4:	2b09      	cmp	r3, #9
 8006bf6:	d912      	bls.n	8006c1e <_strtod_l+0x206>
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e7c2      	b.n	8006b82 <_strtod_l+0x16a>
 8006bfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bfe:	1c5a      	adds	r2, r3, #1
 8006c00:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c02:	785a      	ldrb	r2, [r3, #1]
 8006c04:	3001      	adds	r0, #1
 8006c06:	2a30      	cmp	r2, #48	@ 0x30
 8006c08:	d0f8      	beq.n	8006bfc <_strtod_l+0x1e4>
 8006c0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006c0e:	2b08      	cmp	r3, #8
 8006c10:	f200 84d2 	bhi.w	80075b8 <_strtod_l+0xba0>
 8006c14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c16:	900a      	str	r0, [sp, #40]	@ 0x28
 8006c18:	2000      	movs	r0, #0
 8006c1a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c1c:	4605      	mov	r5, r0
 8006c1e:	3a30      	subs	r2, #48	@ 0x30
 8006c20:	f100 0301 	add.w	r3, r0, #1
 8006c24:	d018      	beq.n	8006c58 <_strtod_l+0x240>
 8006c26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006c28:	4419      	add	r1, r3
 8006c2a:	910a      	str	r1, [sp, #40]	@ 0x28
 8006c2c:	462e      	mov	r6, r5
 8006c2e:	f04f 0e0a 	mov.w	lr, #10
 8006c32:	1c71      	adds	r1, r6, #1
 8006c34:	eba1 0c05 	sub.w	ip, r1, r5
 8006c38:	4563      	cmp	r3, ip
 8006c3a:	dc15      	bgt.n	8006c68 <_strtod_l+0x250>
 8006c3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006c40:	182b      	adds	r3, r5, r0
 8006c42:	2b08      	cmp	r3, #8
 8006c44:	f105 0501 	add.w	r5, r5, #1
 8006c48:	4405      	add	r5, r0
 8006c4a:	dc1a      	bgt.n	8006c82 <_strtod_l+0x26a>
 8006c4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c4e:	230a      	movs	r3, #10
 8006c50:	fb03 2301 	mla	r3, r3, r1, r2
 8006c54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c56:	2300      	movs	r3, #0
 8006c58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c5a:	1c51      	adds	r1, r2, #1
 8006c5c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c5e:	7852      	ldrb	r2, [r2, #1]
 8006c60:	4618      	mov	r0, r3
 8006c62:	e7c5      	b.n	8006bf0 <_strtod_l+0x1d8>
 8006c64:	4648      	mov	r0, r9
 8006c66:	e7ce      	b.n	8006c06 <_strtod_l+0x1ee>
 8006c68:	2e08      	cmp	r6, #8
 8006c6a:	dc05      	bgt.n	8006c78 <_strtod_l+0x260>
 8006c6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006c6e:	fb0e f606 	mul.w	r6, lr, r6
 8006c72:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006c74:	460e      	mov	r6, r1
 8006c76:	e7dc      	b.n	8006c32 <_strtod_l+0x21a>
 8006c78:	2910      	cmp	r1, #16
 8006c7a:	bfd8      	it	le
 8006c7c:	fb0e f707 	mulle.w	r7, lr, r7
 8006c80:	e7f8      	b.n	8006c74 <_strtod_l+0x25c>
 8006c82:	2b0f      	cmp	r3, #15
 8006c84:	bfdc      	itt	le
 8006c86:	230a      	movle	r3, #10
 8006c88:	fb03 2707 	mlale	r7, r3, r7, r2
 8006c8c:	e7e3      	b.n	8006c56 <_strtod_l+0x23e>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c92:	2301      	movs	r3, #1
 8006c94:	e77a      	b.n	8006b8c <_strtod_l+0x174>
 8006c96:	f04f 0c00 	mov.w	ip, #0
 8006c9a:	1ca2      	adds	r2, r4, #2
 8006c9c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c9e:	78a2      	ldrb	r2, [r4, #2]
 8006ca0:	e782      	b.n	8006ba8 <_strtod_l+0x190>
 8006ca2:	f04f 0c01 	mov.w	ip, #1
 8006ca6:	e7f8      	b.n	8006c9a <_strtod_l+0x282>
 8006ca8:	08025fdc 	.word	0x08025fdc
 8006cac:	08025e13 	.word	0x08025e13
 8006cb0:	7ff00000 	.word	0x7ff00000
 8006cb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006cb6:	1c51      	adds	r1, r2, #1
 8006cb8:	9119      	str	r1, [sp, #100]	@ 0x64
 8006cba:	7852      	ldrb	r2, [r2, #1]
 8006cbc:	2a30      	cmp	r2, #48	@ 0x30
 8006cbe:	d0f9      	beq.n	8006cb4 <_strtod_l+0x29c>
 8006cc0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006cc4:	2908      	cmp	r1, #8
 8006cc6:	f63f af75 	bhi.w	8006bb4 <_strtod_l+0x19c>
 8006cca:	3a30      	subs	r2, #48	@ 0x30
 8006ccc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006cd0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006cd2:	f04f 080a 	mov.w	r8, #10
 8006cd6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006cd8:	1c56      	adds	r6, r2, #1
 8006cda:	9619      	str	r6, [sp, #100]	@ 0x64
 8006cdc:	7852      	ldrb	r2, [r2, #1]
 8006cde:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006ce2:	f1be 0f09 	cmp.w	lr, #9
 8006ce6:	d939      	bls.n	8006d5c <_strtod_l+0x344>
 8006ce8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006cea:	1a76      	subs	r6, r6, r1
 8006cec:	2e08      	cmp	r6, #8
 8006cee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006cf2:	dc03      	bgt.n	8006cfc <_strtod_l+0x2e4>
 8006cf4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cf6:	4588      	cmp	r8, r1
 8006cf8:	bfa8      	it	ge
 8006cfa:	4688      	movge	r8, r1
 8006cfc:	f1bc 0f00 	cmp.w	ip, #0
 8006d00:	d001      	beq.n	8006d06 <_strtod_l+0x2ee>
 8006d02:	f1c8 0800 	rsb	r8, r8, #0
 8006d06:	2d00      	cmp	r5, #0
 8006d08:	d14e      	bne.n	8006da8 <_strtod_l+0x390>
 8006d0a:	9908      	ldr	r1, [sp, #32]
 8006d0c:	4308      	orrs	r0, r1
 8006d0e:	f47f aebc 	bne.w	8006a8a <_strtod_l+0x72>
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f47f aed4 	bne.w	8006ac0 <_strtod_l+0xa8>
 8006d18:	2a69      	cmp	r2, #105	@ 0x69
 8006d1a:	d028      	beq.n	8006d6e <_strtod_l+0x356>
 8006d1c:	dc25      	bgt.n	8006d6a <_strtod_l+0x352>
 8006d1e:	2a49      	cmp	r2, #73	@ 0x49
 8006d20:	d025      	beq.n	8006d6e <_strtod_l+0x356>
 8006d22:	2a4e      	cmp	r2, #78	@ 0x4e
 8006d24:	f47f aecc 	bne.w	8006ac0 <_strtod_l+0xa8>
 8006d28:	499a      	ldr	r1, [pc, #616]	@ (8006f94 <_strtod_l+0x57c>)
 8006d2a:	a819      	add	r0, sp, #100	@ 0x64
 8006d2c:	f001 fb90 	bl	8008450 <__match>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	f43f aec5 	beq.w	8006ac0 <_strtod_l+0xa8>
 8006d36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	2b28      	cmp	r3, #40	@ 0x28
 8006d3c:	d12e      	bne.n	8006d9c <_strtod_l+0x384>
 8006d3e:	4996      	ldr	r1, [pc, #600]	@ (8006f98 <_strtod_l+0x580>)
 8006d40:	aa1c      	add	r2, sp, #112	@ 0x70
 8006d42:	a819      	add	r0, sp, #100	@ 0x64
 8006d44:	f001 fb98 	bl	8008478 <__hexnan>
 8006d48:	2805      	cmp	r0, #5
 8006d4a:	d127      	bne.n	8006d9c <_strtod_l+0x384>
 8006d4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006d4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006d52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006d56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006d5a:	e696      	b.n	8006a8a <_strtod_l+0x72>
 8006d5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d5e:	fb08 2101 	mla	r1, r8, r1, r2
 8006d62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006d66:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d68:	e7b5      	b.n	8006cd6 <_strtod_l+0x2be>
 8006d6a:	2a6e      	cmp	r2, #110	@ 0x6e
 8006d6c:	e7da      	b.n	8006d24 <_strtod_l+0x30c>
 8006d6e:	498b      	ldr	r1, [pc, #556]	@ (8006f9c <_strtod_l+0x584>)
 8006d70:	a819      	add	r0, sp, #100	@ 0x64
 8006d72:	f001 fb6d 	bl	8008450 <__match>
 8006d76:	2800      	cmp	r0, #0
 8006d78:	f43f aea2 	beq.w	8006ac0 <_strtod_l+0xa8>
 8006d7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d7e:	4988      	ldr	r1, [pc, #544]	@ (8006fa0 <_strtod_l+0x588>)
 8006d80:	3b01      	subs	r3, #1
 8006d82:	a819      	add	r0, sp, #100	@ 0x64
 8006d84:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d86:	f001 fb63 	bl	8008450 <__match>
 8006d8a:	b910      	cbnz	r0, 8006d92 <_strtod_l+0x37a>
 8006d8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d8e:	3301      	adds	r3, #1
 8006d90:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006fb0 <_strtod_l+0x598>
 8006d96:	f04f 0a00 	mov.w	sl, #0
 8006d9a:	e676      	b.n	8006a8a <_strtod_l+0x72>
 8006d9c:	4881      	ldr	r0, [pc, #516]	@ (8006fa4 <_strtod_l+0x58c>)
 8006d9e:	f001 f8a7 	bl	8007ef0 <nan>
 8006da2:	ec5b ab10 	vmov	sl, fp, d0
 8006da6:	e670      	b.n	8006a8a <_strtod_l+0x72>
 8006da8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006daa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006dac:	eba8 0303 	sub.w	r3, r8, r3
 8006db0:	f1b9 0f00 	cmp.w	r9, #0
 8006db4:	bf08      	it	eq
 8006db6:	46a9      	moveq	r9, r5
 8006db8:	2d10      	cmp	r5, #16
 8006dba:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dbc:	462c      	mov	r4, r5
 8006dbe:	bfa8      	it	ge
 8006dc0:	2410      	movge	r4, #16
 8006dc2:	f7f9 fbbf 	bl	8000544 <__aeabi_ui2d>
 8006dc6:	2d09      	cmp	r5, #9
 8006dc8:	4682      	mov	sl, r0
 8006dca:	468b      	mov	fp, r1
 8006dcc:	dc13      	bgt.n	8006df6 <_strtod_l+0x3de>
 8006dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f43f ae5a 	beq.w	8006a8a <_strtod_l+0x72>
 8006dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dd8:	dd78      	ble.n	8006ecc <_strtod_l+0x4b4>
 8006dda:	2b16      	cmp	r3, #22
 8006ddc:	dc5f      	bgt.n	8006e9e <_strtod_l+0x486>
 8006dde:	4972      	ldr	r1, [pc, #456]	@ (8006fa8 <_strtod_l+0x590>)
 8006de0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006de4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006de8:	4652      	mov	r2, sl
 8006dea:	465b      	mov	r3, fp
 8006dec:	f7f9 fc24 	bl	8000638 <__aeabi_dmul>
 8006df0:	4682      	mov	sl, r0
 8006df2:	468b      	mov	fp, r1
 8006df4:	e649      	b.n	8006a8a <_strtod_l+0x72>
 8006df6:	4b6c      	ldr	r3, [pc, #432]	@ (8006fa8 <_strtod_l+0x590>)
 8006df8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006dfc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006e00:	f7f9 fc1a 	bl	8000638 <__aeabi_dmul>
 8006e04:	4682      	mov	sl, r0
 8006e06:	4638      	mov	r0, r7
 8006e08:	468b      	mov	fp, r1
 8006e0a:	f7f9 fb9b 	bl	8000544 <__aeabi_ui2d>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	460b      	mov	r3, r1
 8006e12:	4650      	mov	r0, sl
 8006e14:	4659      	mov	r1, fp
 8006e16:	f7f9 fa59 	bl	80002cc <__adddf3>
 8006e1a:	2d0f      	cmp	r5, #15
 8006e1c:	4682      	mov	sl, r0
 8006e1e:	468b      	mov	fp, r1
 8006e20:	ddd5      	ble.n	8006dce <_strtod_l+0x3b6>
 8006e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e24:	1b2c      	subs	r4, r5, r4
 8006e26:	441c      	add	r4, r3
 8006e28:	2c00      	cmp	r4, #0
 8006e2a:	f340 8093 	ble.w	8006f54 <_strtod_l+0x53c>
 8006e2e:	f014 030f 	ands.w	r3, r4, #15
 8006e32:	d00a      	beq.n	8006e4a <_strtod_l+0x432>
 8006e34:	495c      	ldr	r1, [pc, #368]	@ (8006fa8 <_strtod_l+0x590>)
 8006e36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e3a:	4652      	mov	r2, sl
 8006e3c:	465b      	mov	r3, fp
 8006e3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e42:	f7f9 fbf9 	bl	8000638 <__aeabi_dmul>
 8006e46:	4682      	mov	sl, r0
 8006e48:	468b      	mov	fp, r1
 8006e4a:	f034 040f 	bics.w	r4, r4, #15
 8006e4e:	d073      	beq.n	8006f38 <_strtod_l+0x520>
 8006e50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006e54:	dd49      	ble.n	8006eea <_strtod_l+0x4d2>
 8006e56:	2400      	movs	r4, #0
 8006e58:	46a0      	mov	r8, r4
 8006e5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e5c:	46a1      	mov	r9, r4
 8006e5e:	9a05      	ldr	r2, [sp, #20]
 8006e60:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006fb0 <_strtod_l+0x598>
 8006e64:	2322      	movs	r3, #34	@ 0x22
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	f04f 0a00 	mov.w	sl, #0
 8006e6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	f43f ae0b 	beq.w	8006a8a <_strtod_l+0x72>
 8006e74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e76:	9805      	ldr	r0, [sp, #20]
 8006e78:	f7ff f944 	bl	8006104 <_Bfree>
 8006e7c:	9805      	ldr	r0, [sp, #20]
 8006e7e:	4649      	mov	r1, r9
 8006e80:	f7ff f940 	bl	8006104 <_Bfree>
 8006e84:	9805      	ldr	r0, [sp, #20]
 8006e86:	4641      	mov	r1, r8
 8006e88:	f7ff f93c 	bl	8006104 <_Bfree>
 8006e8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e8e:	9805      	ldr	r0, [sp, #20]
 8006e90:	f7ff f938 	bl	8006104 <_Bfree>
 8006e94:	9805      	ldr	r0, [sp, #20]
 8006e96:	4621      	mov	r1, r4
 8006e98:	f7ff f934 	bl	8006104 <_Bfree>
 8006e9c:	e5f5      	b.n	8006a8a <_strtod_l+0x72>
 8006e9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ea0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	dbbc      	blt.n	8006e22 <_strtod_l+0x40a>
 8006ea8:	4c3f      	ldr	r4, [pc, #252]	@ (8006fa8 <_strtod_l+0x590>)
 8006eaa:	f1c5 050f 	rsb	r5, r5, #15
 8006eae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006eb2:	4652      	mov	r2, sl
 8006eb4:	465b      	mov	r3, fp
 8006eb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eba:	f7f9 fbbd 	bl	8000638 <__aeabi_dmul>
 8006ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec0:	1b5d      	subs	r5, r3, r5
 8006ec2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006ec6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006eca:	e78f      	b.n	8006dec <_strtod_l+0x3d4>
 8006ecc:	3316      	adds	r3, #22
 8006ece:	dba8      	blt.n	8006e22 <_strtod_l+0x40a>
 8006ed0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ed2:	eba3 0808 	sub.w	r8, r3, r8
 8006ed6:	4b34      	ldr	r3, [pc, #208]	@ (8006fa8 <_strtod_l+0x590>)
 8006ed8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006edc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006ee0:	4650      	mov	r0, sl
 8006ee2:	4659      	mov	r1, fp
 8006ee4:	f7f9 fcd2 	bl	800088c <__aeabi_ddiv>
 8006ee8:	e782      	b.n	8006df0 <_strtod_l+0x3d8>
 8006eea:	2300      	movs	r3, #0
 8006eec:	4f2f      	ldr	r7, [pc, #188]	@ (8006fac <_strtod_l+0x594>)
 8006eee:	1124      	asrs	r4, r4, #4
 8006ef0:	4650      	mov	r0, sl
 8006ef2:	4659      	mov	r1, fp
 8006ef4:	461e      	mov	r6, r3
 8006ef6:	2c01      	cmp	r4, #1
 8006ef8:	dc21      	bgt.n	8006f3e <_strtod_l+0x526>
 8006efa:	b10b      	cbz	r3, 8006f00 <_strtod_l+0x4e8>
 8006efc:	4682      	mov	sl, r0
 8006efe:	468b      	mov	fp, r1
 8006f00:	492a      	ldr	r1, [pc, #168]	@ (8006fac <_strtod_l+0x594>)
 8006f02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006f06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006f0a:	4652      	mov	r2, sl
 8006f0c:	465b      	mov	r3, fp
 8006f0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f12:	f7f9 fb91 	bl	8000638 <__aeabi_dmul>
 8006f16:	4b26      	ldr	r3, [pc, #152]	@ (8006fb0 <_strtod_l+0x598>)
 8006f18:	460a      	mov	r2, r1
 8006f1a:	400b      	ands	r3, r1
 8006f1c:	4925      	ldr	r1, [pc, #148]	@ (8006fb4 <_strtod_l+0x59c>)
 8006f1e:	428b      	cmp	r3, r1
 8006f20:	4682      	mov	sl, r0
 8006f22:	d898      	bhi.n	8006e56 <_strtod_l+0x43e>
 8006f24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006f28:	428b      	cmp	r3, r1
 8006f2a:	bf86      	itte	hi
 8006f2c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006fb8 <_strtod_l+0x5a0>
 8006f30:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006f38:	2300      	movs	r3, #0
 8006f3a:	9308      	str	r3, [sp, #32]
 8006f3c:	e076      	b.n	800702c <_strtod_l+0x614>
 8006f3e:	07e2      	lsls	r2, r4, #31
 8006f40:	d504      	bpl.n	8006f4c <_strtod_l+0x534>
 8006f42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f46:	f7f9 fb77 	bl	8000638 <__aeabi_dmul>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	3601      	adds	r6, #1
 8006f4e:	1064      	asrs	r4, r4, #1
 8006f50:	3708      	adds	r7, #8
 8006f52:	e7d0      	b.n	8006ef6 <_strtod_l+0x4de>
 8006f54:	d0f0      	beq.n	8006f38 <_strtod_l+0x520>
 8006f56:	4264      	negs	r4, r4
 8006f58:	f014 020f 	ands.w	r2, r4, #15
 8006f5c:	d00a      	beq.n	8006f74 <_strtod_l+0x55c>
 8006f5e:	4b12      	ldr	r3, [pc, #72]	@ (8006fa8 <_strtod_l+0x590>)
 8006f60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f64:	4650      	mov	r0, sl
 8006f66:	4659      	mov	r1, fp
 8006f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6c:	f7f9 fc8e 	bl	800088c <__aeabi_ddiv>
 8006f70:	4682      	mov	sl, r0
 8006f72:	468b      	mov	fp, r1
 8006f74:	1124      	asrs	r4, r4, #4
 8006f76:	d0df      	beq.n	8006f38 <_strtod_l+0x520>
 8006f78:	2c1f      	cmp	r4, #31
 8006f7a:	dd1f      	ble.n	8006fbc <_strtod_l+0x5a4>
 8006f7c:	2400      	movs	r4, #0
 8006f7e:	46a0      	mov	r8, r4
 8006f80:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f82:	46a1      	mov	r9, r4
 8006f84:	9a05      	ldr	r2, [sp, #20]
 8006f86:	2322      	movs	r3, #34	@ 0x22
 8006f88:	f04f 0a00 	mov.w	sl, #0
 8006f8c:	f04f 0b00 	mov.w	fp, #0
 8006f90:	6013      	str	r3, [r2, #0]
 8006f92:	e76b      	b.n	8006e6c <_strtod_l+0x454>
 8006f94:	08025d01 	.word	0x08025d01
 8006f98:	08025fc8 	.word	0x08025fc8
 8006f9c:	08025cf9 	.word	0x08025cf9
 8006fa0:	08025d30 	.word	0x08025d30
 8006fa4:	08025e69 	.word	0x08025e69
 8006fa8:	08025f00 	.word	0x08025f00
 8006fac:	08025ed8 	.word	0x08025ed8
 8006fb0:	7ff00000 	.word	0x7ff00000
 8006fb4:	7ca00000 	.word	0x7ca00000
 8006fb8:	7fefffff 	.word	0x7fefffff
 8006fbc:	f014 0310 	ands.w	r3, r4, #16
 8006fc0:	bf18      	it	ne
 8006fc2:	236a      	movne	r3, #106	@ 0x6a
 8006fc4:	4ea9      	ldr	r6, [pc, #676]	@ (800726c <_strtod_l+0x854>)
 8006fc6:	9308      	str	r3, [sp, #32]
 8006fc8:	4650      	mov	r0, sl
 8006fca:	4659      	mov	r1, fp
 8006fcc:	2300      	movs	r3, #0
 8006fce:	07e7      	lsls	r7, r4, #31
 8006fd0:	d504      	bpl.n	8006fdc <_strtod_l+0x5c4>
 8006fd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006fd6:	f7f9 fb2f 	bl	8000638 <__aeabi_dmul>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	1064      	asrs	r4, r4, #1
 8006fde:	f106 0608 	add.w	r6, r6, #8
 8006fe2:	d1f4      	bne.n	8006fce <_strtod_l+0x5b6>
 8006fe4:	b10b      	cbz	r3, 8006fea <_strtod_l+0x5d2>
 8006fe6:	4682      	mov	sl, r0
 8006fe8:	468b      	mov	fp, r1
 8006fea:	9b08      	ldr	r3, [sp, #32]
 8006fec:	b1b3      	cbz	r3, 800701c <_strtod_l+0x604>
 8006fee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006ff2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	4659      	mov	r1, fp
 8006ffa:	dd0f      	ble.n	800701c <_strtod_l+0x604>
 8006ffc:	2b1f      	cmp	r3, #31
 8006ffe:	dd56      	ble.n	80070ae <_strtod_l+0x696>
 8007000:	2b34      	cmp	r3, #52	@ 0x34
 8007002:	bfde      	ittt	le
 8007004:	f04f 33ff 	movle.w	r3, #4294967295
 8007008:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800700c:	4093      	lslle	r3, r2
 800700e:	f04f 0a00 	mov.w	sl, #0
 8007012:	bfcc      	ite	gt
 8007014:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007018:	ea03 0b01 	andle.w	fp, r3, r1
 800701c:	2200      	movs	r2, #0
 800701e:	2300      	movs	r3, #0
 8007020:	4650      	mov	r0, sl
 8007022:	4659      	mov	r1, fp
 8007024:	f7f9 fd70 	bl	8000b08 <__aeabi_dcmpeq>
 8007028:	2800      	cmp	r0, #0
 800702a:	d1a7      	bne.n	8006f7c <_strtod_l+0x564>
 800702c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007032:	9805      	ldr	r0, [sp, #20]
 8007034:	462b      	mov	r3, r5
 8007036:	464a      	mov	r2, r9
 8007038:	f7ff f8cc 	bl	80061d4 <__s2b>
 800703c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800703e:	2800      	cmp	r0, #0
 8007040:	f43f af09 	beq.w	8006e56 <_strtod_l+0x43e>
 8007044:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007046:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007048:	2a00      	cmp	r2, #0
 800704a:	eba3 0308 	sub.w	r3, r3, r8
 800704e:	bfa8      	it	ge
 8007050:	2300      	movge	r3, #0
 8007052:	9312      	str	r3, [sp, #72]	@ 0x48
 8007054:	2400      	movs	r4, #0
 8007056:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800705a:	9316      	str	r3, [sp, #88]	@ 0x58
 800705c:	46a0      	mov	r8, r4
 800705e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007060:	9805      	ldr	r0, [sp, #20]
 8007062:	6859      	ldr	r1, [r3, #4]
 8007064:	f7ff f80e 	bl	8006084 <_Balloc>
 8007068:	4681      	mov	r9, r0
 800706a:	2800      	cmp	r0, #0
 800706c:	f43f aef7 	beq.w	8006e5e <_strtod_l+0x446>
 8007070:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007072:	691a      	ldr	r2, [r3, #16]
 8007074:	3202      	adds	r2, #2
 8007076:	f103 010c 	add.w	r1, r3, #12
 800707a:	0092      	lsls	r2, r2, #2
 800707c:	300c      	adds	r0, #12
 800707e:	f7fe f942 	bl	8005306 <memcpy>
 8007082:	ec4b ab10 	vmov	d0, sl, fp
 8007086:	9805      	ldr	r0, [sp, #20]
 8007088:	aa1c      	add	r2, sp, #112	@ 0x70
 800708a:	a91b      	add	r1, sp, #108	@ 0x6c
 800708c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007090:	f7ff fbd4 	bl	800683c <__d2b>
 8007094:	901a      	str	r0, [sp, #104]	@ 0x68
 8007096:	2800      	cmp	r0, #0
 8007098:	f43f aee1 	beq.w	8006e5e <_strtod_l+0x446>
 800709c:	9805      	ldr	r0, [sp, #20]
 800709e:	2101      	movs	r1, #1
 80070a0:	f7ff f92e 	bl	8006300 <__i2b>
 80070a4:	4680      	mov	r8, r0
 80070a6:	b948      	cbnz	r0, 80070bc <_strtod_l+0x6a4>
 80070a8:	f04f 0800 	mov.w	r8, #0
 80070ac:	e6d7      	b.n	8006e5e <_strtod_l+0x446>
 80070ae:	f04f 32ff 	mov.w	r2, #4294967295
 80070b2:	fa02 f303 	lsl.w	r3, r2, r3
 80070b6:	ea03 0a0a 	and.w	sl, r3, sl
 80070ba:	e7af      	b.n	800701c <_strtod_l+0x604>
 80070bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80070be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80070c0:	2d00      	cmp	r5, #0
 80070c2:	bfab      	itete	ge
 80070c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80070c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80070c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80070ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80070cc:	bfac      	ite	ge
 80070ce:	18ef      	addge	r7, r5, r3
 80070d0:	1b5e      	sublt	r6, r3, r5
 80070d2:	9b08      	ldr	r3, [sp, #32]
 80070d4:	1aed      	subs	r5, r5, r3
 80070d6:	4415      	add	r5, r2
 80070d8:	4b65      	ldr	r3, [pc, #404]	@ (8007270 <_strtod_l+0x858>)
 80070da:	3d01      	subs	r5, #1
 80070dc:	429d      	cmp	r5, r3
 80070de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80070e2:	da50      	bge.n	8007186 <_strtod_l+0x76e>
 80070e4:	1b5b      	subs	r3, r3, r5
 80070e6:	2b1f      	cmp	r3, #31
 80070e8:	eba2 0203 	sub.w	r2, r2, r3
 80070ec:	f04f 0101 	mov.w	r1, #1
 80070f0:	dc3d      	bgt.n	800716e <_strtod_l+0x756>
 80070f2:	fa01 f303 	lsl.w	r3, r1, r3
 80070f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070f8:	2300      	movs	r3, #0
 80070fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80070fc:	18bd      	adds	r5, r7, r2
 80070fe:	9b08      	ldr	r3, [sp, #32]
 8007100:	42af      	cmp	r7, r5
 8007102:	4416      	add	r6, r2
 8007104:	441e      	add	r6, r3
 8007106:	463b      	mov	r3, r7
 8007108:	bfa8      	it	ge
 800710a:	462b      	movge	r3, r5
 800710c:	42b3      	cmp	r3, r6
 800710e:	bfa8      	it	ge
 8007110:	4633      	movge	r3, r6
 8007112:	2b00      	cmp	r3, #0
 8007114:	bfc2      	ittt	gt
 8007116:	1aed      	subgt	r5, r5, r3
 8007118:	1af6      	subgt	r6, r6, r3
 800711a:	1aff      	subgt	r7, r7, r3
 800711c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800711e:	2b00      	cmp	r3, #0
 8007120:	dd16      	ble.n	8007150 <_strtod_l+0x738>
 8007122:	4641      	mov	r1, r8
 8007124:	9805      	ldr	r0, [sp, #20]
 8007126:	461a      	mov	r2, r3
 8007128:	f7ff f9a2 	bl	8006470 <__pow5mult>
 800712c:	4680      	mov	r8, r0
 800712e:	2800      	cmp	r0, #0
 8007130:	d0ba      	beq.n	80070a8 <_strtod_l+0x690>
 8007132:	4601      	mov	r1, r0
 8007134:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007136:	9805      	ldr	r0, [sp, #20]
 8007138:	f7ff f8f8 	bl	800632c <__multiply>
 800713c:	900a      	str	r0, [sp, #40]	@ 0x28
 800713e:	2800      	cmp	r0, #0
 8007140:	f43f ae8d 	beq.w	8006e5e <_strtod_l+0x446>
 8007144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007146:	9805      	ldr	r0, [sp, #20]
 8007148:	f7fe ffdc 	bl	8006104 <_Bfree>
 800714c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800714e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007150:	2d00      	cmp	r5, #0
 8007152:	dc1d      	bgt.n	8007190 <_strtod_l+0x778>
 8007154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007156:	2b00      	cmp	r3, #0
 8007158:	dd23      	ble.n	80071a2 <_strtod_l+0x78a>
 800715a:	4649      	mov	r1, r9
 800715c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800715e:	9805      	ldr	r0, [sp, #20]
 8007160:	f7ff f986 	bl	8006470 <__pow5mult>
 8007164:	4681      	mov	r9, r0
 8007166:	b9e0      	cbnz	r0, 80071a2 <_strtod_l+0x78a>
 8007168:	f04f 0900 	mov.w	r9, #0
 800716c:	e677      	b.n	8006e5e <_strtod_l+0x446>
 800716e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007172:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007176:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800717a:	35e2      	adds	r5, #226	@ 0xe2
 800717c:	fa01 f305 	lsl.w	r3, r1, r5
 8007180:	9310      	str	r3, [sp, #64]	@ 0x40
 8007182:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007184:	e7ba      	b.n	80070fc <_strtod_l+0x6e4>
 8007186:	2300      	movs	r3, #0
 8007188:	9310      	str	r3, [sp, #64]	@ 0x40
 800718a:	2301      	movs	r3, #1
 800718c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800718e:	e7b5      	b.n	80070fc <_strtod_l+0x6e4>
 8007190:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007192:	9805      	ldr	r0, [sp, #20]
 8007194:	462a      	mov	r2, r5
 8007196:	f7ff f9c5 	bl	8006524 <__lshift>
 800719a:	901a      	str	r0, [sp, #104]	@ 0x68
 800719c:	2800      	cmp	r0, #0
 800719e:	d1d9      	bne.n	8007154 <_strtod_l+0x73c>
 80071a0:	e65d      	b.n	8006e5e <_strtod_l+0x446>
 80071a2:	2e00      	cmp	r6, #0
 80071a4:	dd07      	ble.n	80071b6 <_strtod_l+0x79e>
 80071a6:	4649      	mov	r1, r9
 80071a8:	9805      	ldr	r0, [sp, #20]
 80071aa:	4632      	mov	r2, r6
 80071ac:	f7ff f9ba 	bl	8006524 <__lshift>
 80071b0:	4681      	mov	r9, r0
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d0d8      	beq.n	8007168 <_strtod_l+0x750>
 80071b6:	2f00      	cmp	r7, #0
 80071b8:	dd08      	ble.n	80071cc <_strtod_l+0x7b4>
 80071ba:	4641      	mov	r1, r8
 80071bc:	9805      	ldr	r0, [sp, #20]
 80071be:	463a      	mov	r2, r7
 80071c0:	f7ff f9b0 	bl	8006524 <__lshift>
 80071c4:	4680      	mov	r8, r0
 80071c6:	2800      	cmp	r0, #0
 80071c8:	f43f ae49 	beq.w	8006e5e <_strtod_l+0x446>
 80071cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80071ce:	9805      	ldr	r0, [sp, #20]
 80071d0:	464a      	mov	r2, r9
 80071d2:	f7ff fa2f 	bl	8006634 <__mdiff>
 80071d6:	4604      	mov	r4, r0
 80071d8:	2800      	cmp	r0, #0
 80071da:	f43f ae40 	beq.w	8006e5e <_strtod_l+0x446>
 80071de:	68c3      	ldr	r3, [r0, #12]
 80071e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80071e2:	2300      	movs	r3, #0
 80071e4:	60c3      	str	r3, [r0, #12]
 80071e6:	4641      	mov	r1, r8
 80071e8:	f7ff fa08 	bl	80065fc <__mcmp>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	da45      	bge.n	800727c <_strtod_l+0x864>
 80071f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071f2:	ea53 030a 	orrs.w	r3, r3, sl
 80071f6:	d16b      	bne.n	80072d0 <_strtod_l+0x8b8>
 80071f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d167      	bne.n	80072d0 <_strtod_l+0x8b8>
 8007200:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007204:	0d1b      	lsrs	r3, r3, #20
 8007206:	051b      	lsls	r3, r3, #20
 8007208:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800720c:	d960      	bls.n	80072d0 <_strtod_l+0x8b8>
 800720e:	6963      	ldr	r3, [r4, #20]
 8007210:	b913      	cbnz	r3, 8007218 <_strtod_l+0x800>
 8007212:	6923      	ldr	r3, [r4, #16]
 8007214:	2b01      	cmp	r3, #1
 8007216:	dd5b      	ble.n	80072d0 <_strtod_l+0x8b8>
 8007218:	4621      	mov	r1, r4
 800721a:	2201      	movs	r2, #1
 800721c:	9805      	ldr	r0, [sp, #20]
 800721e:	f7ff f981 	bl	8006524 <__lshift>
 8007222:	4641      	mov	r1, r8
 8007224:	4604      	mov	r4, r0
 8007226:	f7ff f9e9 	bl	80065fc <__mcmp>
 800722a:	2800      	cmp	r0, #0
 800722c:	dd50      	ble.n	80072d0 <_strtod_l+0x8b8>
 800722e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007232:	9a08      	ldr	r2, [sp, #32]
 8007234:	0d1b      	lsrs	r3, r3, #20
 8007236:	051b      	lsls	r3, r3, #20
 8007238:	2a00      	cmp	r2, #0
 800723a:	d06a      	beq.n	8007312 <_strtod_l+0x8fa>
 800723c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007240:	d867      	bhi.n	8007312 <_strtod_l+0x8fa>
 8007242:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007246:	f67f ae9d 	bls.w	8006f84 <_strtod_l+0x56c>
 800724a:	4b0a      	ldr	r3, [pc, #40]	@ (8007274 <_strtod_l+0x85c>)
 800724c:	4650      	mov	r0, sl
 800724e:	4659      	mov	r1, fp
 8007250:	2200      	movs	r2, #0
 8007252:	f7f9 f9f1 	bl	8000638 <__aeabi_dmul>
 8007256:	4b08      	ldr	r3, [pc, #32]	@ (8007278 <_strtod_l+0x860>)
 8007258:	400b      	ands	r3, r1
 800725a:	4682      	mov	sl, r0
 800725c:	468b      	mov	fp, r1
 800725e:	2b00      	cmp	r3, #0
 8007260:	f47f ae08 	bne.w	8006e74 <_strtod_l+0x45c>
 8007264:	9a05      	ldr	r2, [sp, #20]
 8007266:	2322      	movs	r3, #34	@ 0x22
 8007268:	6013      	str	r3, [r2, #0]
 800726a:	e603      	b.n	8006e74 <_strtod_l+0x45c>
 800726c:	08025ff0 	.word	0x08025ff0
 8007270:	fffffc02 	.word	0xfffffc02
 8007274:	39500000 	.word	0x39500000
 8007278:	7ff00000 	.word	0x7ff00000
 800727c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007280:	d165      	bne.n	800734e <_strtod_l+0x936>
 8007282:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007284:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007288:	b35a      	cbz	r2, 80072e2 <_strtod_l+0x8ca>
 800728a:	4a9f      	ldr	r2, [pc, #636]	@ (8007508 <_strtod_l+0xaf0>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d12b      	bne.n	80072e8 <_strtod_l+0x8d0>
 8007290:	9b08      	ldr	r3, [sp, #32]
 8007292:	4651      	mov	r1, sl
 8007294:	b303      	cbz	r3, 80072d8 <_strtod_l+0x8c0>
 8007296:	4b9d      	ldr	r3, [pc, #628]	@ (800750c <_strtod_l+0xaf4>)
 8007298:	465a      	mov	r2, fp
 800729a:	4013      	ands	r3, r2
 800729c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80072a0:	f04f 32ff 	mov.w	r2, #4294967295
 80072a4:	d81b      	bhi.n	80072de <_strtod_l+0x8c6>
 80072a6:	0d1b      	lsrs	r3, r3, #20
 80072a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	4299      	cmp	r1, r3
 80072b2:	d119      	bne.n	80072e8 <_strtod_l+0x8d0>
 80072b4:	4b96      	ldr	r3, [pc, #600]	@ (8007510 <_strtod_l+0xaf8>)
 80072b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d102      	bne.n	80072c2 <_strtod_l+0x8aa>
 80072bc:	3101      	adds	r1, #1
 80072be:	f43f adce 	beq.w	8006e5e <_strtod_l+0x446>
 80072c2:	4b92      	ldr	r3, [pc, #584]	@ (800750c <_strtod_l+0xaf4>)
 80072c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072c6:	401a      	ands	r2, r3
 80072c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80072cc:	f04f 0a00 	mov.w	sl, #0
 80072d0:	9b08      	ldr	r3, [sp, #32]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1b9      	bne.n	800724a <_strtod_l+0x832>
 80072d6:	e5cd      	b.n	8006e74 <_strtod_l+0x45c>
 80072d8:	f04f 33ff 	mov.w	r3, #4294967295
 80072dc:	e7e8      	b.n	80072b0 <_strtod_l+0x898>
 80072de:	4613      	mov	r3, r2
 80072e0:	e7e6      	b.n	80072b0 <_strtod_l+0x898>
 80072e2:	ea53 030a 	orrs.w	r3, r3, sl
 80072e6:	d0a2      	beq.n	800722e <_strtod_l+0x816>
 80072e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80072ea:	b1db      	cbz	r3, 8007324 <_strtod_l+0x90c>
 80072ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072ee:	4213      	tst	r3, r2
 80072f0:	d0ee      	beq.n	80072d0 <_strtod_l+0x8b8>
 80072f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072f4:	9a08      	ldr	r2, [sp, #32]
 80072f6:	4650      	mov	r0, sl
 80072f8:	4659      	mov	r1, fp
 80072fa:	b1bb      	cbz	r3, 800732c <_strtod_l+0x914>
 80072fc:	f7ff fb6c 	bl	80069d8 <sulp>
 8007300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007304:	ec53 2b10 	vmov	r2, r3, d0
 8007308:	f7f8 ffe0 	bl	80002cc <__adddf3>
 800730c:	4682      	mov	sl, r0
 800730e:	468b      	mov	fp, r1
 8007310:	e7de      	b.n	80072d0 <_strtod_l+0x8b8>
 8007312:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007316:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800731a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800731e:	f04f 3aff 	mov.w	sl, #4294967295
 8007322:	e7d5      	b.n	80072d0 <_strtod_l+0x8b8>
 8007324:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007326:	ea13 0f0a 	tst.w	r3, sl
 800732a:	e7e1      	b.n	80072f0 <_strtod_l+0x8d8>
 800732c:	f7ff fb54 	bl	80069d8 <sulp>
 8007330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007334:	ec53 2b10 	vmov	r2, r3, d0
 8007338:	f7f8 ffc6 	bl	80002c8 <__aeabi_dsub>
 800733c:	2200      	movs	r2, #0
 800733e:	2300      	movs	r3, #0
 8007340:	4682      	mov	sl, r0
 8007342:	468b      	mov	fp, r1
 8007344:	f7f9 fbe0 	bl	8000b08 <__aeabi_dcmpeq>
 8007348:	2800      	cmp	r0, #0
 800734a:	d0c1      	beq.n	80072d0 <_strtod_l+0x8b8>
 800734c:	e61a      	b.n	8006f84 <_strtod_l+0x56c>
 800734e:	4641      	mov	r1, r8
 8007350:	4620      	mov	r0, r4
 8007352:	f7ff facb 	bl	80068ec <__ratio>
 8007356:	ec57 6b10 	vmov	r6, r7, d0
 800735a:	2200      	movs	r2, #0
 800735c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007360:	4630      	mov	r0, r6
 8007362:	4639      	mov	r1, r7
 8007364:	f7f9 fbe4 	bl	8000b30 <__aeabi_dcmple>
 8007368:	2800      	cmp	r0, #0
 800736a:	d06f      	beq.n	800744c <_strtod_l+0xa34>
 800736c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800736e:	2b00      	cmp	r3, #0
 8007370:	d17a      	bne.n	8007468 <_strtod_l+0xa50>
 8007372:	f1ba 0f00 	cmp.w	sl, #0
 8007376:	d158      	bne.n	800742a <_strtod_l+0xa12>
 8007378:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800737a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800737e:	2b00      	cmp	r3, #0
 8007380:	d15a      	bne.n	8007438 <_strtod_l+0xa20>
 8007382:	4b64      	ldr	r3, [pc, #400]	@ (8007514 <_strtod_l+0xafc>)
 8007384:	2200      	movs	r2, #0
 8007386:	4630      	mov	r0, r6
 8007388:	4639      	mov	r1, r7
 800738a:	f7f9 fbc7 	bl	8000b1c <__aeabi_dcmplt>
 800738e:	2800      	cmp	r0, #0
 8007390:	d159      	bne.n	8007446 <_strtod_l+0xa2e>
 8007392:	4630      	mov	r0, r6
 8007394:	4639      	mov	r1, r7
 8007396:	4b60      	ldr	r3, [pc, #384]	@ (8007518 <_strtod_l+0xb00>)
 8007398:	2200      	movs	r2, #0
 800739a:	f7f9 f94d 	bl	8000638 <__aeabi_dmul>
 800739e:	4606      	mov	r6, r0
 80073a0:	460f      	mov	r7, r1
 80073a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80073a6:	9606      	str	r6, [sp, #24]
 80073a8:	9307      	str	r3, [sp, #28]
 80073aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073ae:	4d57      	ldr	r5, [pc, #348]	@ (800750c <_strtod_l+0xaf4>)
 80073b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80073b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073b6:	401d      	ands	r5, r3
 80073b8:	4b58      	ldr	r3, [pc, #352]	@ (800751c <_strtod_l+0xb04>)
 80073ba:	429d      	cmp	r5, r3
 80073bc:	f040 80b2 	bne.w	8007524 <_strtod_l+0xb0c>
 80073c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80073c6:	ec4b ab10 	vmov	d0, sl, fp
 80073ca:	f7ff f9c7 	bl	800675c <__ulp>
 80073ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073d2:	ec51 0b10 	vmov	r0, r1, d0
 80073d6:	f7f9 f92f 	bl	8000638 <__aeabi_dmul>
 80073da:	4652      	mov	r2, sl
 80073dc:	465b      	mov	r3, fp
 80073de:	f7f8 ff75 	bl	80002cc <__adddf3>
 80073e2:	460b      	mov	r3, r1
 80073e4:	4949      	ldr	r1, [pc, #292]	@ (800750c <_strtod_l+0xaf4>)
 80073e6:	4a4e      	ldr	r2, [pc, #312]	@ (8007520 <_strtod_l+0xb08>)
 80073e8:	4019      	ands	r1, r3
 80073ea:	4291      	cmp	r1, r2
 80073ec:	4682      	mov	sl, r0
 80073ee:	d942      	bls.n	8007476 <_strtod_l+0xa5e>
 80073f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80073f2:	4b47      	ldr	r3, [pc, #284]	@ (8007510 <_strtod_l+0xaf8>)
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d103      	bne.n	8007400 <_strtod_l+0x9e8>
 80073f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073fa:	3301      	adds	r3, #1
 80073fc:	f43f ad2f 	beq.w	8006e5e <_strtod_l+0x446>
 8007400:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007510 <_strtod_l+0xaf8>
 8007404:	f04f 3aff 	mov.w	sl, #4294967295
 8007408:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800740a:	9805      	ldr	r0, [sp, #20]
 800740c:	f7fe fe7a 	bl	8006104 <_Bfree>
 8007410:	9805      	ldr	r0, [sp, #20]
 8007412:	4649      	mov	r1, r9
 8007414:	f7fe fe76 	bl	8006104 <_Bfree>
 8007418:	9805      	ldr	r0, [sp, #20]
 800741a:	4641      	mov	r1, r8
 800741c:	f7fe fe72 	bl	8006104 <_Bfree>
 8007420:	9805      	ldr	r0, [sp, #20]
 8007422:	4621      	mov	r1, r4
 8007424:	f7fe fe6e 	bl	8006104 <_Bfree>
 8007428:	e619      	b.n	800705e <_strtod_l+0x646>
 800742a:	f1ba 0f01 	cmp.w	sl, #1
 800742e:	d103      	bne.n	8007438 <_strtod_l+0xa20>
 8007430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007432:	2b00      	cmp	r3, #0
 8007434:	f43f ada6 	beq.w	8006f84 <_strtod_l+0x56c>
 8007438:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80074e8 <_strtod_l+0xad0>
 800743c:	4f35      	ldr	r7, [pc, #212]	@ (8007514 <_strtod_l+0xafc>)
 800743e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007442:	2600      	movs	r6, #0
 8007444:	e7b1      	b.n	80073aa <_strtod_l+0x992>
 8007446:	4f34      	ldr	r7, [pc, #208]	@ (8007518 <_strtod_l+0xb00>)
 8007448:	2600      	movs	r6, #0
 800744a:	e7aa      	b.n	80073a2 <_strtod_l+0x98a>
 800744c:	4b32      	ldr	r3, [pc, #200]	@ (8007518 <_strtod_l+0xb00>)
 800744e:	4630      	mov	r0, r6
 8007450:	4639      	mov	r1, r7
 8007452:	2200      	movs	r2, #0
 8007454:	f7f9 f8f0 	bl	8000638 <__aeabi_dmul>
 8007458:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800745a:	4606      	mov	r6, r0
 800745c:	460f      	mov	r7, r1
 800745e:	2b00      	cmp	r3, #0
 8007460:	d09f      	beq.n	80073a2 <_strtod_l+0x98a>
 8007462:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007466:	e7a0      	b.n	80073aa <_strtod_l+0x992>
 8007468:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80074f0 <_strtod_l+0xad8>
 800746c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007470:	ec57 6b17 	vmov	r6, r7, d7
 8007474:	e799      	b.n	80073aa <_strtod_l+0x992>
 8007476:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800747a:	9b08      	ldr	r3, [sp, #32]
 800747c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1c1      	bne.n	8007408 <_strtod_l+0x9f0>
 8007484:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007488:	0d1b      	lsrs	r3, r3, #20
 800748a:	051b      	lsls	r3, r3, #20
 800748c:	429d      	cmp	r5, r3
 800748e:	d1bb      	bne.n	8007408 <_strtod_l+0x9f0>
 8007490:	4630      	mov	r0, r6
 8007492:	4639      	mov	r1, r7
 8007494:	f7f9 fc18 	bl	8000cc8 <__aeabi_d2lz>
 8007498:	f7f9 f8a0 	bl	80005dc <__aeabi_l2d>
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	4630      	mov	r0, r6
 80074a2:	4639      	mov	r1, r7
 80074a4:	f7f8 ff10 	bl	80002c8 <__aeabi_dsub>
 80074a8:	460b      	mov	r3, r1
 80074aa:	4602      	mov	r2, r0
 80074ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80074b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80074b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074b6:	ea46 060a 	orr.w	r6, r6, sl
 80074ba:	431e      	orrs	r6, r3
 80074bc:	d06f      	beq.n	800759e <_strtod_l+0xb86>
 80074be:	a30e      	add	r3, pc, #56	@ (adr r3, 80074f8 <_strtod_l+0xae0>)
 80074c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c4:	f7f9 fb2a 	bl	8000b1c <__aeabi_dcmplt>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	f47f acd3 	bne.w	8006e74 <_strtod_l+0x45c>
 80074ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8007500 <_strtod_l+0xae8>)
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074d8:	f7f9 fb3e 	bl	8000b58 <__aeabi_dcmpgt>
 80074dc:	2800      	cmp	r0, #0
 80074de:	d093      	beq.n	8007408 <_strtod_l+0x9f0>
 80074e0:	e4c8      	b.n	8006e74 <_strtod_l+0x45c>
 80074e2:	bf00      	nop
 80074e4:	f3af 8000 	nop.w
 80074e8:	00000000 	.word	0x00000000
 80074ec:	bff00000 	.word	0xbff00000
 80074f0:	00000000 	.word	0x00000000
 80074f4:	3ff00000 	.word	0x3ff00000
 80074f8:	94a03595 	.word	0x94a03595
 80074fc:	3fdfffff 	.word	0x3fdfffff
 8007500:	35afe535 	.word	0x35afe535
 8007504:	3fe00000 	.word	0x3fe00000
 8007508:	000fffff 	.word	0x000fffff
 800750c:	7ff00000 	.word	0x7ff00000
 8007510:	7fefffff 	.word	0x7fefffff
 8007514:	3ff00000 	.word	0x3ff00000
 8007518:	3fe00000 	.word	0x3fe00000
 800751c:	7fe00000 	.word	0x7fe00000
 8007520:	7c9fffff 	.word	0x7c9fffff
 8007524:	9b08      	ldr	r3, [sp, #32]
 8007526:	b323      	cbz	r3, 8007572 <_strtod_l+0xb5a>
 8007528:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800752c:	d821      	bhi.n	8007572 <_strtod_l+0xb5a>
 800752e:	a328      	add	r3, pc, #160	@ (adr r3, 80075d0 <_strtod_l+0xbb8>)
 8007530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007534:	4630      	mov	r0, r6
 8007536:	4639      	mov	r1, r7
 8007538:	f7f9 fafa 	bl	8000b30 <__aeabi_dcmple>
 800753c:	b1a0      	cbz	r0, 8007568 <_strtod_l+0xb50>
 800753e:	4639      	mov	r1, r7
 8007540:	4630      	mov	r0, r6
 8007542:	f7f9 fb51 	bl	8000be8 <__aeabi_d2uiz>
 8007546:	2801      	cmp	r0, #1
 8007548:	bf38      	it	cc
 800754a:	2001      	movcc	r0, #1
 800754c:	f7f8 fffa 	bl	8000544 <__aeabi_ui2d>
 8007550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007552:	4606      	mov	r6, r0
 8007554:	460f      	mov	r7, r1
 8007556:	b9fb      	cbnz	r3, 8007598 <_strtod_l+0xb80>
 8007558:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800755c:	9014      	str	r0, [sp, #80]	@ 0x50
 800755e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007560:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007564:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007568:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800756a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800756e:	1b5b      	subs	r3, r3, r5
 8007570:	9311      	str	r3, [sp, #68]	@ 0x44
 8007572:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007576:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800757a:	f7ff f8ef 	bl	800675c <__ulp>
 800757e:	4650      	mov	r0, sl
 8007580:	ec53 2b10 	vmov	r2, r3, d0
 8007584:	4659      	mov	r1, fp
 8007586:	f7f9 f857 	bl	8000638 <__aeabi_dmul>
 800758a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800758e:	f7f8 fe9d 	bl	80002cc <__adddf3>
 8007592:	4682      	mov	sl, r0
 8007594:	468b      	mov	fp, r1
 8007596:	e770      	b.n	800747a <_strtod_l+0xa62>
 8007598:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800759c:	e7e0      	b.n	8007560 <_strtod_l+0xb48>
 800759e:	a30e      	add	r3, pc, #56	@ (adr r3, 80075d8 <_strtod_l+0xbc0>)
 80075a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a4:	f7f9 faba 	bl	8000b1c <__aeabi_dcmplt>
 80075a8:	e798      	b.n	80074dc <_strtod_l+0xac4>
 80075aa:	2300      	movs	r3, #0
 80075ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80075ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80075b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075b2:	6013      	str	r3, [r2, #0]
 80075b4:	f7ff ba6d 	b.w	8006a92 <_strtod_l+0x7a>
 80075b8:	2a65      	cmp	r2, #101	@ 0x65
 80075ba:	f43f ab68 	beq.w	8006c8e <_strtod_l+0x276>
 80075be:	2a45      	cmp	r2, #69	@ 0x45
 80075c0:	f43f ab65 	beq.w	8006c8e <_strtod_l+0x276>
 80075c4:	2301      	movs	r3, #1
 80075c6:	f7ff bba0 	b.w	8006d0a <_strtod_l+0x2f2>
 80075ca:	bf00      	nop
 80075cc:	f3af 8000 	nop.w
 80075d0:	ffc00000 	.word	0xffc00000
 80075d4:	41dfffff 	.word	0x41dfffff
 80075d8:	94a03595 	.word	0x94a03595
 80075dc:	3fcfffff 	.word	0x3fcfffff

080075e0 <_strtod_r>:
 80075e0:	4b01      	ldr	r3, [pc, #4]	@ (80075e8 <_strtod_r+0x8>)
 80075e2:	f7ff ba19 	b.w	8006a18 <_strtod_l>
 80075e6:	bf00      	nop
 80075e8:	20001578 	.word	0x20001578

080075ec <_strtol_l.isra.0>:
 80075ec:	2b24      	cmp	r3, #36	@ 0x24
 80075ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075f2:	4686      	mov	lr, r0
 80075f4:	4690      	mov	r8, r2
 80075f6:	d801      	bhi.n	80075fc <_strtol_l.isra.0+0x10>
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d106      	bne.n	800760a <_strtol_l.isra.0+0x1e>
 80075fc:	f7fd fe56 	bl	80052ac <__errno>
 8007600:	2316      	movs	r3, #22
 8007602:	6003      	str	r3, [r0, #0]
 8007604:	2000      	movs	r0, #0
 8007606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800760a:	4834      	ldr	r0, [pc, #208]	@ (80076dc <_strtol_l.isra.0+0xf0>)
 800760c:	460d      	mov	r5, r1
 800760e:	462a      	mov	r2, r5
 8007610:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007614:	5d06      	ldrb	r6, [r0, r4]
 8007616:	f016 0608 	ands.w	r6, r6, #8
 800761a:	d1f8      	bne.n	800760e <_strtol_l.isra.0+0x22>
 800761c:	2c2d      	cmp	r4, #45	@ 0x2d
 800761e:	d110      	bne.n	8007642 <_strtol_l.isra.0+0x56>
 8007620:	782c      	ldrb	r4, [r5, #0]
 8007622:	2601      	movs	r6, #1
 8007624:	1c95      	adds	r5, r2, #2
 8007626:	f033 0210 	bics.w	r2, r3, #16
 800762a:	d115      	bne.n	8007658 <_strtol_l.isra.0+0x6c>
 800762c:	2c30      	cmp	r4, #48	@ 0x30
 800762e:	d10d      	bne.n	800764c <_strtol_l.isra.0+0x60>
 8007630:	782a      	ldrb	r2, [r5, #0]
 8007632:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007636:	2a58      	cmp	r2, #88	@ 0x58
 8007638:	d108      	bne.n	800764c <_strtol_l.isra.0+0x60>
 800763a:	786c      	ldrb	r4, [r5, #1]
 800763c:	3502      	adds	r5, #2
 800763e:	2310      	movs	r3, #16
 8007640:	e00a      	b.n	8007658 <_strtol_l.isra.0+0x6c>
 8007642:	2c2b      	cmp	r4, #43	@ 0x2b
 8007644:	bf04      	itt	eq
 8007646:	782c      	ldrbeq	r4, [r5, #0]
 8007648:	1c95      	addeq	r5, r2, #2
 800764a:	e7ec      	b.n	8007626 <_strtol_l.isra.0+0x3a>
 800764c:	2b00      	cmp	r3, #0
 800764e:	d1f6      	bne.n	800763e <_strtol_l.isra.0+0x52>
 8007650:	2c30      	cmp	r4, #48	@ 0x30
 8007652:	bf14      	ite	ne
 8007654:	230a      	movne	r3, #10
 8007656:	2308      	moveq	r3, #8
 8007658:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800765c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007660:	2200      	movs	r2, #0
 8007662:	fbbc f9f3 	udiv	r9, ip, r3
 8007666:	4610      	mov	r0, r2
 8007668:	fb03 ca19 	mls	sl, r3, r9, ip
 800766c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007670:	2f09      	cmp	r7, #9
 8007672:	d80f      	bhi.n	8007694 <_strtol_l.isra.0+0xa8>
 8007674:	463c      	mov	r4, r7
 8007676:	42a3      	cmp	r3, r4
 8007678:	dd1b      	ble.n	80076b2 <_strtol_l.isra.0+0xc6>
 800767a:	1c57      	adds	r7, r2, #1
 800767c:	d007      	beq.n	800768e <_strtol_l.isra.0+0xa2>
 800767e:	4581      	cmp	r9, r0
 8007680:	d314      	bcc.n	80076ac <_strtol_l.isra.0+0xc0>
 8007682:	d101      	bne.n	8007688 <_strtol_l.isra.0+0x9c>
 8007684:	45a2      	cmp	sl, r4
 8007686:	db11      	blt.n	80076ac <_strtol_l.isra.0+0xc0>
 8007688:	fb00 4003 	mla	r0, r0, r3, r4
 800768c:	2201      	movs	r2, #1
 800768e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007692:	e7eb      	b.n	800766c <_strtol_l.isra.0+0x80>
 8007694:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007698:	2f19      	cmp	r7, #25
 800769a:	d801      	bhi.n	80076a0 <_strtol_l.isra.0+0xb4>
 800769c:	3c37      	subs	r4, #55	@ 0x37
 800769e:	e7ea      	b.n	8007676 <_strtol_l.isra.0+0x8a>
 80076a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80076a4:	2f19      	cmp	r7, #25
 80076a6:	d804      	bhi.n	80076b2 <_strtol_l.isra.0+0xc6>
 80076a8:	3c57      	subs	r4, #87	@ 0x57
 80076aa:	e7e4      	b.n	8007676 <_strtol_l.isra.0+0x8a>
 80076ac:	f04f 32ff 	mov.w	r2, #4294967295
 80076b0:	e7ed      	b.n	800768e <_strtol_l.isra.0+0xa2>
 80076b2:	1c53      	adds	r3, r2, #1
 80076b4:	d108      	bne.n	80076c8 <_strtol_l.isra.0+0xdc>
 80076b6:	2322      	movs	r3, #34	@ 0x22
 80076b8:	f8ce 3000 	str.w	r3, [lr]
 80076bc:	4660      	mov	r0, ip
 80076be:	f1b8 0f00 	cmp.w	r8, #0
 80076c2:	d0a0      	beq.n	8007606 <_strtol_l.isra.0+0x1a>
 80076c4:	1e69      	subs	r1, r5, #1
 80076c6:	e006      	b.n	80076d6 <_strtol_l.isra.0+0xea>
 80076c8:	b106      	cbz	r6, 80076cc <_strtol_l.isra.0+0xe0>
 80076ca:	4240      	negs	r0, r0
 80076cc:	f1b8 0f00 	cmp.w	r8, #0
 80076d0:	d099      	beq.n	8007606 <_strtol_l.isra.0+0x1a>
 80076d2:	2a00      	cmp	r2, #0
 80076d4:	d1f6      	bne.n	80076c4 <_strtol_l.isra.0+0xd8>
 80076d6:	f8c8 1000 	str.w	r1, [r8]
 80076da:	e794      	b.n	8007606 <_strtol_l.isra.0+0x1a>
 80076dc:	08026019 	.word	0x08026019

080076e0 <_strtol_r>:
 80076e0:	f7ff bf84 	b.w	80075ec <_strtol_l.isra.0>

080076e4 <__ssputs_r>:
 80076e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076e8:	688e      	ldr	r6, [r1, #8]
 80076ea:	461f      	mov	r7, r3
 80076ec:	42be      	cmp	r6, r7
 80076ee:	680b      	ldr	r3, [r1, #0]
 80076f0:	4682      	mov	sl, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	4690      	mov	r8, r2
 80076f6:	d82d      	bhi.n	8007754 <__ssputs_r+0x70>
 80076f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007700:	d026      	beq.n	8007750 <__ssputs_r+0x6c>
 8007702:	6965      	ldr	r5, [r4, #20]
 8007704:	6909      	ldr	r1, [r1, #16]
 8007706:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800770a:	eba3 0901 	sub.w	r9, r3, r1
 800770e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007712:	1c7b      	adds	r3, r7, #1
 8007714:	444b      	add	r3, r9
 8007716:	106d      	asrs	r5, r5, #1
 8007718:	429d      	cmp	r5, r3
 800771a:	bf38      	it	cc
 800771c:	461d      	movcc	r5, r3
 800771e:	0553      	lsls	r3, r2, #21
 8007720:	d527      	bpl.n	8007772 <__ssputs_r+0x8e>
 8007722:	4629      	mov	r1, r5
 8007724:	f7fc fd36 	bl	8004194 <_malloc_r>
 8007728:	4606      	mov	r6, r0
 800772a:	b360      	cbz	r0, 8007786 <__ssputs_r+0xa2>
 800772c:	6921      	ldr	r1, [r4, #16]
 800772e:	464a      	mov	r2, r9
 8007730:	f7fd fde9 	bl	8005306 <memcpy>
 8007734:	89a3      	ldrh	r3, [r4, #12]
 8007736:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800773a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800773e:	81a3      	strh	r3, [r4, #12]
 8007740:	6126      	str	r6, [r4, #16]
 8007742:	6165      	str	r5, [r4, #20]
 8007744:	444e      	add	r6, r9
 8007746:	eba5 0509 	sub.w	r5, r5, r9
 800774a:	6026      	str	r6, [r4, #0]
 800774c:	60a5      	str	r5, [r4, #8]
 800774e:	463e      	mov	r6, r7
 8007750:	42be      	cmp	r6, r7
 8007752:	d900      	bls.n	8007756 <__ssputs_r+0x72>
 8007754:	463e      	mov	r6, r7
 8007756:	6820      	ldr	r0, [r4, #0]
 8007758:	4632      	mov	r2, r6
 800775a:	4641      	mov	r1, r8
 800775c:	f000 fb9c 	bl	8007e98 <memmove>
 8007760:	68a3      	ldr	r3, [r4, #8]
 8007762:	1b9b      	subs	r3, r3, r6
 8007764:	60a3      	str	r3, [r4, #8]
 8007766:	6823      	ldr	r3, [r4, #0]
 8007768:	4433      	add	r3, r6
 800776a:	6023      	str	r3, [r4, #0]
 800776c:	2000      	movs	r0, #0
 800776e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007772:	462a      	mov	r2, r5
 8007774:	f000 ff2d 	bl	80085d2 <_realloc_r>
 8007778:	4606      	mov	r6, r0
 800777a:	2800      	cmp	r0, #0
 800777c:	d1e0      	bne.n	8007740 <__ssputs_r+0x5c>
 800777e:	6921      	ldr	r1, [r4, #16]
 8007780:	4650      	mov	r0, sl
 8007782:	f7fe fc2d 	bl	8005fe0 <_free_r>
 8007786:	230c      	movs	r3, #12
 8007788:	f8ca 3000 	str.w	r3, [sl]
 800778c:	89a3      	ldrh	r3, [r4, #12]
 800778e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007792:	81a3      	strh	r3, [r4, #12]
 8007794:	f04f 30ff 	mov.w	r0, #4294967295
 8007798:	e7e9      	b.n	800776e <__ssputs_r+0x8a>
	...

0800779c <_svfiprintf_r>:
 800779c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a0:	4698      	mov	r8, r3
 80077a2:	898b      	ldrh	r3, [r1, #12]
 80077a4:	061b      	lsls	r3, r3, #24
 80077a6:	b09d      	sub	sp, #116	@ 0x74
 80077a8:	4607      	mov	r7, r0
 80077aa:	460d      	mov	r5, r1
 80077ac:	4614      	mov	r4, r2
 80077ae:	d510      	bpl.n	80077d2 <_svfiprintf_r+0x36>
 80077b0:	690b      	ldr	r3, [r1, #16]
 80077b2:	b973      	cbnz	r3, 80077d2 <_svfiprintf_r+0x36>
 80077b4:	2140      	movs	r1, #64	@ 0x40
 80077b6:	f7fc fced 	bl	8004194 <_malloc_r>
 80077ba:	6028      	str	r0, [r5, #0]
 80077bc:	6128      	str	r0, [r5, #16]
 80077be:	b930      	cbnz	r0, 80077ce <_svfiprintf_r+0x32>
 80077c0:	230c      	movs	r3, #12
 80077c2:	603b      	str	r3, [r7, #0]
 80077c4:	f04f 30ff 	mov.w	r0, #4294967295
 80077c8:	b01d      	add	sp, #116	@ 0x74
 80077ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ce:	2340      	movs	r3, #64	@ 0x40
 80077d0:	616b      	str	r3, [r5, #20]
 80077d2:	2300      	movs	r3, #0
 80077d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80077d6:	2320      	movs	r3, #32
 80077d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80077e0:	2330      	movs	r3, #48	@ 0x30
 80077e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007980 <_svfiprintf_r+0x1e4>
 80077e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80077ea:	f04f 0901 	mov.w	r9, #1
 80077ee:	4623      	mov	r3, r4
 80077f0:	469a      	mov	sl, r3
 80077f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077f6:	b10a      	cbz	r2, 80077fc <_svfiprintf_r+0x60>
 80077f8:	2a25      	cmp	r2, #37	@ 0x25
 80077fa:	d1f9      	bne.n	80077f0 <_svfiprintf_r+0x54>
 80077fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007800:	d00b      	beq.n	800781a <_svfiprintf_r+0x7e>
 8007802:	465b      	mov	r3, fp
 8007804:	4622      	mov	r2, r4
 8007806:	4629      	mov	r1, r5
 8007808:	4638      	mov	r0, r7
 800780a:	f7ff ff6b 	bl	80076e4 <__ssputs_r>
 800780e:	3001      	adds	r0, #1
 8007810:	f000 80a7 	beq.w	8007962 <_svfiprintf_r+0x1c6>
 8007814:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007816:	445a      	add	r2, fp
 8007818:	9209      	str	r2, [sp, #36]	@ 0x24
 800781a:	f89a 3000 	ldrb.w	r3, [sl]
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 809f 	beq.w	8007962 <_svfiprintf_r+0x1c6>
 8007824:	2300      	movs	r3, #0
 8007826:	f04f 32ff 	mov.w	r2, #4294967295
 800782a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800782e:	f10a 0a01 	add.w	sl, sl, #1
 8007832:	9304      	str	r3, [sp, #16]
 8007834:	9307      	str	r3, [sp, #28]
 8007836:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800783a:	931a      	str	r3, [sp, #104]	@ 0x68
 800783c:	4654      	mov	r4, sl
 800783e:	2205      	movs	r2, #5
 8007840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007844:	484e      	ldr	r0, [pc, #312]	@ (8007980 <_svfiprintf_r+0x1e4>)
 8007846:	f7f8 fce3 	bl	8000210 <memchr>
 800784a:	9a04      	ldr	r2, [sp, #16]
 800784c:	b9d8      	cbnz	r0, 8007886 <_svfiprintf_r+0xea>
 800784e:	06d0      	lsls	r0, r2, #27
 8007850:	bf44      	itt	mi
 8007852:	2320      	movmi	r3, #32
 8007854:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007858:	0711      	lsls	r1, r2, #28
 800785a:	bf44      	itt	mi
 800785c:	232b      	movmi	r3, #43	@ 0x2b
 800785e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007862:	f89a 3000 	ldrb.w	r3, [sl]
 8007866:	2b2a      	cmp	r3, #42	@ 0x2a
 8007868:	d015      	beq.n	8007896 <_svfiprintf_r+0xfa>
 800786a:	9a07      	ldr	r2, [sp, #28]
 800786c:	4654      	mov	r4, sl
 800786e:	2000      	movs	r0, #0
 8007870:	f04f 0c0a 	mov.w	ip, #10
 8007874:	4621      	mov	r1, r4
 8007876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800787a:	3b30      	subs	r3, #48	@ 0x30
 800787c:	2b09      	cmp	r3, #9
 800787e:	d94b      	bls.n	8007918 <_svfiprintf_r+0x17c>
 8007880:	b1b0      	cbz	r0, 80078b0 <_svfiprintf_r+0x114>
 8007882:	9207      	str	r2, [sp, #28]
 8007884:	e014      	b.n	80078b0 <_svfiprintf_r+0x114>
 8007886:	eba0 0308 	sub.w	r3, r0, r8
 800788a:	fa09 f303 	lsl.w	r3, r9, r3
 800788e:	4313      	orrs	r3, r2
 8007890:	9304      	str	r3, [sp, #16]
 8007892:	46a2      	mov	sl, r4
 8007894:	e7d2      	b.n	800783c <_svfiprintf_r+0xa0>
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	1d19      	adds	r1, r3, #4
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	9103      	str	r1, [sp, #12]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	bfbb      	ittet	lt
 80078a2:	425b      	neglt	r3, r3
 80078a4:	f042 0202 	orrlt.w	r2, r2, #2
 80078a8:	9307      	strge	r3, [sp, #28]
 80078aa:	9307      	strlt	r3, [sp, #28]
 80078ac:	bfb8      	it	lt
 80078ae:	9204      	strlt	r2, [sp, #16]
 80078b0:	7823      	ldrb	r3, [r4, #0]
 80078b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80078b4:	d10a      	bne.n	80078cc <_svfiprintf_r+0x130>
 80078b6:	7863      	ldrb	r3, [r4, #1]
 80078b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80078ba:	d132      	bne.n	8007922 <_svfiprintf_r+0x186>
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	1d1a      	adds	r2, r3, #4
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	9203      	str	r2, [sp, #12]
 80078c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078c8:	3402      	adds	r4, #2
 80078ca:	9305      	str	r3, [sp, #20]
 80078cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007990 <_svfiprintf_r+0x1f4>
 80078d0:	7821      	ldrb	r1, [r4, #0]
 80078d2:	2203      	movs	r2, #3
 80078d4:	4650      	mov	r0, sl
 80078d6:	f7f8 fc9b 	bl	8000210 <memchr>
 80078da:	b138      	cbz	r0, 80078ec <_svfiprintf_r+0x150>
 80078dc:	9b04      	ldr	r3, [sp, #16]
 80078de:	eba0 000a 	sub.w	r0, r0, sl
 80078e2:	2240      	movs	r2, #64	@ 0x40
 80078e4:	4082      	lsls	r2, r0
 80078e6:	4313      	orrs	r3, r2
 80078e8:	3401      	adds	r4, #1
 80078ea:	9304      	str	r3, [sp, #16]
 80078ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f0:	4824      	ldr	r0, [pc, #144]	@ (8007984 <_svfiprintf_r+0x1e8>)
 80078f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80078f6:	2206      	movs	r2, #6
 80078f8:	f7f8 fc8a 	bl	8000210 <memchr>
 80078fc:	2800      	cmp	r0, #0
 80078fe:	d036      	beq.n	800796e <_svfiprintf_r+0x1d2>
 8007900:	4b21      	ldr	r3, [pc, #132]	@ (8007988 <_svfiprintf_r+0x1ec>)
 8007902:	bb1b      	cbnz	r3, 800794c <_svfiprintf_r+0x1b0>
 8007904:	9b03      	ldr	r3, [sp, #12]
 8007906:	3307      	adds	r3, #7
 8007908:	f023 0307 	bic.w	r3, r3, #7
 800790c:	3308      	adds	r3, #8
 800790e:	9303      	str	r3, [sp, #12]
 8007910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007912:	4433      	add	r3, r6
 8007914:	9309      	str	r3, [sp, #36]	@ 0x24
 8007916:	e76a      	b.n	80077ee <_svfiprintf_r+0x52>
 8007918:	fb0c 3202 	mla	r2, ip, r2, r3
 800791c:	460c      	mov	r4, r1
 800791e:	2001      	movs	r0, #1
 8007920:	e7a8      	b.n	8007874 <_svfiprintf_r+0xd8>
 8007922:	2300      	movs	r3, #0
 8007924:	3401      	adds	r4, #1
 8007926:	9305      	str	r3, [sp, #20]
 8007928:	4619      	mov	r1, r3
 800792a:	f04f 0c0a 	mov.w	ip, #10
 800792e:	4620      	mov	r0, r4
 8007930:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007934:	3a30      	subs	r2, #48	@ 0x30
 8007936:	2a09      	cmp	r2, #9
 8007938:	d903      	bls.n	8007942 <_svfiprintf_r+0x1a6>
 800793a:	2b00      	cmp	r3, #0
 800793c:	d0c6      	beq.n	80078cc <_svfiprintf_r+0x130>
 800793e:	9105      	str	r1, [sp, #20]
 8007940:	e7c4      	b.n	80078cc <_svfiprintf_r+0x130>
 8007942:	fb0c 2101 	mla	r1, ip, r1, r2
 8007946:	4604      	mov	r4, r0
 8007948:	2301      	movs	r3, #1
 800794a:	e7f0      	b.n	800792e <_svfiprintf_r+0x192>
 800794c:	ab03      	add	r3, sp, #12
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	462a      	mov	r2, r5
 8007952:	4b0e      	ldr	r3, [pc, #56]	@ (800798c <_svfiprintf_r+0x1f0>)
 8007954:	a904      	add	r1, sp, #16
 8007956:	4638      	mov	r0, r7
 8007958:	f7fc fd48 	bl	80043ec <_printf_float>
 800795c:	1c42      	adds	r2, r0, #1
 800795e:	4606      	mov	r6, r0
 8007960:	d1d6      	bne.n	8007910 <_svfiprintf_r+0x174>
 8007962:	89ab      	ldrh	r3, [r5, #12]
 8007964:	065b      	lsls	r3, r3, #25
 8007966:	f53f af2d 	bmi.w	80077c4 <_svfiprintf_r+0x28>
 800796a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800796c:	e72c      	b.n	80077c8 <_svfiprintf_r+0x2c>
 800796e:	ab03      	add	r3, sp, #12
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	462a      	mov	r2, r5
 8007974:	4b05      	ldr	r3, [pc, #20]	@ (800798c <_svfiprintf_r+0x1f0>)
 8007976:	a904      	add	r1, sp, #16
 8007978:	4638      	mov	r0, r7
 800797a:	f7fc ffcf 	bl	800491c <_printf_i>
 800797e:	e7ed      	b.n	800795c <_svfiprintf_r+0x1c0>
 8007980:	08025e15 	.word	0x08025e15
 8007984:	08025e1f 	.word	0x08025e1f
 8007988:	080043ed 	.word	0x080043ed
 800798c:	080076e5 	.word	0x080076e5
 8007990:	08025e1b 	.word	0x08025e1b

08007994 <__sfputc_r>:
 8007994:	6893      	ldr	r3, [r2, #8]
 8007996:	3b01      	subs	r3, #1
 8007998:	2b00      	cmp	r3, #0
 800799a:	b410      	push	{r4}
 800799c:	6093      	str	r3, [r2, #8]
 800799e:	da08      	bge.n	80079b2 <__sfputc_r+0x1e>
 80079a0:	6994      	ldr	r4, [r2, #24]
 80079a2:	42a3      	cmp	r3, r4
 80079a4:	db01      	blt.n	80079aa <__sfputc_r+0x16>
 80079a6:	290a      	cmp	r1, #10
 80079a8:	d103      	bne.n	80079b2 <__sfputc_r+0x1e>
 80079aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079ae:	f000 b9df 	b.w	8007d70 <__swbuf_r>
 80079b2:	6813      	ldr	r3, [r2, #0]
 80079b4:	1c58      	adds	r0, r3, #1
 80079b6:	6010      	str	r0, [r2, #0]
 80079b8:	7019      	strb	r1, [r3, #0]
 80079ba:	4608      	mov	r0, r1
 80079bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <__sfputs_r>:
 80079c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c4:	4606      	mov	r6, r0
 80079c6:	460f      	mov	r7, r1
 80079c8:	4614      	mov	r4, r2
 80079ca:	18d5      	adds	r5, r2, r3
 80079cc:	42ac      	cmp	r4, r5
 80079ce:	d101      	bne.n	80079d4 <__sfputs_r+0x12>
 80079d0:	2000      	movs	r0, #0
 80079d2:	e007      	b.n	80079e4 <__sfputs_r+0x22>
 80079d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079d8:	463a      	mov	r2, r7
 80079da:	4630      	mov	r0, r6
 80079dc:	f7ff ffda 	bl	8007994 <__sfputc_r>
 80079e0:	1c43      	adds	r3, r0, #1
 80079e2:	d1f3      	bne.n	80079cc <__sfputs_r+0xa>
 80079e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080079e8 <_vfiprintf_r>:
 80079e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ec:	460d      	mov	r5, r1
 80079ee:	b09d      	sub	sp, #116	@ 0x74
 80079f0:	4614      	mov	r4, r2
 80079f2:	4698      	mov	r8, r3
 80079f4:	4606      	mov	r6, r0
 80079f6:	b118      	cbz	r0, 8007a00 <_vfiprintf_r+0x18>
 80079f8:	6a03      	ldr	r3, [r0, #32]
 80079fa:	b90b      	cbnz	r3, 8007a00 <_vfiprintf_r+0x18>
 80079fc:	f7fd fb46 	bl	800508c <__sinit>
 8007a00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a02:	07d9      	lsls	r1, r3, #31
 8007a04:	d405      	bmi.n	8007a12 <_vfiprintf_r+0x2a>
 8007a06:	89ab      	ldrh	r3, [r5, #12]
 8007a08:	059a      	lsls	r2, r3, #22
 8007a0a:	d402      	bmi.n	8007a12 <_vfiprintf_r+0x2a>
 8007a0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a0e:	f7fd fc78 	bl	8005302 <__retarget_lock_acquire_recursive>
 8007a12:	89ab      	ldrh	r3, [r5, #12]
 8007a14:	071b      	lsls	r3, r3, #28
 8007a16:	d501      	bpl.n	8007a1c <_vfiprintf_r+0x34>
 8007a18:	692b      	ldr	r3, [r5, #16]
 8007a1a:	b99b      	cbnz	r3, 8007a44 <_vfiprintf_r+0x5c>
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	4630      	mov	r0, r6
 8007a20:	f000 f9e4 	bl	8007dec <__swsetup_r>
 8007a24:	b170      	cbz	r0, 8007a44 <_vfiprintf_r+0x5c>
 8007a26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a28:	07dc      	lsls	r4, r3, #31
 8007a2a:	d504      	bpl.n	8007a36 <_vfiprintf_r+0x4e>
 8007a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a30:	b01d      	add	sp, #116	@ 0x74
 8007a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a36:	89ab      	ldrh	r3, [r5, #12]
 8007a38:	0598      	lsls	r0, r3, #22
 8007a3a:	d4f7      	bmi.n	8007a2c <_vfiprintf_r+0x44>
 8007a3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a3e:	f7fd fc61 	bl	8005304 <__retarget_lock_release_recursive>
 8007a42:	e7f3      	b.n	8007a2c <_vfiprintf_r+0x44>
 8007a44:	2300      	movs	r3, #0
 8007a46:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a48:	2320      	movs	r3, #32
 8007a4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a52:	2330      	movs	r3, #48	@ 0x30
 8007a54:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007c04 <_vfiprintf_r+0x21c>
 8007a58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a5c:	f04f 0901 	mov.w	r9, #1
 8007a60:	4623      	mov	r3, r4
 8007a62:	469a      	mov	sl, r3
 8007a64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a68:	b10a      	cbz	r2, 8007a6e <_vfiprintf_r+0x86>
 8007a6a:	2a25      	cmp	r2, #37	@ 0x25
 8007a6c:	d1f9      	bne.n	8007a62 <_vfiprintf_r+0x7a>
 8007a6e:	ebba 0b04 	subs.w	fp, sl, r4
 8007a72:	d00b      	beq.n	8007a8c <_vfiprintf_r+0xa4>
 8007a74:	465b      	mov	r3, fp
 8007a76:	4622      	mov	r2, r4
 8007a78:	4629      	mov	r1, r5
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	f7ff ffa1 	bl	80079c2 <__sfputs_r>
 8007a80:	3001      	adds	r0, #1
 8007a82:	f000 80a7 	beq.w	8007bd4 <_vfiprintf_r+0x1ec>
 8007a86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a88:	445a      	add	r2, fp
 8007a8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	f000 809f 	beq.w	8007bd4 <_vfiprintf_r+0x1ec>
 8007a96:	2300      	movs	r3, #0
 8007a98:	f04f 32ff 	mov.w	r2, #4294967295
 8007a9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aa0:	f10a 0a01 	add.w	sl, sl, #1
 8007aa4:	9304      	str	r3, [sp, #16]
 8007aa6:	9307      	str	r3, [sp, #28]
 8007aa8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007aac:	931a      	str	r3, [sp, #104]	@ 0x68
 8007aae:	4654      	mov	r4, sl
 8007ab0:	2205      	movs	r2, #5
 8007ab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ab6:	4853      	ldr	r0, [pc, #332]	@ (8007c04 <_vfiprintf_r+0x21c>)
 8007ab8:	f7f8 fbaa 	bl	8000210 <memchr>
 8007abc:	9a04      	ldr	r2, [sp, #16]
 8007abe:	b9d8      	cbnz	r0, 8007af8 <_vfiprintf_r+0x110>
 8007ac0:	06d1      	lsls	r1, r2, #27
 8007ac2:	bf44      	itt	mi
 8007ac4:	2320      	movmi	r3, #32
 8007ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aca:	0713      	lsls	r3, r2, #28
 8007acc:	bf44      	itt	mi
 8007ace:	232b      	movmi	r3, #43	@ 0x2b
 8007ad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ad4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ad8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ada:	d015      	beq.n	8007b08 <_vfiprintf_r+0x120>
 8007adc:	9a07      	ldr	r2, [sp, #28]
 8007ade:	4654      	mov	r4, sl
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	f04f 0c0a 	mov.w	ip, #10
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aec:	3b30      	subs	r3, #48	@ 0x30
 8007aee:	2b09      	cmp	r3, #9
 8007af0:	d94b      	bls.n	8007b8a <_vfiprintf_r+0x1a2>
 8007af2:	b1b0      	cbz	r0, 8007b22 <_vfiprintf_r+0x13a>
 8007af4:	9207      	str	r2, [sp, #28]
 8007af6:	e014      	b.n	8007b22 <_vfiprintf_r+0x13a>
 8007af8:	eba0 0308 	sub.w	r3, r0, r8
 8007afc:	fa09 f303 	lsl.w	r3, r9, r3
 8007b00:	4313      	orrs	r3, r2
 8007b02:	9304      	str	r3, [sp, #16]
 8007b04:	46a2      	mov	sl, r4
 8007b06:	e7d2      	b.n	8007aae <_vfiprintf_r+0xc6>
 8007b08:	9b03      	ldr	r3, [sp, #12]
 8007b0a:	1d19      	adds	r1, r3, #4
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	9103      	str	r1, [sp, #12]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	bfbb      	ittet	lt
 8007b14:	425b      	neglt	r3, r3
 8007b16:	f042 0202 	orrlt.w	r2, r2, #2
 8007b1a:	9307      	strge	r3, [sp, #28]
 8007b1c:	9307      	strlt	r3, [sp, #28]
 8007b1e:	bfb8      	it	lt
 8007b20:	9204      	strlt	r2, [sp, #16]
 8007b22:	7823      	ldrb	r3, [r4, #0]
 8007b24:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b26:	d10a      	bne.n	8007b3e <_vfiprintf_r+0x156>
 8007b28:	7863      	ldrb	r3, [r4, #1]
 8007b2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b2c:	d132      	bne.n	8007b94 <_vfiprintf_r+0x1ac>
 8007b2e:	9b03      	ldr	r3, [sp, #12]
 8007b30:	1d1a      	adds	r2, r3, #4
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	9203      	str	r2, [sp, #12]
 8007b36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b3a:	3402      	adds	r4, #2
 8007b3c:	9305      	str	r3, [sp, #20]
 8007b3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007c14 <_vfiprintf_r+0x22c>
 8007b42:	7821      	ldrb	r1, [r4, #0]
 8007b44:	2203      	movs	r2, #3
 8007b46:	4650      	mov	r0, sl
 8007b48:	f7f8 fb62 	bl	8000210 <memchr>
 8007b4c:	b138      	cbz	r0, 8007b5e <_vfiprintf_r+0x176>
 8007b4e:	9b04      	ldr	r3, [sp, #16]
 8007b50:	eba0 000a 	sub.w	r0, r0, sl
 8007b54:	2240      	movs	r2, #64	@ 0x40
 8007b56:	4082      	lsls	r2, r0
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	3401      	adds	r4, #1
 8007b5c:	9304      	str	r3, [sp, #16]
 8007b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b62:	4829      	ldr	r0, [pc, #164]	@ (8007c08 <_vfiprintf_r+0x220>)
 8007b64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b68:	2206      	movs	r2, #6
 8007b6a:	f7f8 fb51 	bl	8000210 <memchr>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	d03f      	beq.n	8007bf2 <_vfiprintf_r+0x20a>
 8007b72:	4b26      	ldr	r3, [pc, #152]	@ (8007c0c <_vfiprintf_r+0x224>)
 8007b74:	bb1b      	cbnz	r3, 8007bbe <_vfiprintf_r+0x1d6>
 8007b76:	9b03      	ldr	r3, [sp, #12]
 8007b78:	3307      	adds	r3, #7
 8007b7a:	f023 0307 	bic.w	r3, r3, #7
 8007b7e:	3308      	adds	r3, #8
 8007b80:	9303      	str	r3, [sp, #12]
 8007b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b84:	443b      	add	r3, r7
 8007b86:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b88:	e76a      	b.n	8007a60 <_vfiprintf_r+0x78>
 8007b8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b8e:	460c      	mov	r4, r1
 8007b90:	2001      	movs	r0, #1
 8007b92:	e7a8      	b.n	8007ae6 <_vfiprintf_r+0xfe>
 8007b94:	2300      	movs	r3, #0
 8007b96:	3401      	adds	r4, #1
 8007b98:	9305      	str	r3, [sp, #20]
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	f04f 0c0a 	mov.w	ip, #10
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ba6:	3a30      	subs	r2, #48	@ 0x30
 8007ba8:	2a09      	cmp	r2, #9
 8007baa:	d903      	bls.n	8007bb4 <_vfiprintf_r+0x1cc>
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d0c6      	beq.n	8007b3e <_vfiprintf_r+0x156>
 8007bb0:	9105      	str	r1, [sp, #20]
 8007bb2:	e7c4      	b.n	8007b3e <_vfiprintf_r+0x156>
 8007bb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bb8:	4604      	mov	r4, r0
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e7f0      	b.n	8007ba0 <_vfiprintf_r+0x1b8>
 8007bbe:	ab03      	add	r3, sp, #12
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	462a      	mov	r2, r5
 8007bc4:	4b12      	ldr	r3, [pc, #72]	@ (8007c10 <_vfiprintf_r+0x228>)
 8007bc6:	a904      	add	r1, sp, #16
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f7fc fc0f 	bl	80043ec <_printf_float>
 8007bce:	4607      	mov	r7, r0
 8007bd0:	1c78      	adds	r0, r7, #1
 8007bd2:	d1d6      	bne.n	8007b82 <_vfiprintf_r+0x19a>
 8007bd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bd6:	07d9      	lsls	r1, r3, #31
 8007bd8:	d405      	bmi.n	8007be6 <_vfiprintf_r+0x1fe>
 8007bda:	89ab      	ldrh	r3, [r5, #12]
 8007bdc:	059a      	lsls	r2, r3, #22
 8007bde:	d402      	bmi.n	8007be6 <_vfiprintf_r+0x1fe>
 8007be0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007be2:	f7fd fb8f 	bl	8005304 <__retarget_lock_release_recursive>
 8007be6:	89ab      	ldrh	r3, [r5, #12]
 8007be8:	065b      	lsls	r3, r3, #25
 8007bea:	f53f af1f 	bmi.w	8007a2c <_vfiprintf_r+0x44>
 8007bee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bf0:	e71e      	b.n	8007a30 <_vfiprintf_r+0x48>
 8007bf2:	ab03      	add	r3, sp, #12
 8007bf4:	9300      	str	r3, [sp, #0]
 8007bf6:	462a      	mov	r2, r5
 8007bf8:	4b05      	ldr	r3, [pc, #20]	@ (8007c10 <_vfiprintf_r+0x228>)
 8007bfa:	a904      	add	r1, sp, #16
 8007bfc:	4630      	mov	r0, r6
 8007bfe:	f7fc fe8d 	bl	800491c <_printf_i>
 8007c02:	e7e4      	b.n	8007bce <_vfiprintf_r+0x1e6>
 8007c04:	08025e15 	.word	0x08025e15
 8007c08:	08025e1f 	.word	0x08025e1f
 8007c0c:	080043ed 	.word	0x080043ed
 8007c10:	080079c3 	.word	0x080079c3
 8007c14:	08025e1b 	.word	0x08025e1b

08007c18 <__sflush_r>:
 8007c18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c20:	0716      	lsls	r6, r2, #28
 8007c22:	4605      	mov	r5, r0
 8007c24:	460c      	mov	r4, r1
 8007c26:	d454      	bmi.n	8007cd2 <__sflush_r+0xba>
 8007c28:	684b      	ldr	r3, [r1, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	dc02      	bgt.n	8007c34 <__sflush_r+0x1c>
 8007c2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	dd48      	ble.n	8007cc6 <__sflush_r+0xae>
 8007c34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c36:	2e00      	cmp	r6, #0
 8007c38:	d045      	beq.n	8007cc6 <__sflush_r+0xae>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c40:	682f      	ldr	r7, [r5, #0]
 8007c42:	6a21      	ldr	r1, [r4, #32]
 8007c44:	602b      	str	r3, [r5, #0]
 8007c46:	d030      	beq.n	8007caa <__sflush_r+0x92>
 8007c48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c4a:	89a3      	ldrh	r3, [r4, #12]
 8007c4c:	0759      	lsls	r1, r3, #29
 8007c4e:	d505      	bpl.n	8007c5c <__sflush_r+0x44>
 8007c50:	6863      	ldr	r3, [r4, #4]
 8007c52:	1ad2      	subs	r2, r2, r3
 8007c54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c56:	b10b      	cbz	r3, 8007c5c <__sflush_r+0x44>
 8007c58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c5a:	1ad2      	subs	r2, r2, r3
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c60:	6a21      	ldr	r1, [r4, #32]
 8007c62:	4628      	mov	r0, r5
 8007c64:	47b0      	blx	r6
 8007c66:	1c43      	adds	r3, r0, #1
 8007c68:	89a3      	ldrh	r3, [r4, #12]
 8007c6a:	d106      	bne.n	8007c7a <__sflush_r+0x62>
 8007c6c:	6829      	ldr	r1, [r5, #0]
 8007c6e:	291d      	cmp	r1, #29
 8007c70:	d82b      	bhi.n	8007cca <__sflush_r+0xb2>
 8007c72:	4a2a      	ldr	r2, [pc, #168]	@ (8007d1c <__sflush_r+0x104>)
 8007c74:	40ca      	lsrs	r2, r1
 8007c76:	07d6      	lsls	r6, r2, #31
 8007c78:	d527      	bpl.n	8007cca <__sflush_r+0xb2>
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	6062      	str	r2, [r4, #4]
 8007c7e:	04d9      	lsls	r1, r3, #19
 8007c80:	6922      	ldr	r2, [r4, #16]
 8007c82:	6022      	str	r2, [r4, #0]
 8007c84:	d504      	bpl.n	8007c90 <__sflush_r+0x78>
 8007c86:	1c42      	adds	r2, r0, #1
 8007c88:	d101      	bne.n	8007c8e <__sflush_r+0x76>
 8007c8a:	682b      	ldr	r3, [r5, #0]
 8007c8c:	b903      	cbnz	r3, 8007c90 <__sflush_r+0x78>
 8007c8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c92:	602f      	str	r7, [r5, #0]
 8007c94:	b1b9      	cbz	r1, 8007cc6 <__sflush_r+0xae>
 8007c96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c9a:	4299      	cmp	r1, r3
 8007c9c:	d002      	beq.n	8007ca4 <__sflush_r+0x8c>
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	f7fe f99e 	bl	8005fe0 <_free_r>
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ca8:	e00d      	b.n	8007cc6 <__sflush_r+0xae>
 8007caa:	2301      	movs	r3, #1
 8007cac:	4628      	mov	r0, r5
 8007cae:	47b0      	blx	r6
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	1c50      	adds	r0, r2, #1
 8007cb4:	d1c9      	bne.n	8007c4a <__sflush_r+0x32>
 8007cb6:	682b      	ldr	r3, [r5, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d0c6      	beq.n	8007c4a <__sflush_r+0x32>
 8007cbc:	2b1d      	cmp	r3, #29
 8007cbe:	d001      	beq.n	8007cc4 <__sflush_r+0xac>
 8007cc0:	2b16      	cmp	r3, #22
 8007cc2:	d11e      	bne.n	8007d02 <__sflush_r+0xea>
 8007cc4:	602f      	str	r7, [r5, #0]
 8007cc6:	2000      	movs	r0, #0
 8007cc8:	e022      	b.n	8007d10 <__sflush_r+0xf8>
 8007cca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cce:	b21b      	sxth	r3, r3
 8007cd0:	e01b      	b.n	8007d0a <__sflush_r+0xf2>
 8007cd2:	690f      	ldr	r7, [r1, #16]
 8007cd4:	2f00      	cmp	r7, #0
 8007cd6:	d0f6      	beq.n	8007cc6 <__sflush_r+0xae>
 8007cd8:	0793      	lsls	r3, r2, #30
 8007cda:	680e      	ldr	r6, [r1, #0]
 8007cdc:	bf08      	it	eq
 8007cde:	694b      	ldreq	r3, [r1, #20]
 8007ce0:	600f      	str	r7, [r1, #0]
 8007ce2:	bf18      	it	ne
 8007ce4:	2300      	movne	r3, #0
 8007ce6:	eba6 0807 	sub.w	r8, r6, r7
 8007cea:	608b      	str	r3, [r1, #8]
 8007cec:	f1b8 0f00 	cmp.w	r8, #0
 8007cf0:	dde9      	ble.n	8007cc6 <__sflush_r+0xae>
 8007cf2:	6a21      	ldr	r1, [r4, #32]
 8007cf4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cf6:	4643      	mov	r3, r8
 8007cf8:	463a      	mov	r2, r7
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	47b0      	blx	r6
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	dc08      	bgt.n	8007d14 <__sflush_r+0xfc>
 8007d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d14:	4407      	add	r7, r0
 8007d16:	eba8 0800 	sub.w	r8, r8, r0
 8007d1a:	e7e7      	b.n	8007cec <__sflush_r+0xd4>
 8007d1c:	20400001 	.word	0x20400001

08007d20 <_fflush_r>:
 8007d20:	b538      	push	{r3, r4, r5, lr}
 8007d22:	690b      	ldr	r3, [r1, #16]
 8007d24:	4605      	mov	r5, r0
 8007d26:	460c      	mov	r4, r1
 8007d28:	b913      	cbnz	r3, 8007d30 <_fflush_r+0x10>
 8007d2a:	2500      	movs	r5, #0
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	bd38      	pop	{r3, r4, r5, pc}
 8007d30:	b118      	cbz	r0, 8007d3a <_fflush_r+0x1a>
 8007d32:	6a03      	ldr	r3, [r0, #32]
 8007d34:	b90b      	cbnz	r3, 8007d3a <_fflush_r+0x1a>
 8007d36:	f7fd f9a9 	bl	800508c <__sinit>
 8007d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d0f3      	beq.n	8007d2a <_fflush_r+0xa>
 8007d42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d44:	07d0      	lsls	r0, r2, #31
 8007d46:	d404      	bmi.n	8007d52 <_fflush_r+0x32>
 8007d48:	0599      	lsls	r1, r3, #22
 8007d4a:	d402      	bmi.n	8007d52 <_fflush_r+0x32>
 8007d4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d4e:	f7fd fad8 	bl	8005302 <__retarget_lock_acquire_recursive>
 8007d52:	4628      	mov	r0, r5
 8007d54:	4621      	mov	r1, r4
 8007d56:	f7ff ff5f 	bl	8007c18 <__sflush_r>
 8007d5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d5c:	07da      	lsls	r2, r3, #31
 8007d5e:	4605      	mov	r5, r0
 8007d60:	d4e4      	bmi.n	8007d2c <_fflush_r+0xc>
 8007d62:	89a3      	ldrh	r3, [r4, #12]
 8007d64:	059b      	lsls	r3, r3, #22
 8007d66:	d4e1      	bmi.n	8007d2c <_fflush_r+0xc>
 8007d68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d6a:	f7fd facb 	bl	8005304 <__retarget_lock_release_recursive>
 8007d6e:	e7dd      	b.n	8007d2c <_fflush_r+0xc>

08007d70 <__swbuf_r>:
 8007d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d72:	460e      	mov	r6, r1
 8007d74:	4614      	mov	r4, r2
 8007d76:	4605      	mov	r5, r0
 8007d78:	b118      	cbz	r0, 8007d82 <__swbuf_r+0x12>
 8007d7a:	6a03      	ldr	r3, [r0, #32]
 8007d7c:	b90b      	cbnz	r3, 8007d82 <__swbuf_r+0x12>
 8007d7e:	f7fd f985 	bl	800508c <__sinit>
 8007d82:	69a3      	ldr	r3, [r4, #24]
 8007d84:	60a3      	str	r3, [r4, #8]
 8007d86:	89a3      	ldrh	r3, [r4, #12]
 8007d88:	071a      	lsls	r2, r3, #28
 8007d8a:	d501      	bpl.n	8007d90 <__swbuf_r+0x20>
 8007d8c:	6923      	ldr	r3, [r4, #16]
 8007d8e:	b943      	cbnz	r3, 8007da2 <__swbuf_r+0x32>
 8007d90:	4621      	mov	r1, r4
 8007d92:	4628      	mov	r0, r5
 8007d94:	f000 f82a 	bl	8007dec <__swsetup_r>
 8007d98:	b118      	cbz	r0, 8007da2 <__swbuf_r+0x32>
 8007d9a:	f04f 37ff 	mov.w	r7, #4294967295
 8007d9e:	4638      	mov	r0, r7
 8007da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	6922      	ldr	r2, [r4, #16]
 8007da6:	1a98      	subs	r0, r3, r2
 8007da8:	6963      	ldr	r3, [r4, #20]
 8007daa:	b2f6      	uxtb	r6, r6
 8007dac:	4283      	cmp	r3, r0
 8007dae:	4637      	mov	r7, r6
 8007db0:	dc05      	bgt.n	8007dbe <__swbuf_r+0x4e>
 8007db2:	4621      	mov	r1, r4
 8007db4:	4628      	mov	r0, r5
 8007db6:	f7ff ffb3 	bl	8007d20 <_fflush_r>
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	d1ed      	bne.n	8007d9a <__swbuf_r+0x2a>
 8007dbe:	68a3      	ldr	r3, [r4, #8]
 8007dc0:	3b01      	subs	r3, #1
 8007dc2:	60a3      	str	r3, [r4, #8]
 8007dc4:	6823      	ldr	r3, [r4, #0]
 8007dc6:	1c5a      	adds	r2, r3, #1
 8007dc8:	6022      	str	r2, [r4, #0]
 8007dca:	701e      	strb	r6, [r3, #0]
 8007dcc:	6962      	ldr	r2, [r4, #20]
 8007dce:	1c43      	adds	r3, r0, #1
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d004      	beq.n	8007dde <__swbuf_r+0x6e>
 8007dd4:	89a3      	ldrh	r3, [r4, #12]
 8007dd6:	07db      	lsls	r3, r3, #31
 8007dd8:	d5e1      	bpl.n	8007d9e <__swbuf_r+0x2e>
 8007dda:	2e0a      	cmp	r6, #10
 8007ddc:	d1df      	bne.n	8007d9e <__swbuf_r+0x2e>
 8007dde:	4621      	mov	r1, r4
 8007de0:	4628      	mov	r0, r5
 8007de2:	f7ff ff9d 	bl	8007d20 <_fflush_r>
 8007de6:	2800      	cmp	r0, #0
 8007de8:	d0d9      	beq.n	8007d9e <__swbuf_r+0x2e>
 8007dea:	e7d6      	b.n	8007d9a <__swbuf_r+0x2a>

08007dec <__swsetup_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	4b29      	ldr	r3, [pc, #164]	@ (8007e94 <__swsetup_r+0xa8>)
 8007df0:	4605      	mov	r5, r0
 8007df2:	6818      	ldr	r0, [r3, #0]
 8007df4:	460c      	mov	r4, r1
 8007df6:	b118      	cbz	r0, 8007e00 <__swsetup_r+0x14>
 8007df8:	6a03      	ldr	r3, [r0, #32]
 8007dfa:	b90b      	cbnz	r3, 8007e00 <__swsetup_r+0x14>
 8007dfc:	f7fd f946 	bl	800508c <__sinit>
 8007e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e04:	0719      	lsls	r1, r3, #28
 8007e06:	d422      	bmi.n	8007e4e <__swsetup_r+0x62>
 8007e08:	06da      	lsls	r2, r3, #27
 8007e0a:	d407      	bmi.n	8007e1c <__swsetup_r+0x30>
 8007e0c:	2209      	movs	r2, #9
 8007e0e:	602a      	str	r2, [r5, #0]
 8007e10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e14:	81a3      	strh	r3, [r4, #12]
 8007e16:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1a:	e033      	b.n	8007e84 <__swsetup_r+0x98>
 8007e1c:	0758      	lsls	r0, r3, #29
 8007e1e:	d512      	bpl.n	8007e46 <__swsetup_r+0x5a>
 8007e20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e22:	b141      	cbz	r1, 8007e36 <__swsetup_r+0x4a>
 8007e24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e28:	4299      	cmp	r1, r3
 8007e2a:	d002      	beq.n	8007e32 <__swsetup_r+0x46>
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	f7fe f8d7 	bl	8005fe0 <_free_r>
 8007e32:	2300      	movs	r3, #0
 8007e34:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e36:	89a3      	ldrh	r3, [r4, #12]
 8007e38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e3c:	81a3      	strh	r3, [r4, #12]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	6063      	str	r3, [r4, #4]
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	6023      	str	r3, [r4, #0]
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	f043 0308 	orr.w	r3, r3, #8
 8007e4c:	81a3      	strh	r3, [r4, #12]
 8007e4e:	6923      	ldr	r3, [r4, #16]
 8007e50:	b94b      	cbnz	r3, 8007e66 <__swsetup_r+0x7a>
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e5c:	d003      	beq.n	8007e66 <__swsetup_r+0x7a>
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4628      	mov	r0, r5
 8007e62:	f000 fc29 	bl	80086b8 <__smakebuf_r>
 8007e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e6a:	f013 0201 	ands.w	r2, r3, #1
 8007e6e:	d00a      	beq.n	8007e86 <__swsetup_r+0x9a>
 8007e70:	2200      	movs	r2, #0
 8007e72:	60a2      	str	r2, [r4, #8]
 8007e74:	6962      	ldr	r2, [r4, #20]
 8007e76:	4252      	negs	r2, r2
 8007e78:	61a2      	str	r2, [r4, #24]
 8007e7a:	6922      	ldr	r2, [r4, #16]
 8007e7c:	b942      	cbnz	r2, 8007e90 <__swsetup_r+0xa4>
 8007e7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e82:	d1c5      	bne.n	8007e10 <__swsetup_r+0x24>
 8007e84:	bd38      	pop	{r3, r4, r5, pc}
 8007e86:	0799      	lsls	r1, r3, #30
 8007e88:	bf58      	it	pl
 8007e8a:	6962      	ldrpl	r2, [r4, #20]
 8007e8c:	60a2      	str	r2, [r4, #8]
 8007e8e:	e7f4      	b.n	8007e7a <__swsetup_r+0x8e>
 8007e90:	2000      	movs	r0, #0
 8007e92:	e7f7      	b.n	8007e84 <__swsetup_r+0x98>
 8007e94:	20001528 	.word	0x20001528

08007e98 <memmove>:
 8007e98:	4288      	cmp	r0, r1
 8007e9a:	b510      	push	{r4, lr}
 8007e9c:	eb01 0402 	add.w	r4, r1, r2
 8007ea0:	d902      	bls.n	8007ea8 <memmove+0x10>
 8007ea2:	4284      	cmp	r4, r0
 8007ea4:	4623      	mov	r3, r4
 8007ea6:	d807      	bhi.n	8007eb8 <memmove+0x20>
 8007ea8:	1e43      	subs	r3, r0, #1
 8007eaa:	42a1      	cmp	r1, r4
 8007eac:	d008      	beq.n	8007ec0 <memmove+0x28>
 8007eae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eb6:	e7f8      	b.n	8007eaa <memmove+0x12>
 8007eb8:	4402      	add	r2, r0
 8007eba:	4601      	mov	r1, r0
 8007ebc:	428a      	cmp	r2, r1
 8007ebe:	d100      	bne.n	8007ec2 <memmove+0x2a>
 8007ec0:	bd10      	pop	{r4, pc}
 8007ec2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ec6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007eca:	e7f7      	b.n	8007ebc <memmove+0x24>

08007ecc <strncmp>:
 8007ecc:	b510      	push	{r4, lr}
 8007ece:	b16a      	cbz	r2, 8007eec <strncmp+0x20>
 8007ed0:	3901      	subs	r1, #1
 8007ed2:	1884      	adds	r4, r0, r2
 8007ed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ed8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d103      	bne.n	8007ee8 <strncmp+0x1c>
 8007ee0:	42a0      	cmp	r0, r4
 8007ee2:	d001      	beq.n	8007ee8 <strncmp+0x1c>
 8007ee4:	2a00      	cmp	r2, #0
 8007ee6:	d1f5      	bne.n	8007ed4 <strncmp+0x8>
 8007ee8:	1ad0      	subs	r0, r2, r3
 8007eea:	bd10      	pop	{r4, pc}
 8007eec:	4610      	mov	r0, r2
 8007eee:	e7fc      	b.n	8007eea <strncmp+0x1e>

08007ef0 <nan>:
 8007ef0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007ef8 <nan+0x8>
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	00000000 	.word	0x00000000
 8007efc:	7ff80000 	.word	0x7ff80000

08007f00 <__assert_func>:
 8007f00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f02:	4614      	mov	r4, r2
 8007f04:	461a      	mov	r2, r3
 8007f06:	4b09      	ldr	r3, [pc, #36]	@ (8007f2c <__assert_func+0x2c>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4605      	mov	r5, r0
 8007f0c:	68d8      	ldr	r0, [r3, #12]
 8007f0e:	b14c      	cbz	r4, 8007f24 <__assert_func+0x24>
 8007f10:	4b07      	ldr	r3, [pc, #28]	@ (8007f30 <__assert_func+0x30>)
 8007f12:	9100      	str	r1, [sp, #0]
 8007f14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f18:	4906      	ldr	r1, [pc, #24]	@ (8007f34 <__assert_func+0x34>)
 8007f1a:	462b      	mov	r3, r5
 8007f1c:	f000 fb94 	bl	8008648 <fiprintf>
 8007f20:	f000 fc28 	bl	8008774 <abort>
 8007f24:	4b04      	ldr	r3, [pc, #16]	@ (8007f38 <__assert_func+0x38>)
 8007f26:	461c      	mov	r4, r3
 8007f28:	e7f3      	b.n	8007f12 <__assert_func+0x12>
 8007f2a:	bf00      	nop
 8007f2c:	20001528 	.word	0x20001528
 8007f30:	08025e2e 	.word	0x08025e2e
 8007f34:	08025e3b 	.word	0x08025e3b
 8007f38:	08025e69 	.word	0x08025e69

08007f3c <rshift>:
 8007f3c:	6903      	ldr	r3, [r0, #16]
 8007f3e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f42:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f46:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f4a:	f100 0414 	add.w	r4, r0, #20
 8007f4e:	dd45      	ble.n	8007fdc <rshift+0xa0>
 8007f50:	f011 011f 	ands.w	r1, r1, #31
 8007f54:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f58:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f5c:	d10c      	bne.n	8007f78 <rshift+0x3c>
 8007f5e:	f100 0710 	add.w	r7, r0, #16
 8007f62:	4629      	mov	r1, r5
 8007f64:	42b1      	cmp	r1, r6
 8007f66:	d334      	bcc.n	8007fd2 <rshift+0x96>
 8007f68:	1a9b      	subs	r3, r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	1eea      	subs	r2, r5, #3
 8007f6e:	4296      	cmp	r6, r2
 8007f70:	bf38      	it	cc
 8007f72:	2300      	movcc	r3, #0
 8007f74:	4423      	add	r3, r4
 8007f76:	e015      	b.n	8007fa4 <rshift+0x68>
 8007f78:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f7c:	f1c1 0820 	rsb	r8, r1, #32
 8007f80:	40cf      	lsrs	r7, r1
 8007f82:	f105 0e04 	add.w	lr, r5, #4
 8007f86:	46a1      	mov	r9, r4
 8007f88:	4576      	cmp	r6, lr
 8007f8a:	46f4      	mov	ip, lr
 8007f8c:	d815      	bhi.n	8007fba <rshift+0x7e>
 8007f8e:	1a9a      	subs	r2, r3, r2
 8007f90:	0092      	lsls	r2, r2, #2
 8007f92:	3a04      	subs	r2, #4
 8007f94:	3501      	adds	r5, #1
 8007f96:	42ae      	cmp	r6, r5
 8007f98:	bf38      	it	cc
 8007f9a:	2200      	movcc	r2, #0
 8007f9c:	18a3      	adds	r3, r4, r2
 8007f9e:	50a7      	str	r7, [r4, r2]
 8007fa0:	b107      	cbz	r7, 8007fa4 <rshift+0x68>
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	1b1a      	subs	r2, r3, r4
 8007fa6:	42a3      	cmp	r3, r4
 8007fa8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007fac:	bf08      	it	eq
 8007fae:	2300      	moveq	r3, #0
 8007fb0:	6102      	str	r2, [r0, #16]
 8007fb2:	bf08      	it	eq
 8007fb4:	6143      	streq	r3, [r0, #20]
 8007fb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fba:	f8dc c000 	ldr.w	ip, [ip]
 8007fbe:	fa0c fc08 	lsl.w	ip, ip, r8
 8007fc2:	ea4c 0707 	orr.w	r7, ip, r7
 8007fc6:	f849 7b04 	str.w	r7, [r9], #4
 8007fca:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fce:	40cf      	lsrs	r7, r1
 8007fd0:	e7da      	b.n	8007f88 <rshift+0x4c>
 8007fd2:	f851 cb04 	ldr.w	ip, [r1], #4
 8007fd6:	f847 cf04 	str.w	ip, [r7, #4]!
 8007fda:	e7c3      	b.n	8007f64 <rshift+0x28>
 8007fdc:	4623      	mov	r3, r4
 8007fde:	e7e1      	b.n	8007fa4 <rshift+0x68>

08007fe0 <__hexdig_fun>:
 8007fe0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007fe4:	2b09      	cmp	r3, #9
 8007fe6:	d802      	bhi.n	8007fee <__hexdig_fun+0xe>
 8007fe8:	3820      	subs	r0, #32
 8007fea:	b2c0      	uxtb	r0, r0
 8007fec:	4770      	bx	lr
 8007fee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007ff2:	2b05      	cmp	r3, #5
 8007ff4:	d801      	bhi.n	8007ffa <__hexdig_fun+0x1a>
 8007ff6:	3847      	subs	r0, #71	@ 0x47
 8007ff8:	e7f7      	b.n	8007fea <__hexdig_fun+0xa>
 8007ffa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007ffe:	2b05      	cmp	r3, #5
 8008000:	d801      	bhi.n	8008006 <__hexdig_fun+0x26>
 8008002:	3827      	subs	r0, #39	@ 0x27
 8008004:	e7f1      	b.n	8007fea <__hexdig_fun+0xa>
 8008006:	2000      	movs	r0, #0
 8008008:	4770      	bx	lr
	...

0800800c <__gethex>:
 800800c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008010:	b085      	sub	sp, #20
 8008012:	468a      	mov	sl, r1
 8008014:	9302      	str	r3, [sp, #8]
 8008016:	680b      	ldr	r3, [r1, #0]
 8008018:	9001      	str	r0, [sp, #4]
 800801a:	4690      	mov	r8, r2
 800801c:	1c9c      	adds	r4, r3, #2
 800801e:	46a1      	mov	r9, r4
 8008020:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008024:	2830      	cmp	r0, #48	@ 0x30
 8008026:	d0fa      	beq.n	800801e <__gethex+0x12>
 8008028:	eba9 0303 	sub.w	r3, r9, r3
 800802c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008030:	f7ff ffd6 	bl	8007fe0 <__hexdig_fun>
 8008034:	4605      	mov	r5, r0
 8008036:	2800      	cmp	r0, #0
 8008038:	d168      	bne.n	800810c <__gethex+0x100>
 800803a:	49a0      	ldr	r1, [pc, #640]	@ (80082bc <__gethex+0x2b0>)
 800803c:	2201      	movs	r2, #1
 800803e:	4648      	mov	r0, r9
 8008040:	f7ff ff44 	bl	8007ecc <strncmp>
 8008044:	4607      	mov	r7, r0
 8008046:	2800      	cmp	r0, #0
 8008048:	d167      	bne.n	800811a <__gethex+0x10e>
 800804a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800804e:	4626      	mov	r6, r4
 8008050:	f7ff ffc6 	bl	8007fe0 <__hexdig_fun>
 8008054:	2800      	cmp	r0, #0
 8008056:	d062      	beq.n	800811e <__gethex+0x112>
 8008058:	4623      	mov	r3, r4
 800805a:	7818      	ldrb	r0, [r3, #0]
 800805c:	2830      	cmp	r0, #48	@ 0x30
 800805e:	4699      	mov	r9, r3
 8008060:	f103 0301 	add.w	r3, r3, #1
 8008064:	d0f9      	beq.n	800805a <__gethex+0x4e>
 8008066:	f7ff ffbb 	bl	8007fe0 <__hexdig_fun>
 800806a:	fab0 f580 	clz	r5, r0
 800806e:	096d      	lsrs	r5, r5, #5
 8008070:	f04f 0b01 	mov.w	fp, #1
 8008074:	464a      	mov	r2, r9
 8008076:	4616      	mov	r6, r2
 8008078:	3201      	adds	r2, #1
 800807a:	7830      	ldrb	r0, [r6, #0]
 800807c:	f7ff ffb0 	bl	8007fe0 <__hexdig_fun>
 8008080:	2800      	cmp	r0, #0
 8008082:	d1f8      	bne.n	8008076 <__gethex+0x6a>
 8008084:	498d      	ldr	r1, [pc, #564]	@ (80082bc <__gethex+0x2b0>)
 8008086:	2201      	movs	r2, #1
 8008088:	4630      	mov	r0, r6
 800808a:	f7ff ff1f 	bl	8007ecc <strncmp>
 800808e:	2800      	cmp	r0, #0
 8008090:	d13f      	bne.n	8008112 <__gethex+0x106>
 8008092:	b944      	cbnz	r4, 80080a6 <__gethex+0x9a>
 8008094:	1c74      	adds	r4, r6, #1
 8008096:	4622      	mov	r2, r4
 8008098:	4616      	mov	r6, r2
 800809a:	3201      	adds	r2, #1
 800809c:	7830      	ldrb	r0, [r6, #0]
 800809e:	f7ff ff9f 	bl	8007fe0 <__hexdig_fun>
 80080a2:	2800      	cmp	r0, #0
 80080a4:	d1f8      	bne.n	8008098 <__gethex+0x8c>
 80080a6:	1ba4      	subs	r4, r4, r6
 80080a8:	00a7      	lsls	r7, r4, #2
 80080aa:	7833      	ldrb	r3, [r6, #0]
 80080ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80080b0:	2b50      	cmp	r3, #80	@ 0x50
 80080b2:	d13e      	bne.n	8008132 <__gethex+0x126>
 80080b4:	7873      	ldrb	r3, [r6, #1]
 80080b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80080b8:	d033      	beq.n	8008122 <__gethex+0x116>
 80080ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80080bc:	d034      	beq.n	8008128 <__gethex+0x11c>
 80080be:	1c71      	adds	r1, r6, #1
 80080c0:	2400      	movs	r4, #0
 80080c2:	7808      	ldrb	r0, [r1, #0]
 80080c4:	f7ff ff8c 	bl	8007fe0 <__hexdig_fun>
 80080c8:	1e43      	subs	r3, r0, #1
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b18      	cmp	r3, #24
 80080ce:	d830      	bhi.n	8008132 <__gethex+0x126>
 80080d0:	f1a0 0210 	sub.w	r2, r0, #16
 80080d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80080d8:	f7ff ff82 	bl	8007fe0 <__hexdig_fun>
 80080dc:	f100 3cff 	add.w	ip, r0, #4294967295
 80080e0:	fa5f fc8c 	uxtb.w	ip, ip
 80080e4:	f1bc 0f18 	cmp.w	ip, #24
 80080e8:	f04f 030a 	mov.w	r3, #10
 80080ec:	d91e      	bls.n	800812c <__gethex+0x120>
 80080ee:	b104      	cbz	r4, 80080f2 <__gethex+0xe6>
 80080f0:	4252      	negs	r2, r2
 80080f2:	4417      	add	r7, r2
 80080f4:	f8ca 1000 	str.w	r1, [sl]
 80080f8:	b1ed      	cbz	r5, 8008136 <__gethex+0x12a>
 80080fa:	f1bb 0f00 	cmp.w	fp, #0
 80080fe:	bf0c      	ite	eq
 8008100:	2506      	moveq	r5, #6
 8008102:	2500      	movne	r5, #0
 8008104:	4628      	mov	r0, r5
 8008106:	b005      	add	sp, #20
 8008108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800810c:	2500      	movs	r5, #0
 800810e:	462c      	mov	r4, r5
 8008110:	e7b0      	b.n	8008074 <__gethex+0x68>
 8008112:	2c00      	cmp	r4, #0
 8008114:	d1c7      	bne.n	80080a6 <__gethex+0x9a>
 8008116:	4627      	mov	r7, r4
 8008118:	e7c7      	b.n	80080aa <__gethex+0x9e>
 800811a:	464e      	mov	r6, r9
 800811c:	462f      	mov	r7, r5
 800811e:	2501      	movs	r5, #1
 8008120:	e7c3      	b.n	80080aa <__gethex+0x9e>
 8008122:	2400      	movs	r4, #0
 8008124:	1cb1      	adds	r1, r6, #2
 8008126:	e7cc      	b.n	80080c2 <__gethex+0xb6>
 8008128:	2401      	movs	r4, #1
 800812a:	e7fb      	b.n	8008124 <__gethex+0x118>
 800812c:	fb03 0002 	mla	r0, r3, r2, r0
 8008130:	e7ce      	b.n	80080d0 <__gethex+0xc4>
 8008132:	4631      	mov	r1, r6
 8008134:	e7de      	b.n	80080f4 <__gethex+0xe8>
 8008136:	eba6 0309 	sub.w	r3, r6, r9
 800813a:	3b01      	subs	r3, #1
 800813c:	4629      	mov	r1, r5
 800813e:	2b07      	cmp	r3, #7
 8008140:	dc0a      	bgt.n	8008158 <__gethex+0x14c>
 8008142:	9801      	ldr	r0, [sp, #4]
 8008144:	f7fd ff9e 	bl	8006084 <_Balloc>
 8008148:	4604      	mov	r4, r0
 800814a:	b940      	cbnz	r0, 800815e <__gethex+0x152>
 800814c:	4b5c      	ldr	r3, [pc, #368]	@ (80082c0 <__gethex+0x2b4>)
 800814e:	4602      	mov	r2, r0
 8008150:	21e4      	movs	r1, #228	@ 0xe4
 8008152:	485c      	ldr	r0, [pc, #368]	@ (80082c4 <__gethex+0x2b8>)
 8008154:	f7ff fed4 	bl	8007f00 <__assert_func>
 8008158:	3101      	adds	r1, #1
 800815a:	105b      	asrs	r3, r3, #1
 800815c:	e7ef      	b.n	800813e <__gethex+0x132>
 800815e:	f100 0a14 	add.w	sl, r0, #20
 8008162:	2300      	movs	r3, #0
 8008164:	4655      	mov	r5, sl
 8008166:	469b      	mov	fp, r3
 8008168:	45b1      	cmp	r9, r6
 800816a:	d337      	bcc.n	80081dc <__gethex+0x1d0>
 800816c:	f845 bb04 	str.w	fp, [r5], #4
 8008170:	eba5 050a 	sub.w	r5, r5, sl
 8008174:	10ad      	asrs	r5, r5, #2
 8008176:	6125      	str	r5, [r4, #16]
 8008178:	4658      	mov	r0, fp
 800817a:	f7fe f875 	bl	8006268 <__hi0bits>
 800817e:	016d      	lsls	r5, r5, #5
 8008180:	f8d8 6000 	ldr.w	r6, [r8]
 8008184:	1a2d      	subs	r5, r5, r0
 8008186:	42b5      	cmp	r5, r6
 8008188:	dd54      	ble.n	8008234 <__gethex+0x228>
 800818a:	1bad      	subs	r5, r5, r6
 800818c:	4629      	mov	r1, r5
 800818e:	4620      	mov	r0, r4
 8008190:	f7fe fc01 	bl	8006996 <__any_on>
 8008194:	4681      	mov	r9, r0
 8008196:	b178      	cbz	r0, 80081b8 <__gethex+0x1ac>
 8008198:	1e6b      	subs	r3, r5, #1
 800819a:	1159      	asrs	r1, r3, #5
 800819c:	f003 021f 	and.w	r2, r3, #31
 80081a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80081a4:	f04f 0901 	mov.w	r9, #1
 80081a8:	fa09 f202 	lsl.w	r2, r9, r2
 80081ac:	420a      	tst	r2, r1
 80081ae:	d003      	beq.n	80081b8 <__gethex+0x1ac>
 80081b0:	454b      	cmp	r3, r9
 80081b2:	dc36      	bgt.n	8008222 <__gethex+0x216>
 80081b4:	f04f 0902 	mov.w	r9, #2
 80081b8:	4629      	mov	r1, r5
 80081ba:	4620      	mov	r0, r4
 80081bc:	f7ff febe 	bl	8007f3c <rshift>
 80081c0:	442f      	add	r7, r5
 80081c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80081c6:	42bb      	cmp	r3, r7
 80081c8:	da42      	bge.n	8008250 <__gethex+0x244>
 80081ca:	9801      	ldr	r0, [sp, #4]
 80081cc:	4621      	mov	r1, r4
 80081ce:	f7fd ff99 	bl	8006104 <_Bfree>
 80081d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081d4:	2300      	movs	r3, #0
 80081d6:	6013      	str	r3, [r2, #0]
 80081d8:	25a3      	movs	r5, #163	@ 0xa3
 80081da:	e793      	b.n	8008104 <__gethex+0xf8>
 80081dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80081e0:	2a2e      	cmp	r2, #46	@ 0x2e
 80081e2:	d012      	beq.n	800820a <__gethex+0x1fe>
 80081e4:	2b20      	cmp	r3, #32
 80081e6:	d104      	bne.n	80081f2 <__gethex+0x1e6>
 80081e8:	f845 bb04 	str.w	fp, [r5], #4
 80081ec:	f04f 0b00 	mov.w	fp, #0
 80081f0:	465b      	mov	r3, fp
 80081f2:	7830      	ldrb	r0, [r6, #0]
 80081f4:	9303      	str	r3, [sp, #12]
 80081f6:	f7ff fef3 	bl	8007fe0 <__hexdig_fun>
 80081fa:	9b03      	ldr	r3, [sp, #12]
 80081fc:	f000 000f 	and.w	r0, r0, #15
 8008200:	4098      	lsls	r0, r3
 8008202:	ea4b 0b00 	orr.w	fp, fp, r0
 8008206:	3304      	adds	r3, #4
 8008208:	e7ae      	b.n	8008168 <__gethex+0x15c>
 800820a:	45b1      	cmp	r9, r6
 800820c:	d8ea      	bhi.n	80081e4 <__gethex+0x1d8>
 800820e:	492b      	ldr	r1, [pc, #172]	@ (80082bc <__gethex+0x2b0>)
 8008210:	9303      	str	r3, [sp, #12]
 8008212:	2201      	movs	r2, #1
 8008214:	4630      	mov	r0, r6
 8008216:	f7ff fe59 	bl	8007ecc <strncmp>
 800821a:	9b03      	ldr	r3, [sp, #12]
 800821c:	2800      	cmp	r0, #0
 800821e:	d1e1      	bne.n	80081e4 <__gethex+0x1d8>
 8008220:	e7a2      	b.n	8008168 <__gethex+0x15c>
 8008222:	1ea9      	subs	r1, r5, #2
 8008224:	4620      	mov	r0, r4
 8008226:	f7fe fbb6 	bl	8006996 <__any_on>
 800822a:	2800      	cmp	r0, #0
 800822c:	d0c2      	beq.n	80081b4 <__gethex+0x1a8>
 800822e:	f04f 0903 	mov.w	r9, #3
 8008232:	e7c1      	b.n	80081b8 <__gethex+0x1ac>
 8008234:	da09      	bge.n	800824a <__gethex+0x23e>
 8008236:	1b75      	subs	r5, r6, r5
 8008238:	4621      	mov	r1, r4
 800823a:	9801      	ldr	r0, [sp, #4]
 800823c:	462a      	mov	r2, r5
 800823e:	f7fe f971 	bl	8006524 <__lshift>
 8008242:	1b7f      	subs	r7, r7, r5
 8008244:	4604      	mov	r4, r0
 8008246:	f100 0a14 	add.w	sl, r0, #20
 800824a:	f04f 0900 	mov.w	r9, #0
 800824e:	e7b8      	b.n	80081c2 <__gethex+0x1b6>
 8008250:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008254:	42bd      	cmp	r5, r7
 8008256:	dd6f      	ble.n	8008338 <__gethex+0x32c>
 8008258:	1bed      	subs	r5, r5, r7
 800825a:	42ae      	cmp	r6, r5
 800825c:	dc34      	bgt.n	80082c8 <__gethex+0x2bc>
 800825e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008262:	2b02      	cmp	r3, #2
 8008264:	d022      	beq.n	80082ac <__gethex+0x2a0>
 8008266:	2b03      	cmp	r3, #3
 8008268:	d024      	beq.n	80082b4 <__gethex+0x2a8>
 800826a:	2b01      	cmp	r3, #1
 800826c:	d115      	bne.n	800829a <__gethex+0x28e>
 800826e:	42ae      	cmp	r6, r5
 8008270:	d113      	bne.n	800829a <__gethex+0x28e>
 8008272:	2e01      	cmp	r6, #1
 8008274:	d10b      	bne.n	800828e <__gethex+0x282>
 8008276:	9a02      	ldr	r2, [sp, #8]
 8008278:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800827c:	6013      	str	r3, [r2, #0]
 800827e:	2301      	movs	r3, #1
 8008280:	6123      	str	r3, [r4, #16]
 8008282:	f8ca 3000 	str.w	r3, [sl]
 8008286:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008288:	2562      	movs	r5, #98	@ 0x62
 800828a:	601c      	str	r4, [r3, #0]
 800828c:	e73a      	b.n	8008104 <__gethex+0xf8>
 800828e:	1e71      	subs	r1, r6, #1
 8008290:	4620      	mov	r0, r4
 8008292:	f7fe fb80 	bl	8006996 <__any_on>
 8008296:	2800      	cmp	r0, #0
 8008298:	d1ed      	bne.n	8008276 <__gethex+0x26a>
 800829a:	9801      	ldr	r0, [sp, #4]
 800829c:	4621      	mov	r1, r4
 800829e:	f7fd ff31 	bl	8006104 <_Bfree>
 80082a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082a4:	2300      	movs	r3, #0
 80082a6:	6013      	str	r3, [r2, #0]
 80082a8:	2550      	movs	r5, #80	@ 0x50
 80082aa:	e72b      	b.n	8008104 <__gethex+0xf8>
 80082ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1f3      	bne.n	800829a <__gethex+0x28e>
 80082b2:	e7e0      	b.n	8008276 <__gethex+0x26a>
 80082b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d1dd      	bne.n	8008276 <__gethex+0x26a>
 80082ba:	e7ee      	b.n	800829a <__gethex+0x28e>
 80082bc:	08025e13 	.word	0x08025e13
 80082c0:	08025da9 	.word	0x08025da9
 80082c4:	08025e6a 	.word	0x08025e6a
 80082c8:	1e6f      	subs	r7, r5, #1
 80082ca:	f1b9 0f00 	cmp.w	r9, #0
 80082ce:	d130      	bne.n	8008332 <__gethex+0x326>
 80082d0:	b127      	cbz	r7, 80082dc <__gethex+0x2d0>
 80082d2:	4639      	mov	r1, r7
 80082d4:	4620      	mov	r0, r4
 80082d6:	f7fe fb5e 	bl	8006996 <__any_on>
 80082da:	4681      	mov	r9, r0
 80082dc:	117a      	asrs	r2, r7, #5
 80082de:	2301      	movs	r3, #1
 80082e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80082e4:	f007 071f 	and.w	r7, r7, #31
 80082e8:	40bb      	lsls	r3, r7
 80082ea:	4213      	tst	r3, r2
 80082ec:	4629      	mov	r1, r5
 80082ee:	4620      	mov	r0, r4
 80082f0:	bf18      	it	ne
 80082f2:	f049 0902 	orrne.w	r9, r9, #2
 80082f6:	f7ff fe21 	bl	8007f3c <rshift>
 80082fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80082fe:	1b76      	subs	r6, r6, r5
 8008300:	2502      	movs	r5, #2
 8008302:	f1b9 0f00 	cmp.w	r9, #0
 8008306:	d047      	beq.n	8008398 <__gethex+0x38c>
 8008308:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800830c:	2b02      	cmp	r3, #2
 800830e:	d015      	beq.n	800833c <__gethex+0x330>
 8008310:	2b03      	cmp	r3, #3
 8008312:	d017      	beq.n	8008344 <__gethex+0x338>
 8008314:	2b01      	cmp	r3, #1
 8008316:	d109      	bne.n	800832c <__gethex+0x320>
 8008318:	f019 0f02 	tst.w	r9, #2
 800831c:	d006      	beq.n	800832c <__gethex+0x320>
 800831e:	f8da 3000 	ldr.w	r3, [sl]
 8008322:	ea49 0903 	orr.w	r9, r9, r3
 8008326:	f019 0f01 	tst.w	r9, #1
 800832a:	d10e      	bne.n	800834a <__gethex+0x33e>
 800832c:	f045 0510 	orr.w	r5, r5, #16
 8008330:	e032      	b.n	8008398 <__gethex+0x38c>
 8008332:	f04f 0901 	mov.w	r9, #1
 8008336:	e7d1      	b.n	80082dc <__gethex+0x2d0>
 8008338:	2501      	movs	r5, #1
 800833a:	e7e2      	b.n	8008302 <__gethex+0x2f6>
 800833c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800833e:	f1c3 0301 	rsb	r3, r3, #1
 8008342:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008344:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008346:	2b00      	cmp	r3, #0
 8008348:	d0f0      	beq.n	800832c <__gethex+0x320>
 800834a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800834e:	f104 0314 	add.w	r3, r4, #20
 8008352:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008356:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800835a:	f04f 0c00 	mov.w	ip, #0
 800835e:	4618      	mov	r0, r3
 8008360:	f853 2b04 	ldr.w	r2, [r3], #4
 8008364:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008368:	d01b      	beq.n	80083a2 <__gethex+0x396>
 800836a:	3201      	adds	r2, #1
 800836c:	6002      	str	r2, [r0, #0]
 800836e:	2d02      	cmp	r5, #2
 8008370:	f104 0314 	add.w	r3, r4, #20
 8008374:	d13c      	bne.n	80083f0 <__gethex+0x3e4>
 8008376:	f8d8 2000 	ldr.w	r2, [r8]
 800837a:	3a01      	subs	r2, #1
 800837c:	42b2      	cmp	r2, r6
 800837e:	d109      	bne.n	8008394 <__gethex+0x388>
 8008380:	1171      	asrs	r1, r6, #5
 8008382:	2201      	movs	r2, #1
 8008384:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008388:	f006 061f 	and.w	r6, r6, #31
 800838c:	fa02 f606 	lsl.w	r6, r2, r6
 8008390:	421e      	tst	r6, r3
 8008392:	d13a      	bne.n	800840a <__gethex+0x3fe>
 8008394:	f045 0520 	orr.w	r5, r5, #32
 8008398:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800839a:	601c      	str	r4, [r3, #0]
 800839c:	9b02      	ldr	r3, [sp, #8]
 800839e:	601f      	str	r7, [r3, #0]
 80083a0:	e6b0      	b.n	8008104 <__gethex+0xf8>
 80083a2:	4299      	cmp	r1, r3
 80083a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80083a8:	d8d9      	bhi.n	800835e <__gethex+0x352>
 80083aa:	68a3      	ldr	r3, [r4, #8]
 80083ac:	459b      	cmp	fp, r3
 80083ae:	db17      	blt.n	80083e0 <__gethex+0x3d4>
 80083b0:	6861      	ldr	r1, [r4, #4]
 80083b2:	9801      	ldr	r0, [sp, #4]
 80083b4:	3101      	adds	r1, #1
 80083b6:	f7fd fe65 	bl	8006084 <_Balloc>
 80083ba:	4681      	mov	r9, r0
 80083bc:	b918      	cbnz	r0, 80083c6 <__gethex+0x3ba>
 80083be:	4b1a      	ldr	r3, [pc, #104]	@ (8008428 <__gethex+0x41c>)
 80083c0:	4602      	mov	r2, r0
 80083c2:	2184      	movs	r1, #132	@ 0x84
 80083c4:	e6c5      	b.n	8008152 <__gethex+0x146>
 80083c6:	6922      	ldr	r2, [r4, #16]
 80083c8:	3202      	adds	r2, #2
 80083ca:	f104 010c 	add.w	r1, r4, #12
 80083ce:	0092      	lsls	r2, r2, #2
 80083d0:	300c      	adds	r0, #12
 80083d2:	f7fc ff98 	bl	8005306 <memcpy>
 80083d6:	4621      	mov	r1, r4
 80083d8:	9801      	ldr	r0, [sp, #4]
 80083da:	f7fd fe93 	bl	8006104 <_Bfree>
 80083de:	464c      	mov	r4, r9
 80083e0:	6923      	ldr	r3, [r4, #16]
 80083e2:	1c5a      	adds	r2, r3, #1
 80083e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083e8:	6122      	str	r2, [r4, #16]
 80083ea:	2201      	movs	r2, #1
 80083ec:	615a      	str	r2, [r3, #20]
 80083ee:	e7be      	b.n	800836e <__gethex+0x362>
 80083f0:	6922      	ldr	r2, [r4, #16]
 80083f2:	455a      	cmp	r2, fp
 80083f4:	dd0b      	ble.n	800840e <__gethex+0x402>
 80083f6:	2101      	movs	r1, #1
 80083f8:	4620      	mov	r0, r4
 80083fa:	f7ff fd9f 	bl	8007f3c <rshift>
 80083fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008402:	3701      	adds	r7, #1
 8008404:	42bb      	cmp	r3, r7
 8008406:	f6ff aee0 	blt.w	80081ca <__gethex+0x1be>
 800840a:	2501      	movs	r5, #1
 800840c:	e7c2      	b.n	8008394 <__gethex+0x388>
 800840e:	f016 061f 	ands.w	r6, r6, #31
 8008412:	d0fa      	beq.n	800840a <__gethex+0x3fe>
 8008414:	4453      	add	r3, sl
 8008416:	f1c6 0620 	rsb	r6, r6, #32
 800841a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800841e:	f7fd ff23 	bl	8006268 <__hi0bits>
 8008422:	42b0      	cmp	r0, r6
 8008424:	dbe7      	blt.n	80083f6 <__gethex+0x3ea>
 8008426:	e7f0      	b.n	800840a <__gethex+0x3fe>
 8008428:	08025da9 	.word	0x08025da9

0800842c <L_shift>:
 800842c:	f1c2 0208 	rsb	r2, r2, #8
 8008430:	0092      	lsls	r2, r2, #2
 8008432:	b570      	push	{r4, r5, r6, lr}
 8008434:	f1c2 0620 	rsb	r6, r2, #32
 8008438:	6843      	ldr	r3, [r0, #4]
 800843a:	6804      	ldr	r4, [r0, #0]
 800843c:	fa03 f506 	lsl.w	r5, r3, r6
 8008440:	432c      	orrs	r4, r5
 8008442:	40d3      	lsrs	r3, r2
 8008444:	6004      	str	r4, [r0, #0]
 8008446:	f840 3f04 	str.w	r3, [r0, #4]!
 800844a:	4288      	cmp	r0, r1
 800844c:	d3f4      	bcc.n	8008438 <L_shift+0xc>
 800844e:	bd70      	pop	{r4, r5, r6, pc}

08008450 <__match>:
 8008450:	b530      	push	{r4, r5, lr}
 8008452:	6803      	ldr	r3, [r0, #0]
 8008454:	3301      	adds	r3, #1
 8008456:	f811 4b01 	ldrb.w	r4, [r1], #1
 800845a:	b914      	cbnz	r4, 8008462 <__match+0x12>
 800845c:	6003      	str	r3, [r0, #0]
 800845e:	2001      	movs	r0, #1
 8008460:	bd30      	pop	{r4, r5, pc}
 8008462:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008466:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800846a:	2d19      	cmp	r5, #25
 800846c:	bf98      	it	ls
 800846e:	3220      	addls	r2, #32
 8008470:	42a2      	cmp	r2, r4
 8008472:	d0f0      	beq.n	8008456 <__match+0x6>
 8008474:	2000      	movs	r0, #0
 8008476:	e7f3      	b.n	8008460 <__match+0x10>

08008478 <__hexnan>:
 8008478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800847c:	680b      	ldr	r3, [r1, #0]
 800847e:	6801      	ldr	r1, [r0, #0]
 8008480:	115e      	asrs	r6, r3, #5
 8008482:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008486:	f013 031f 	ands.w	r3, r3, #31
 800848a:	b087      	sub	sp, #28
 800848c:	bf18      	it	ne
 800848e:	3604      	addne	r6, #4
 8008490:	2500      	movs	r5, #0
 8008492:	1f37      	subs	r7, r6, #4
 8008494:	4682      	mov	sl, r0
 8008496:	4690      	mov	r8, r2
 8008498:	9301      	str	r3, [sp, #4]
 800849a:	f846 5c04 	str.w	r5, [r6, #-4]
 800849e:	46b9      	mov	r9, r7
 80084a0:	463c      	mov	r4, r7
 80084a2:	9502      	str	r5, [sp, #8]
 80084a4:	46ab      	mov	fp, r5
 80084a6:	784a      	ldrb	r2, [r1, #1]
 80084a8:	1c4b      	adds	r3, r1, #1
 80084aa:	9303      	str	r3, [sp, #12]
 80084ac:	b342      	cbz	r2, 8008500 <__hexnan+0x88>
 80084ae:	4610      	mov	r0, r2
 80084b0:	9105      	str	r1, [sp, #20]
 80084b2:	9204      	str	r2, [sp, #16]
 80084b4:	f7ff fd94 	bl	8007fe0 <__hexdig_fun>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	d151      	bne.n	8008560 <__hexnan+0xe8>
 80084bc:	9a04      	ldr	r2, [sp, #16]
 80084be:	9905      	ldr	r1, [sp, #20]
 80084c0:	2a20      	cmp	r2, #32
 80084c2:	d818      	bhi.n	80084f6 <__hexnan+0x7e>
 80084c4:	9b02      	ldr	r3, [sp, #8]
 80084c6:	459b      	cmp	fp, r3
 80084c8:	dd13      	ble.n	80084f2 <__hexnan+0x7a>
 80084ca:	454c      	cmp	r4, r9
 80084cc:	d206      	bcs.n	80084dc <__hexnan+0x64>
 80084ce:	2d07      	cmp	r5, #7
 80084d0:	dc04      	bgt.n	80084dc <__hexnan+0x64>
 80084d2:	462a      	mov	r2, r5
 80084d4:	4649      	mov	r1, r9
 80084d6:	4620      	mov	r0, r4
 80084d8:	f7ff ffa8 	bl	800842c <L_shift>
 80084dc:	4544      	cmp	r4, r8
 80084de:	d952      	bls.n	8008586 <__hexnan+0x10e>
 80084e0:	2300      	movs	r3, #0
 80084e2:	f1a4 0904 	sub.w	r9, r4, #4
 80084e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80084ea:	f8cd b008 	str.w	fp, [sp, #8]
 80084ee:	464c      	mov	r4, r9
 80084f0:	461d      	mov	r5, r3
 80084f2:	9903      	ldr	r1, [sp, #12]
 80084f4:	e7d7      	b.n	80084a6 <__hexnan+0x2e>
 80084f6:	2a29      	cmp	r2, #41	@ 0x29
 80084f8:	d157      	bne.n	80085aa <__hexnan+0x132>
 80084fa:	3102      	adds	r1, #2
 80084fc:	f8ca 1000 	str.w	r1, [sl]
 8008500:	f1bb 0f00 	cmp.w	fp, #0
 8008504:	d051      	beq.n	80085aa <__hexnan+0x132>
 8008506:	454c      	cmp	r4, r9
 8008508:	d206      	bcs.n	8008518 <__hexnan+0xa0>
 800850a:	2d07      	cmp	r5, #7
 800850c:	dc04      	bgt.n	8008518 <__hexnan+0xa0>
 800850e:	462a      	mov	r2, r5
 8008510:	4649      	mov	r1, r9
 8008512:	4620      	mov	r0, r4
 8008514:	f7ff ff8a 	bl	800842c <L_shift>
 8008518:	4544      	cmp	r4, r8
 800851a:	d936      	bls.n	800858a <__hexnan+0x112>
 800851c:	f1a8 0204 	sub.w	r2, r8, #4
 8008520:	4623      	mov	r3, r4
 8008522:	f853 1b04 	ldr.w	r1, [r3], #4
 8008526:	f842 1f04 	str.w	r1, [r2, #4]!
 800852a:	429f      	cmp	r7, r3
 800852c:	d2f9      	bcs.n	8008522 <__hexnan+0xaa>
 800852e:	1b3b      	subs	r3, r7, r4
 8008530:	f023 0303 	bic.w	r3, r3, #3
 8008534:	3304      	adds	r3, #4
 8008536:	3401      	adds	r4, #1
 8008538:	3e03      	subs	r6, #3
 800853a:	42b4      	cmp	r4, r6
 800853c:	bf88      	it	hi
 800853e:	2304      	movhi	r3, #4
 8008540:	4443      	add	r3, r8
 8008542:	2200      	movs	r2, #0
 8008544:	f843 2b04 	str.w	r2, [r3], #4
 8008548:	429f      	cmp	r7, r3
 800854a:	d2fb      	bcs.n	8008544 <__hexnan+0xcc>
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	b91b      	cbnz	r3, 8008558 <__hexnan+0xe0>
 8008550:	4547      	cmp	r7, r8
 8008552:	d128      	bne.n	80085a6 <__hexnan+0x12e>
 8008554:	2301      	movs	r3, #1
 8008556:	603b      	str	r3, [r7, #0]
 8008558:	2005      	movs	r0, #5
 800855a:	b007      	add	sp, #28
 800855c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008560:	3501      	adds	r5, #1
 8008562:	2d08      	cmp	r5, #8
 8008564:	f10b 0b01 	add.w	fp, fp, #1
 8008568:	dd06      	ble.n	8008578 <__hexnan+0x100>
 800856a:	4544      	cmp	r4, r8
 800856c:	d9c1      	bls.n	80084f2 <__hexnan+0x7a>
 800856e:	2300      	movs	r3, #0
 8008570:	f844 3c04 	str.w	r3, [r4, #-4]
 8008574:	2501      	movs	r5, #1
 8008576:	3c04      	subs	r4, #4
 8008578:	6822      	ldr	r2, [r4, #0]
 800857a:	f000 000f 	and.w	r0, r0, #15
 800857e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008582:	6020      	str	r0, [r4, #0]
 8008584:	e7b5      	b.n	80084f2 <__hexnan+0x7a>
 8008586:	2508      	movs	r5, #8
 8008588:	e7b3      	b.n	80084f2 <__hexnan+0x7a>
 800858a:	9b01      	ldr	r3, [sp, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d0dd      	beq.n	800854c <__hexnan+0xd4>
 8008590:	f1c3 0320 	rsb	r3, r3, #32
 8008594:	f04f 32ff 	mov.w	r2, #4294967295
 8008598:	40da      	lsrs	r2, r3
 800859a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800859e:	4013      	ands	r3, r2
 80085a0:	f846 3c04 	str.w	r3, [r6, #-4]
 80085a4:	e7d2      	b.n	800854c <__hexnan+0xd4>
 80085a6:	3f04      	subs	r7, #4
 80085a8:	e7d0      	b.n	800854c <__hexnan+0xd4>
 80085aa:	2004      	movs	r0, #4
 80085ac:	e7d5      	b.n	800855a <__hexnan+0xe2>

080085ae <__ascii_mbtowc>:
 80085ae:	b082      	sub	sp, #8
 80085b0:	b901      	cbnz	r1, 80085b4 <__ascii_mbtowc+0x6>
 80085b2:	a901      	add	r1, sp, #4
 80085b4:	b142      	cbz	r2, 80085c8 <__ascii_mbtowc+0x1a>
 80085b6:	b14b      	cbz	r3, 80085cc <__ascii_mbtowc+0x1e>
 80085b8:	7813      	ldrb	r3, [r2, #0]
 80085ba:	600b      	str	r3, [r1, #0]
 80085bc:	7812      	ldrb	r2, [r2, #0]
 80085be:	1e10      	subs	r0, r2, #0
 80085c0:	bf18      	it	ne
 80085c2:	2001      	movne	r0, #1
 80085c4:	b002      	add	sp, #8
 80085c6:	4770      	bx	lr
 80085c8:	4610      	mov	r0, r2
 80085ca:	e7fb      	b.n	80085c4 <__ascii_mbtowc+0x16>
 80085cc:	f06f 0001 	mvn.w	r0, #1
 80085d0:	e7f8      	b.n	80085c4 <__ascii_mbtowc+0x16>

080085d2 <_realloc_r>:
 80085d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085d6:	4607      	mov	r7, r0
 80085d8:	4614      	mov	r4, r2
 80085da:	460d      	mov	r5, r1
 80085dc:	b921      	cbnz	r1, 80085e8 <_realloc_r+0x16>
 80085de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085e2:	4611      	mov	r1, r2
 80085e4:	f7fb bdd6 	b.w	8004194 <_malloc_r>
 80085e8:	b92a      	cbnz	r2, 80085f6 <_realloc_r+0x24>
 80085ea:	f7fd fcf9 	bl	8005fe0 <_free_r>
 80085ee:	4625      	mov	r5, r4
 80085f0:	4628      	mov	r0, r5
 80085f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085f6:	f000 f8c4 	bl	8008782 <_malloc_usable_size_r>
 80085fa:	4284      	cmp	r4, r0
 80085fc:	4606      	mov	r6, r0
 80085fe:	d802      	bhi.n	8008606 <_realloc_r+0x34>
 8008600:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008604:	d8f4      	bhi.n	80085f0 <_realloc_r+0x1e>
 8008606:	4621      	mov	r1, r4
 8008608:	4638      	mov	r0, r7
 800860a:	f7fb fdc3 	bl	8004194 <_malloc_r>
 800860e:	4680      	mov	r8, r0
 8008610:	b908      	cbnz	r0, 8008616 <_realloc_r+0x44>
 8008612:	4645      	mov	r5, r8
 8008614:	e7ec      	b.n	80085f0 <_realloc_r+0x1e>
 8008616:	42b4      	cmp	r4, r6
 8008618:	4622      	mov	r2, r4
 800861a:	4629      	mov	r1, r5
 800861c:	bf28      	it	cs
 800861e:	4632      	movcs	r2, r6
 8008620:	f7fc fe71 	bl	8005306 <memcpy>
 8008624:	4629      	mov	r1, r5
 8008626:	4638      	mov	r0, r7
 8008628:	f7fd fcda 	bl	8005fe0 <_free_r>
 800862c:	e7f1      	b.n	8008612 <_realloc_r+0x40>

0800862e <__ascii_wctomb>:
 800862e:	4603      	mov	r3, r0
 8008630:	4608      	mov	r0, r1
 8008632:	b141      	cbz	r1, 8008646 <__ascii_wctomb+0x18>
 8008634:	2aff      	cmp	r2, #255	@ 0xff
 8008636:	d904      	bls.n	8008642 <__ascii_wctomb+0x14>
 8008638:	228a      	movs	r2, #138	@ 0x8a
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	f04f 30ff 	mov.w	r0, #4294967295
 8008640:	4770      	bx	lr
 8008642:	700a      	strb	r2, [r1, #0]
 8008644:	2001      	movs	r0, #1
 8008646:	4770      	bx	lr

08008648 <fiprintf>:
 8008648:	b40e      	push	{r1, r2, r3}
 800864a:	b503      	push	{r0, r1, lr}
 800864c:	4601      	mov	r1, r0
 800864e:	ab03      	add	r3, sp, #12
 8008650:	4805      	ldr	r0, [pc, #20]	@ (8008668 <fiprintf+0x20>)
 8008652:	f853 2b04 	ldr.w	r2, [r3], #4
 8008656:	6800      	ldr	r0, [r0, #0]
 8008658:	9301      	str	r3, [sp, #4]
 800865a:	f7ff f9c5 	bl	80079e8 <_vfiprintf_r>
 800865e:	b002      	add	sp, #8
 8008660:	f85d eb04 	ldr.w	lr, [sp], #4
 8008664:	b003      	add	sp, #12
 8008666:	4770      	bx	lr
 8008668:	20001528 	.word	0x20001528

0800866c <__swhatbuf_r>:
 800866c:	b570      	push	{r4, r5, r6, lr}
 800866e:	460c      	mov	r4, r1
 8008670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008674:	2900      	cmp	r1, #0
 8008676:	b096      	sub	sp, #88	@ 0x58
 8008678:	4615      	mov	r5, r2
 800867a:	461e      	mov	r6, r3
 800867c:	da0d      	bge.n	800869a <__swhatbuf_r+0x2e>
 800867e:	89a3      	ldrh	r3, [r4, #12]
 8008680:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008684:	f04f 0100 	mov.w	r1, #0
 8008688:	bf14      	ite	ne
 800868a:	2340      	movne	r3, #64	@ 0x40
 800868c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008690:	2000      	movs	r0, #0
 8008692:	6031      	str	r1, [r6, #0]
 8008694:	602b      	str	r3, [r5, #0]
 8008696:	b016      	add	sp, #88	@ 0x58
 8008698:	bd70      	pop	{r4, r5, r6, pc}
 800869a:	466a      	mov	r2, sp
 800869c:	f000 f848 	bl	8008730 <_fstat_r>
 80086a0:	2800      	cmp	r0, #0
 80086a2:	dbec      	blt.n	800867e <__swhatbuf_r+0x12>
 80086a4:	9901      	ldr	r1, [sp, #4]
 80086a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80086aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80086ae:	4259      	negs	r1, r3
 80086b0:	4159      	adcs	r1, r3
 80086b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086b6:	e7eb      	b.n	8008690 <__swhatbuf_r+0x24>

080086b8 <__smakebuf_r>:
 80086b8:	898b      	ldrh	r3, [r1, #12]
 80086ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086bc:	079d      	lsls	r5, r3, #30
 80086be:	4606      	mov	r6, r0
 80086c0:	460c      	mov	r4, r1
 80086c2:	d507      	bpl.n	80086d4 <__smakebuf_r+0x1c>
 80086c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	6123      	str	r3, [r4, #16]
 80086cc:	2301      	movs	r3, #1
 80086ce:	6163      	str	r3, [r4, #20]
 80086d0:	b003      	add	sp, #12
 80086d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086d4:	ab01      	add	r3, sp, #4
 80086d6:	466a      	mov	r2, sp
 80086d8:	f7ff ffc8 	bl	800866c <__swhatbuf_r>
 80086dc:	9f00      	ldr	r7, [sp, #0]
 80086de:	4605      	mov	r5, r0
 80086e0:	4639      	mov	r1, r7
 80086e2:	4630      	mov	r0, r6
 80086e4:	f7fb fd56 	bl	8004194 <_malloc_r>
 80086e8:	b948      	cbnz	r0, 80086fe <__smakebuf_r+0x46>
 80086ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086ee:	059a      	lsls	r2, r3, #22
 80086f0:	d4ee      	bmi.n	80086d0 <__smakebuf_r+0x18>
 80086f2:	f023 0303 	bic.w	r3, r3, #3
 80086f6:	f043 0302 	orr.w	r3, r3, #2
 80086fa:	81a3      	strh	r3, [r4, #12]
 80086fc:	e7e2      	b.n	80086c4 <__smakebuf_r+0xc>
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	6020      	str	r0, [r4, #0]
 8008702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008706:	81a3      	strh	r3, [r4, #12]
 8008708:	9b01      	ldr	r3, [sp, #4]
 800870a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800870e:	b15b      	cbz	r3, 8008728 <__smakebuf_r+0x70>
 8008710:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008714:	4630      	mov	r0, r6
 8008716:	f000 f81d 	bl	8008754 <_isatty_r>
 800871a:	b128      	cbz	r0, 8008728 <__smakebuf_r+0x70>
 800871c:	89a3      	ldrh	r3, [r4, #12]
 800871e:	f023 0303 	bic.w	r3, r3, #3
 8008722:	f043 0301 	orr.w	r3, r3, #1
 8008726:	81a3      	strh	r3, [r4, #12]
 8008728:	89a3      	ldrh	r3, [r4, #12]
 800872a:	431d      	orrs	r5, r3
 800872c:	81a5      	strh	r5, [r4, #12]
 800872e:	e7cf      	b.n	80086d0 <__smakebuf_r+0x18>

08008730 <_fstat_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4d07      	ldr	r5, [pc, #28]	@ (8008750 <_fstat_r+0x20>)
 8008734:	2300      	movs	r3, #0
 8008736:	4604      	mov	r4, r0
 8008738:	4608      	mov	r0, r1
 800873a:	4611      	mov	r1, r2
 800873c:	602b      	str	r3, [r5, #0]
 800873e:	f7fb fbab 	bl	8003e98 <_fstat>
 8008742:	1c43      	adds	r3, r0, #1
 8008744:	d102      	bne.n	800874c <_fstat_r+0x1c>
 8008746:	682b      	ldr	r3, [r5, #0]
 8008748:	b103      	cbz	r3, 800874c <_fstat_r+0x1c>
 800874a:	6023      	str	r3, [r4, #0]
 800874c:	bd38      	pop	{r3, r4, r5, pc}
 800874e:	bf00      	nop
 8008750:	20003a68 	.word	0x20003a68

08008754 <_isatty_r>:
 8008754:	b538      	push	{r3, r4, r5, lr}
 8008756:	4d06      	ldr	r5, [pc, #24]	@ (8008770 <_isatty_r+0x1c>)
 8008758:	2300      	movs	r3, #0
 800875a:	4604      	mov	r4, r0
 800875c:	4608      	mov	r0, r1
 800875e:	602b      	str	r3, [r5, #0]
 8008760:	f7fb fbaa 	bl	8003eb8 <_isatty>
 8008764:	1c43      	adds	r3, r0, #1
 8008766:	d102      	bne.n	800876e <_isatty_r+0x1a>
 8008768:	682b      	ldr	r3, [r5, #0]
 800876a:	b103      	cbz	r3, 800876e <_isatty_r+0x1a>
 800876c:	6023      	str	r3, [r4, #0]
 800876e:	bd38      	pop	{r3, r4, r5, pc}
 8008770:	20003a68 	.word	0x20003a68

08008774 <abort>:
 8008774:	b508      	push	{r3, lr}
 8008776:	2006      	movs	r0, #6
 8008778:	f000 f834 	bl	80087e4 <raise>
 800877c:	2001      	movs	r0, #1
 800877e:	f7fb fb3b 	bl	8003df8 <_exit>

08008782 <_malloc_usable_size_r>:
 8008782:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008786:	1f18      	subs	r0, r3, #4
 8008788:	2b00      	cmp	r3, #0
 800878a:	bfbc      	itt	lt
 800878c:	580b      	ldrlt	r3, [r1, r0]
 800878e:	18c0      	addlt	r0, r0, r3
 8008790:	4770      	bx	lr

08008792 <_raise_r>:
 8008792:	291f      	cmp	r1, #31
 8008794:	b538      	push	{r3, r4, r5, lr}
 8008796:	4605      	mov	r5, r0
 8008798:	460c      	mov	r4, r1
 800879a:	d904      	bls.n	80087a6 <_raise_r+0x14>
 800879c:	2316      	movs	r3, #22
 800879e:	6003      	str	r3, [r0, #0]
 80087a0:	f04f 30ff 	mov.w	r0, #4294967295
 80087a4:	bd38      	pop	{r3, r4, r5, pc}
 80087a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80087a8:	b112      	cbz	r2, 80087b0 <_raise_r+0x1e>
 80087aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087ae:	b94b      	cbnz	r3, 80087c4 <_raise_r+0x32>
 80087b0:	4628      	mov	r0, r5
 80087b2:	f000 f831 	bl	8008818 <_getpid_r>
 80087b6:	4622      	mov	r2, r4
 80087b8:	4601      	mov	r1, r0
 80087ba:	4628      	mov	r0, r5
 80087bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087c0:	f000 b818 	b.w	80087f4 <_kill_r>
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d00a      	beq.n	80087de <_raise_r+0x4c>
 80087c8:	1c59      	adds	r1, r3, #1
 80087ca:	d103      	bne.n	80087d4 <_raise_r+0x42>
 80087cc:	2316      	movs	r3, #22
 80087ce:	6003      	str	r3, [r0, #0]
 80087d0:	2001      	movs	r0, #1
 80087d2:	e7e7      	b.n	80087a4 <_raise_r+0x12>
 80087d4:	2100      	movs	r1, #0
 80087d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087da:	4620      	mov	r0, r4
 80087dc:	4798      	blx	r3
 80087de:	2000      	movs	r0, #0
 80087e0:	e7e0      	b.n	80087a4 <_raise_r+0x12>
	...

080087e4 <raise>:
 80087e4:	4b02      	ldr	r3, [pc, #8]	@ (80087f0 <raise+0xc>)
 80087e6:	4601      	mov	r1, r0
 80087e8:	6818      	ldr	r0, [r3, #0]
 80087ea:	f7ff bfd2 	b.w	8008792 <_raise_r>
 80087ee:	bf00      	nop
 80087f0:	20001528 	.word	0x20001528

080087f4 <_kill_r>:
 80087f4:	b538      	push	{r3, r4, r5, lr}
 80087f6:	4d07      	ldr	r5, [pc, #28]	@ (8008814 <_kill_r+0x20>)
 80087f8:	2300      	movs	r3, #0
 80087fa:	4604      	mov	r4, r0
 80087fc:	4608      	mov	r0, r1
 80087fe:	4611      	mov	r1, r2
 8008800:	602b      	str	r3, [r5, #0]
 8008802:	f7fb fae9 	bl	8003dd8 <_kill>
 8008806:	1c43      	adds	r3, r0, #1
 8008808:	d102      	bne.n	8008810 <_kill_r+0x1c>
 800880a:	682b      	ldr	r3, [r5, #0]
 800880c:	b103      	cbz	r3, 8008810 <_kill_r+0x1c>
 800880e:	6023      	str	r3, [r4, #0]
 8008810:	bd38      	pop	{r3, r4, r5, pc}
 8008812:	bf00      	nop
 8008814:	20003a68 	.word	0x20003a68

08008818 <_getpid_r>:
 8008818:	f7fb bad6 	b.w	8003dc8 <_getpid>

0800881c <sqrtf>:
 800881c:	b508      	push	{r3, lr}
 800881e:	ed2d 8b02 	vpush	{d8}
 8008822:	eeb0 8a40 	vmov.f32	s16, s0
 8008826:	f000 f817 	bl	8008858 <__ieee754_sqrtf>
 800882a:	eeb4 8a48 	vcmp.f32	s16, s16
 800882e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008832:	d60c      	bvs.n	800884e <sqrtf+0x32>
 8008834:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008854 <sqrtf+0x38>
 8008838:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800883c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008840:	d505      	bpl.n	800884e <sqrtf+0x32>
 8008842:	f7fc fd33 	bl	80052ac <__errno>
 8008846:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800884a:	2321      	movs	r3, #33	@ 0x21
 800884c:	6003      	str	r3, [r0, #0]
 800884e:	ecbd 8b02 	vpop	{d8}
 8008852:	bd08      	pop	{r3, pc}
 8008854:	00000000 	.word	0x00000000

08008858 <__ieee754_sqrtf>:
 8008858:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800885c:	4770      	bx	lr
	...

08008860 <_init>:
 8008860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008862:	bf00      	nop
 8008864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008866:	bc08      	pop	{r3}
 8008868:	469e      	mov	lr, r3
 800886a:	4770      	bx	lr

0800886c <_fini>:
 800886c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886e:	bf00      	nop
 8008870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008872:	bc08      	pop	{r3}
 8008874:	469e      	mov	lr, r3
 8008876:	4770      	bx	lr
