
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 6.84

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 3.16 fmax = 316.12

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: b[31] (input port clocked by core_clock)
Endpoint: cout (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[31] (in)
                                         b[31] (net)
                  0.00    0.00    0.20 v _622_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.10    0.19    0.39 v _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _005_ (net)
                  0.10    0.00    0.39 v _331_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.45 ^ _331_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _069_ (net)
                  0.08    0.00    0.45 ^ _475_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.03    0.03    0.48 v _475_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         cout (net)
                  0.03    0.00    0.48 v cout (out)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: a[10] (input port clocked by core_clock)
Endpoint: sum[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v a[10] (in)
                                         a[10] (net)
                  0.00    0.00    0.20 v _643_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.11    0.86    0.77    0.97 ^ _643_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.86    0.00    0.97 ^ _423_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.03    0.11    0.29    1.26 ^ _423_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _161_ (net)
                  0.11    0.00    1.26 ^ _424_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     6    0.06    0.15    0.27    1.54 ^ _424_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _162_ (net)
                  0.15    0.00    1.54 ^ _500_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.02    0.08    0.14    1.68 ^ _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _233_ (net)
                  0.08    0.00    1.68 ^ _526_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.03    0.12    0.18    1.86 ^ _526_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _252_ (net)
                  0.12    0.00    1.86 ^ _552_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.03    0.10    0.19    2.05 ^ _552_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _274_ (net)
                  0.10    0.00    2.05 ^ _571_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    2.24 ^ _571_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _289_ (net)
                  0.09    0.00    2.24 ^ _572_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.16    0.12    2.36 v _572_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _290_ (net)
                  0.16    0.00    2.36 v _593_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.23    0.16    2.52 ^ _593_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _310_ (net)
                  0.23    0.00    2.52 ^ _595_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.16    0.12    2.64 v _595_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _312_ (net)
                  0.16    0.00    2.64 v _596_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.04    0.32    2.96 ^ _596_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         sum[29] (net)
                  0.04    0.00    2.96 ^ sum[29] (out)
                                  2.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: a[10] (input port clocked by core_clock)
Endpoint: sum[29] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v a[10] (in)
                                         a[10] (net)
                  0.00    0.00    0.20 v _643_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.11    0.86    0.77    0.97 ^ _643_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.86    0.00    0.97 ^ _423_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.03    0.11    0.29    1.26 ^ _423_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _161_ (net)
                  0.11    0.00    1.26 ^ _424_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     6    0.06    0.15    0.27    1.54 ^ _424_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _162_ (net)
                  0.15    0.00    1.54 ^ _500_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.02    0.08    0.14    1.68 ^ _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _233_ (net)
                  0.08    0.00    1.68 ^ _526_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.03    0.12    0.18    1.86 ^ _526_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _252_ (net)
                  0.12    0.00    1.86 ^ _552_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.03    0.10    0.19    2.05 ^ _552_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _274_ (net)
                  0.10    0.00    2.05 ^ _571_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    2.24 ^ _571_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _289_ (net)
                  0.09    0.00    2.24 ^ _572_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.16    0.12    2.36 v _572_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _290_ (net)
                  0.16    0.00    2.36 v _593_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.23    0.16    2.52 ^ _593_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _310_ (net)
                  0.23    0.00    2.52 ^ _595_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.16    0.12    2.64 v _595_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _312_ (net)
                  0.16    0.00    2.64 v _596_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.04    0.32    2.96 ^ _596_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         sum[29] (net)
                  0.04    0.00    2.96 ^ sum[29] (out)
                                  2.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.83e-03   2.28e-03   7.56e-08   6.11e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.83e-03   2.28e-03   7.56e-08   6.11e-03 100.0%
                          62.7%      37.3%       0.0%
