{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650949212411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650949212412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 23:00:09 2022 " "Processing started: Mon Apr 25 23:00:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650949212412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650949212412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_sta DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650949212412 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650949212528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650949213817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650949213818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949213857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949213857 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650949214866 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650949215035 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650949215035 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650949215035 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650949215035 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1650949215035 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650949215067 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650949215081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1650949215113 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650949215114 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949215468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215531 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215535 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215535 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1650949215537 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650949215551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215554 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215554 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215554 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215555 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215555 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215555 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215555 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215556 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215556 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215556 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215556 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215556 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215557 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215557 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215557 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215558 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215558 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215558 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215558 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215561 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215562 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215564 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215567 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215570 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215573 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215576 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215578 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215578 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215579 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215580 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215580 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215581 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215582 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215582 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215583 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215583 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215583 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215584 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215584 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215584 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215585 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215585 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215585 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215586 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215586 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215587 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215587 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215587 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215588 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215588 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215588 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215589 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 53 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(53): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215589 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215589 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 55 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(55): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215589 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215590 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 57 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215590 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215590 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 59 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215591 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215591 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215592 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215592 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215592 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215592 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215593 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215593 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215593 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215593 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215593 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650949215595 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_AudioMini_System.sdc " "Reading SDC File: 'DE10Nano_AudioMini_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650949215607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 13 HPS_ENET_TX_CLK port " "Ignored filter at DE10Nano_AudioMini_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_AudioMini_System.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_AudioMini_System.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215610 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215610 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650949215611 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 64 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 64 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650949215613 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650949215613 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949215613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1650949215613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 \$PLL_internal_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): \$PLL_internal_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 \$data_plane_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): \$data_plane_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_MCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_MCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 virtual_data_input_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): virtual_data_input_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK2_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK3_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 HPS_I2C1_SCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \}  " "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \} " {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215615 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk )" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk )" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215615 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 110 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 110 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(110): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215616 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 111 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(111): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215617 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 112 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(112): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215617 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 113 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(113): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215617 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 114 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 114 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(114): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215617 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 115 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(115): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215617 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 120 Audio_Mini_SWITCHES\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(120): Audio_Mini_SWITCHES\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 120 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215618 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 120 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(120): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215618 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 121 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(121): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 122 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(122): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215619 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 123 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(123): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215619 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 124 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(124): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215619 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 125 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(125): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215619 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 132 HPS_ENET_RX_CLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 132 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(132): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215620 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 133 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(133): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215620 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 134 HPS_ENET_RX_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(134): HPS_ENET_RX_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215620 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 134 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(134): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215620 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 135 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(135): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 136 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(136): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215621 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 137 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(137): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215621 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 138 HPS_SD_CLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(138): HPS_SD_CLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 138 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(138): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215621 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 139 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(139): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215621 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 140 HPS_SD_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(140): HPS_SD_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215622 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 140 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(140): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215622 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 141 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(141): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 164 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(164): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215622 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 165 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(165): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215622 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 166 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(166): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215623 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 167 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(167): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215623 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 168 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(168): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215623 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 169 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(169): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215623 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 180 Audio_Mini_LEDs\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(180): Audio_Mini_LEDs\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215624 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 180 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(180): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215624 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 181 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(181): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 182 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(182): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215624 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 183 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(183): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215624 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 184 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(184): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215625 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 185 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(185): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215625 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 186 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(186): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215625 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 187 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(187): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215625 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 188 HPS_ENET_TX_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(188): HPS_ENET_TX_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215626 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 188 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(188): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215626 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 189 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(189): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 190 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(190): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215626 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 191 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(191): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215626 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 192 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(192): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215626 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 193 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(193): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215627 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215627 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 194 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(194): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215627 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 195 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(195): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 278 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(278): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 278 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(278): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 278 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(278): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215630 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 278 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(278): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 279 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(279): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215630 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 279 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(279): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 291 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 291 u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(291): u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 291 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215630 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 291 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(291): Argument <to> is an empty collection" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 292 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650949215630 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 292 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(292): Argument <to> is an empty collection" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650949215631 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650949215655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650949215655 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949215670 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650949215670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949219750 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949219750 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949219762 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949219762 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949219765 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949219765 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650949219769 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1650949219789 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949219858 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949219858 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949219878 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949219878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650949219882 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650949219882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.508 " "Worst-case setup slack is -6.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.508           -1862.932 fpga_clk1_50  " "   -6.508           -1862.932 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.631             -27.523 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.631             -27.523 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.475              -3.475 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "   -3.475              -3.475 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 ad1939_adc_alrclk  " "    0.597               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.392               0.000 ad1939_adc_abclk  " "    1.392               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.059               0.000 n/a  " "    5.059               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 altera_reserved_tck  " "    9.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949219885 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949219898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.138 " "Worst-case hold slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.275 fpga_clk1_50  " "   -0.138              -0.275 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 altera_reserved_tck  " "    0.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 ad1939_adc_abclk  " "    0.450               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.452               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.628               0.000 n/a  " "    6.628               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.834               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    6.834               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.293               0.000 ad1939_adc_alrclk  " "   11.293               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949219904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.429               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.429               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.181               0.000 ad1939_adc_abclk  " "   16.181               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.775               0.000 fpga_clk1_50  " "   16.775               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.243               0.000 altera_reserved_tck  " "   34.243               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949219914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 fpga_clk1_50  " "    0.688               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 altera_reserved_tck  " "    0.999               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.137               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.761               0.000 ad1939_adc_abclk  " "   60.761               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949219926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.346               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.346               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.820               0.000 fpga_clk1_50  " "    8.820               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.277               0.000 altera_reserved_tck  " "   18.277               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.874               0.000 ad1939_adc_abclk  " "   39.874               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.420               0.000 ad1939_mclk  " "   40.420               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.730               0.000 hps_i2c1_sclk  " " 1249.730               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.654               0.000 ad1939_adc_alrclk  " " 2603.654               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949219932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949219932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 187 synchronizer chains. " "Report Metastability: Found 187 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650949220026 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949220026 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650949220179 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949220535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221871 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221871 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949221871 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221917 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949221917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221952 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949221952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949221985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949221985 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949222047 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650949222047 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1650949222047 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1650949222047 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1650949222047 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1650949222047 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1650949222047 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1650949222048 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1650949222048 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1650949222048 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1650949222201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650949222260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650949230246 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650949230854 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650949230854 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949230868 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650949230868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949234870 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949234870 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949234880 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949234880 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949234883 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949234883 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949234956 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949234956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650949234959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650949234959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.324 " "Worst-case setup slack is -6.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.324           -1810.976 fpga_clk1_50  " "   -6.324           -1810.976 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.866             -22.995 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.866             -22.995 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.131              -3.131 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "   -3.131              -3.131 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 ad1939_adc_alrclk  " "    0.628               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.589               0.000 ad1939_adc_abclk  " "    1.589               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.210               0.000 n/a  " "    6.210               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 altera_reserved_tck  " "    9.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949234982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949234982 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949234994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.477 " "Worst-case hold slack is -0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477              -0.946 fpga_clk1_50  " "   -0.477              -0.946 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.026              -0.026 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 ad1939_adc_abclk  " "    0.466               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.549               0.000 n/a  " "    5.549               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.603               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    6.603               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.483               0.000 ad1939_adc_alrclk  " "   11.483               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949235022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.512               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.512               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.475               0.000 ad1939_adc_abclk  " "   16.475               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.965               0.000 fpga_clk1_50  " "   16.965               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.597               0.000 altera_reserved_tck  " "   34.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949235053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 fpga_clk1_50  " "    0.636               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 altera_reserved_tck  " "    0.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.065               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.578               0.000 ad1939_adc_abclk  " "   60.578               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949235084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.267               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.267               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.794               0.000 fpga_clk1_50  " "    8.794               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.306               0.000 altera_reserved_tck  " "   18.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.970               0.000 ad1939_adc_abclk  " "   39.970               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.444               0.000 ad1939_mclk  " "   40.444               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.754               0.000 hps_i2c1_sclk  " " 1249.754               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.603               0.000 ad1939_adc_alrclk  " " 2603.603               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949235109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949235109 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 187 synchronizer chains. " "Report Metastability: Found 187 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650949235192 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949235192 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650949235312 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949235660 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949236886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236952 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949236952 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949236952 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949237007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949237062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949237062 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949237144 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1650949237145 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1650949237340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650949237810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650949242338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650949242838 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650949242838 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949242853 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650949242853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949246784 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949246784 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949246794 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949246794 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949246797 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949246797 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949246811 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949246811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650949246814 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650949246814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.278 " "Worst-case setup slack is -3.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.278            -936.613 fpga_clk1_50  " "   -3.278            -936.613 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.731             -16.250 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.731             -16.250 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    0.261               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.448               0.000 ad1939_adc_abclk  " "    5.448               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.527               0.000 ad1939_adc_alrclk  " "    5.527               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.158               0.000 n/a  " "   10.158               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 altera_reserved_tck  " "   12.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949246859 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949246872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.207 " "Worst-case hold slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.412 fpga_clk1_50  " "   -0.207              -0.412 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 altera_reserved_tck  " "    0.046               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.220               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 ad1939_adc_abclk  " "    0.236               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.135               0.000 n/a  " "    2.135               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.997               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    3.997               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.105               0.000 ad1939_adc_alrclk  " "   10.105               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949246949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949246949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.187               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.187               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.586               0.000 ad1939_adc_abclk  " "   17.586               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.022               0.000 fpga_clk1_50  " "   18.022               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.049               0.000 altera_reserved_tck  " "   36.049               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949247009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 fpga_clk1_50  " "    0.307               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.587               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.675               0.000 ad1939_adc_abclk  " "   60.675               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949247066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.634               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.634               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.489               0.000 fpga_clk1_50  " "    8.489               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.046               0.000 altera_reserved_tck  " "   18.046               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.802               0.000 ad1939_adc_abclk  " "   39.802               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.037               0.000 ad1939_mclk  " "   40.037               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.347               0.000 hps_i2c1_sclk  " " 1249.347               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.300               0.000 ad1939_adc_alrclk  " " 2603.300               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949247114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949247114 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 187 synchronizer chains. " "Report Metastability: Found 187 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650949247221 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949247221 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650949247415 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949247787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949249224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249311 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949249311 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249389 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949249389 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949249466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949249466 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1650949249569 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1650949249811 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650949250443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650949250443 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650949250458 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650949250458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949254343 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949254343 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949254353 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1650949254353 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650949254357 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650949254357 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949254371 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949254371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650949254376 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650949254376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.068 " "Worst-case setup slack is -3.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068            -887.421 fpga_clk1_50  " "   -3.068            -887.421 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119             -12.620 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.119             -12.620 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    0.705               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.904               0.000 ad1939_adc_alrclk  " "    5.904               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.905               0.000 ad1939_adc_abclk  " "    5.905               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.057               0.000 n/a  " "   12.057               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.676               0.000 altera_reserved_tck  " "   12.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949254453 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1650949254466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.301 " "Worst-case hold slack is -0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.600 fpga_clk1_50  " "   -0.301              -0.600 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 altera_reserved_tck  " "    0.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.209               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 ad1939_adc_abclk  " "    0.217               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 n/a  " "    0.983               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.602               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    3.602               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.023               0.000 ad1939_adc_alrclk  " "   10.023               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949254539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.329               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.769               0.000 ad1939_adc_abclk  " "   17.769               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.386               0.000 fpga_clk1_50  " "   18.386               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.769               0.000 altera_reserved_tck  " "   36.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949254614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 fpga_clk1_50  " "    0.267               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.503               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.660               0.000 ad1939_adc_abclk  " "   60.660               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949254690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.630               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.630               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.418               0.000 fpga_clk1_50  " "    8.418               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.052               0.000 altera_reserved_tck  " "   18.052               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.736               0.000 ad1939_adc_abclk  " "   39.736               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.964               0.000 ad1939_mclk  " "   39.964               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.274               0.000 hps_i2c1_sclk  " " 1249.274               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.254               0.000 ad1939_adc_alrclk  " " 2603.254               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650949254760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650949254760 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 187 synchronizer chains. " "Report Metastability: Found 187 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650949254845 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949254845 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650949255133 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949255482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949257254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949257366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949257462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650949257564 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650949257564 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650949257690 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650949257690 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1650949257690 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1650949257690 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1650949257691 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1650949257691 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1650949257691 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1650949257691 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1650949257691 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1650949257691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650949261618 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650949261620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 244 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6009 " "Peak virtual memory: 6009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650949262534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 23:01:02 2022 " "Processing ended: Mon Apr 25 23:01:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650949262534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650949262534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650949262534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650949262534 ""}
