$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_MUX2T1 $end
  $var wire 32 # D0 [31:0] $end
  $var wire 32 $ D1 [31:0] $end
  $var wire 1 % SEL $end
  $scope module UUT $end
   $var wire 32 ' n [31:0] $end
   $var wire 1 % SEL $end
   $var wire 32 # D0 [31:0] $end
   $var wire 32 $ D1 [31:0] $end
   $var wire 32 & DOUT [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
0%
b00000000000000000000000000000000 &
b00000000000000000000000000100000 '
#10000
b11011110101011011011111011101111 #
b11111110111011011111111011101101 $
b11011110101011011011111011101111 &
#20000
1%
b11111110111011011111111011101101 &
#30000
b10111110111011101110111011101111 #
0%
b10111110111011101110111011101111 &
#40000
b00000000000000000000000000000000 #
b11011010111111111010110110101101 $
1%
b11011010111111111010110110101101 &
#50000
