# 5CyleCPU
5 cycle cpu modeled in verilog hdl
