$date
	Sun Sep 10 23:25:45 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s_out $end
$var wire 1 " s_in $end
$var wire 4 # q [3:0] $end
$var wire 2 $ mode [1:0] $end
$var wire 1 % enb $end
$var wire 1 & dir $end
$var wire 4 ' d [3:0] $end
$var wire 1 ( clk $end
$scope module reg1 $end
$var wire 1 " s_in $end
$var wire 2 ) mode [1:0] $end
$var wire 1 % enb $end
$var wire 1 & dir $end
$var wire 4 * d [3:0] $end
$var wire 1 ( clk $end
$var reg 4 + q [3:0] $end
$var reg 1 ! s_out $end
$upscope $end
$scope module tst1 $end
$var reg 1 ( clk $end
$var reg 4 , d [3:0] $end
$var reg 1 & dir $end
$var reg 1 % enb $end
$var reg 2 - mode [1:0] $end
$var reg 1 " s_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 -
b1010 ,
bx +
b1010 *
b10 )
0(
b1010 '
0&
1%
b10 $
bx #
1"
x!
$end
#1
b1010 #
b1010 +
0!
1(
#2
0(
#3
1(
#4
0(
#5
1(
#6
0(
#7
1(
#8
0(
#9
1(
#10
b0 $
b0 )
b0 -
0(
#11
b101 #
b101 +
1!
1(
#12
0(
#13
b1011 #
b1011 +
0!
1(
#14
0(
#15
b111 #
b111 +
1!
1(
#16
0(
#17
b1111 #
b1111 +
0!
1(
#18
0(
#19
1!
1(
#20
0(
#21
1(
#22
0(
#23
1(
#24
0(
#25
1(
#26
0(
#27
1(
#28
0(
#29
1(
#30
0(
#31
1(
#32
0(
#33
1(
#34
0(
#35
1(
#36
0(
#37
1(
#38
0(
#39
1(
#40
0(
#41
1(
#42
0(
#43
1(
#44
0(
#45
1(
#46
0(
#47
1(
#48
0(
#49
1(
#50
b10 $
b10 )
b10 -
0(
#51
b1010 #
b1010 +
0!
1(
#52
0(
#53
1(
#54
0(
#55
1(
#56
0(
#57
1(
#58
0(
#59
1(
#60
1&
b0 $
b0 )
b0 -
0(
#61
b1101 #
b1101 +
1(
#62
0(
#63
1!
b1110 #
b1110 +
1(
#64
0(
#65
0!
b1111 #
b1111 +
1(
#66
0(
#67
1!
1(
#68
0(
#69
1(
#70
0(
#71
1(
#72
0(
#73
1(
#74
0(
#75
1(
#76
0(
#77
1(
#78
0(
#79
1(
#80
0(
#81
1(
#82
0(
#83
1(
#84
0(
#85
1(
#86
0(
#87
1(
#88
0(
#89
1(
#90
0(
#91
1(
#92
0(
#93
1(
#94
0(
#95
1(
#96
0(
#97
1(
#98
0(
#99
1(
#100
b1 '
b1 *
b1 ,
b10 $
b10 )
b10 -
0(
#101
b1 #
b1 +
0!
1(
#102
0(
#103
1(
#104
0(
#105
1(
#106
0(
#107
1(
#108
0(
#109
1(
#110
0&
b1 $
b1 )
b1 -
0(
#111
b10 #
b10 +
1(
#112
0(
#113
b100 #
b100 +
1(
#114
0(
#115
b1000 #
b1000 +
1(
#116
0(
#117
b1 #
b1 +
1(
#118
0(
#119
b10 #
b10 +
1(
#120
0(
#121
b100 #
b100 +
1(
#122
0(
#123
b1000 #
b1000 +
1(
#124
0(
#125
b1 #
b1 +
1(
#126
0(
#127
b10 #
b10 +
1(
#128
0(
#129
b100 #
b100 +
1(
#130
0(
#131
b1000 #
b1000 +
1(
#132
0(
#133
b1 #
b1 +
1(
#134
0(
#135
b10 #
b10 +
1(
#136
0(
#137
b100 #
b100 +
1(
#138
0(
#139
b1000 #
b1000 +
1(
#140
0(
#141
b1 #
b1 +
1(
#142
0(
#143
b10 #
b10 +
1(
#144
0(
#145
b100 #
b100 +
1(
#146
0(
#147
b1000 #
b1000 +
1(
#148
0(
#149
b1 #
b1 +
1(
#150
1&
0(
#151
b1000 #
b1000 +
1(
#152
0(
#153
b100 #
b100 +
1(
#154
0(
#155
b10 #
b10 +
1(
#156
0(
#157
b1 #
b1 +
1(
#158
0(
#159
b1000 #
b1000 +
1(
#160
0(
#161
b100 #
b100 +
1(
#162
0(
#163
b10 #
b10 +
1(
#164
0(
#165
b1 #
b1 +
1(
#166
0(
#167
b1000 #
b1000 +
1(
#168
0(
#169
b100 #
b100 +
1(
#170
0(
#171
b10 #
b10 +
1(
#172
0(
#173
b1 #
b1 +
1(
#174
0(
#175
b1000 #
b1000 +
1(
#176
0(
#177
b100 #
b100 +
1(
#178
0(
#179
b10 #
b10 +
1(
#180
0(
#181
b1 #
b1 +
1(
#182
0(
#183
b1000 #
b1000 +
1(
#184
0(
#185
b100 #
b100 +
1(
#186
0(
#187
b10 #
b10 +
1(
#188
0(
#189
b1 #
b1 +
1(
#190
0(
