# Generated by Yosys 0.8+190 (git sha1 7a40294e, clang 3.8.1-24+rpi1 -fPIC -Os)

.model top
.inputs clk_100mhz rpi_sck rpi_cs rpi_mosi
.outputs
.names $false
.names $true
1
.names $undef
.names rpi_cs spi_ram_slave.cs
1 1
.names rpi_mosi spi_ram_slave.mosi
1 1
.names rpi_sck spi_ram_slave.sck
1 1
.end
