<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf44.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<a name="bms_N_V"></a><a name="subkey_N_V"></a><a href="../xscinstruct_hh/Conditional_Execution.htm"><b>NV</b></a> <br><a name="bm_N"></a><a name="subkey_N_V"></a><a href="../xscinstruct_hh/notational_conventions.htm"><b>nv</b></a> <br><nobr><a name="bms_N_W"></a><a name="subkey_N_W"></a>nw <a href="../instruct32_hh/vc159.htm"><b>1</b></a> <a href="../instruct32_hh/vc279.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_N_Z"></a><a name="subkey_N_Z"></a>nz <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.htm"><b>1</b></a> <a href="../instruct64_hh/6400377.htm"><b>2</b></a> <a href="../instruct64_hh/6400376.htm"><b>3</b></a> <a href="../instruct64_hh/6400375.htm"><b>4</b></a> <a href="../instruct64_hh/6400374.htm"><b>5</b></a> </nobr><br>
<br><br>
<nobr><a name="bm_O"></a><a name="subkey_O"></a>O <a href="../ht_index.htm"><b>1</b></a> <a href="../instruct32_hh/vc105.htm"><b>2</b></a> <a href="../instruct32_hh/vc123.htm"><b>3</b></a> <a href="../instruct32_hh/vc122.htm"><b>4</b></a> <a href="../instruct32_hh/vc83.htm"><b>5</b></a> <a href="../instruct32_hh/vc132.htm"><b>6</b></a> <a href="../instruct32_hh/vc94.htm"><b>7</b></a> <a href="../instruct32_hh/vc93.htm"><b>8</b></a> <a href="../instruct32_hh/vc220.htm"><b>9</b></a> <a href="../instruct32_hh/vc219.htm"><b>10</b></a> </nobr><br><nobr><a name="bm_O"></a>o <a href="../PentiumM_HH/EventsB/data_memory_references_all.htm"><b>1</b></a> <a href="../instruct32_hh/fp_except.htm"><b>2</b></a> <a href="../ht_index.htm"><b>3</b></a> <a href="../instruct32_hh/vc46.htm"><b>4</b></a> <a href="../instruct32_hh/simd_fp_except.htm"><b>5</b></a> <a href="../PentiumM_HH/EventsB/external_bus_i_o_bus_transactions.htm"><b>6</b></a> <a href="../instruct32_hh/vc114.htm"><b>7</b></a> <a href="../PentiumM_HH/EventsB/external_bus_partial_memory_transactions.htm"><b>8</b></a> <a href="../instruct32_hh/vc118.htm"><b>9</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_reads.htm"><b>10</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_read_misses_highly_correlated.htm"><b>11</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>12</b></a> <a href="../instruct64_hh/fms-floating-point_multiply_subtract.htm"><b>13</b></a> <a href="../instruct32_hh/vc139.htm"><b>14</b></a> <a href="../instruct32_hh/vc137.htm"><b>15</b></a> <a href="../instruct32_hh/vc133.htm"><b>16</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_writes.htm"><b>17</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_write_misses_highly_correlated.htm"><b>18</b></a> <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>19</b></a> <a href="../PentiumM_HH/EventsB/misaligned_data_memory_reference.htm"><b>20</b></a> <a href="../Itanium2_HH/ER642/bus_io_rd_ratio.html"><b>21</b></a> <a href="../Itanium2_HH/ER642/bus_io_cycle_ratio.html"><b>22</b></a> <a href="../instruct32_hh/vc22a.htm"><b>23</b></a> <a href="../instruct32_hh/vc220.htm"><b>24</b></a> <a href="../instruct32_hh/vc219.htm"><b>25</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Buffer_Full_Cycle_Counter_(0x8).htm"><b>26</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Buffer_Full_Contiguous_Counter_(0x9).htm"><b>27</b></a> <a href="../instruct32_hh/vc247.htm"><b>28</b></a> <a href="../Pentium4_HH/Events4/about_bus_events_and_memory_events.htm"><b>29</b></a> <a href="../instruct64_hh/6400141.htm"><b>30</b></a> <a href="../instruct64_hh/6400140.htm"><b>31</b></a> <a href="../instruct32_hh/vc268.htm"><b>32</b></a> <a href="../instruct32_hh/vc276.htm"><b>33</b></a> <a href="../Pentium4_HH/Events4/Counting_Clock_Cycles.htm"><b>34</b></a> <a href="../Itanium2_HH/Events642/bus_io.html"><b>35</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_IO.html"><b>36</b></a> </nobr><br><nobr><a name="bms_O_{"></a><a name="subkey_O_{"></a>o1 <a href="../PentiumM_HH/EventsB/instruction_tlb_misses.htm"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/reduce_back-end_rse_stalls.htm"><b>2</b></a> </nobr><br><a name="bm_O"></a><a href="../PentiumM_HH/AdviceB_HH/frequent_partial_stalls.htm"><b>o2</b></a> <br><a name="bms_O_B"></a><a name="subkey_O_B"></a><a href="../Pentium4_HH/Lips/Static_Assembly_Analysis.htm"><b>obj</b></a> <br><a name="bm_O"></a><a href="../instruct64_hh/6400372.htm"><b>observe</b></a> <br><a name="bm_O"></a><a href="../instruct64_hh/6400372.htm"><b>observed</b></a> <br><a name="bm_O"></a><a href="../instruct32_hh/vc277.htm"><b>obtain</b></a> <br><a name="bms_O_C"></a><a name="subkey_O_C"></a><a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>occurs</b></a> <br><nobr><a name="bms_O_D"></a><a name="subkey_O_D"></a>od <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc80.htm"><b>2</b></a> <a href="../instruct32_hh/vc143.htm"><b>3</b></a> <a href="../instruct32_hh/vc19a.htm"><b>4</b></a> <a href="../instruct32_hh/vc20a.htm"><b>5</b></a> <a href="../instruct32_hh/vc270.htm"><b>6</b></a> <a href="../instruct32_hh/vc283.htm"><b>7</b></a> <a href="../instruct32_hh/vc277.htm"><b>8</b></a> <a href="../instruct32_hh/vc276.htm"><b>9</b></a> <a href="../instruct32_hh/vc291.htm"><b>10</b></a> <a href="../instruct32_hh/vc290.htm"><b>11</b></a> </nobr><br><nobr><a name="bms_O_E"></a><a name="subkey_O_E"></a>oe <a href="../instruct32_hh/vc87.htm"><b>1</b></a> <a href="../instruct32_hh/vc148.htm"><b>2</b></a> </nobr><br><a name="bms_O_F"></a><a name="subkey_O_F"></a><a href="../instruct32_hh/vc46.htm"><b>OF</b></a> <br><nobr><a name="bm_O"></a>off <a href="../xscinstruct_hh/INST_STM(1).htm"><b>1</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>3</b></a> </nobr><br><nobr><a name="bm_O"></a>offset <a href="../instruct32_hh/vc321.htm"><b>1</b></a> <a href="../instruct32_hh/operations.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>4</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>9</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>10</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>11</b></a> <a href="../instruct32_hh/vc140.htm"><b>12</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>13</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>14</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>15</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>16</b></a> <a href="../instruct32_hh/vc157.htm"><b>17</b></a> <a href="../instruct32_hh/vc149.htm"><b>18</b></a> <a href="../instruct32_hh/vc147.htm"><b>19</b></a> <a href="../instruct32_hh/vc145.htm"><b>20</b></a> <a href="../instruct32_hh/vc165.htm"><b>21</b></a> <a href="../instruct32_hh/vc163.htm"><b>22</b></a> <a href="../instruct32_hh/vc177.htm"><b>23</b></a> <a href="../instruct32_hh/vc26.htm"><b>24</b></a> </nobr><br><nobr><a name="bm_O"></a>offset_8 <a href="../xscinstruct_hh/WLDR.htm"><b>1</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_O_K"></a><a name="subkey_O_K"></a>okpred_nottaken <a href="../Itanium2_HH/Events642/About_Branch_Events.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/br_path_pred2.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/br_path_pred.html"><b>3</b></a> </nobr><br><a name="bm_O"></a><a href="../Itanium2_HH/Events642/br_path_pred.html"><b>okpred_taken</b></a> <br><nobr><a name="bms_O_L"></a><a name="subkey_O_L"></a>old <a href="../xscinstruct_hh/inst_undef.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> <a href="../instruct64_hh/6400283.htm"><b>3</b></a> <a href="../instruct64_hh/6400281.htm"><b>4</b></a> <a href="../instruct64_hh/6400279.htm"><b>5</b></a> </nobr><br><a name="bm_O"></a><a href="../instruct32_hh/vc26.htm"><b>oldCS</b></a> <br><a name="bm_O"></a><a href="../instruct32_hh/vc26.htm"><b>oldEIP</b></a> <br><a name="bm_O"></a><a href="../instruct32_hh/vc26.htm"><b>oldESP</b></a> <br><a name="bm_O"></a><a href="../instruct32_hh/vc26.htm"><b>oldIP</b></a> <br><a name="bm_O"></a><a href="../instruct32_hh/vc26.htm"><b>oldSS</b></a> <br><a name="bms_O_M"></a><a name="subkey_O_M"></a><a href="../instruct32_hh/vc148.htm"><b>om</b></a> <br><nobr><a name="bm_O"></a>omask7 <a href="../instruct64_hh/6400261.htm"><b>1</b></a> <a href="../instruct64_hh/6400260.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_O_N"></a><a name="subkey_O_N"></a>one <a href="../instruct64_hh/6400289.htm"><b>1</b></a> <a href="../instruct64_hh/6400317.htm"><b>2</b></a> <a href="../instruct64_hh/6400333.htm"><b>3</b></a> <a href="../instruct64_hh/6400327.htm"><b>4</b></a> <a href="../instruct64_hh/6400325.htm"><b>5</b></a> <a href="../instruct64_hh/6400323.htm"><b>6</b></a> <a href="../instruct64_hh/6400345.htm"><b>7</b></a> <a href="../instruct64_hh/6400379.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_O"></a>one_byte_form <a href="../instruct64_hh/6400289.htm"><b>1</b></a> <a href="../instruct64_hh/6400288.htm"><b>2</b></a> <a href="../instruct64_hh/6400317.htm"><b>3</b></a> <a href="../instruct64_hh/6400316.htm"><b>4</b></a> <a href="../instruct64_hh/6400309.htm"><b>5</b></a> <a href="../instruct64_hh/6400308.htm"><b>6</b></a> <a href="../instruct64_hh/6400327.htm"><b>7</b></a> <a href="../instruct64_hh/6400326.htm"><b>8</b></a> <a href="../instruct64_hh/6400325.htm"><b>9</b></a> <a href="../instruct64_hh/6400324.htm"><b>10</b></a> <a href="../instruct64_hh/6400323.htm"><b>11</b></a> <a href="../instruct64_hh/6400322.htm"><b>12</b></a> <a href="../instruct64_hh/6400321.htm"><b>13</b></a> <a href="../instruct64_hh/6400320.htm"><b>14</b></a> <a href="../instruct64_hh/6400319.htm"><b>15</b></a> <a href="../instruct64_hh/6400318.htm"><b>16</b></a> <a href="../instruct64_hh/6400345.htm"><b>17</b></a> <a href="../instruct64_hh/6400344.htm"><b>18</b></a> <a href="../instruct64_hh/6400379.htm"><b>19</b></a> <a href="../instruct64_hh/6400378.htm"><b>20</b></a> <a href="../instruct64_hh/6400168.htm"><b>21</b></a> <a href="../instruct64_hh/6400167.htm"><b>22</b></a> </nobr><br><nobr><a name="bm_O"></a>one_form <a href="../instruct64_hh/bsw_-_bank_switch_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/bsw-operation.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_O"></a>onto <a href="../xscinstruct_hh/INST_STM(1).htm"><b>1</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>3</b></a> </nobr><br><nobr><a name="bms_O_P"></a><a name="subkey_O_P"></a>op <a href="../instruct64_hh/6400197.htm"><b>1</b></a> <a href="../instruct64_hh/6400220.htm"><b>2</b></a> <a href="../instruct64_hh/6400219.htm"><b>3</b></a> <a href="../instruct64_hh/6400217.htm"><b>4</b></a> <a href="../instruct64_hh/6400216.htm"><b>5</b></a> <a href="../instruct64_hh/6400215.htm"><b>6</b></a> <a href="../instruct64_hh/6400213.htm"><b>7</b></a> <a href="../instruct64_hh/6400212.htm"><b>8</b></a> <a href="../instruct32_hh/vc41.htm"><b>9</b></a> <a href="../instruct32_hh/vc40.htm"><b>10</b></a> <a href="../instruct32_hh/vc38.htm"><b>11</b></a> <a href="../instruct32_hh/vc37.htm"><b>12</b></a> <a href="../instruct64_hh/6400223.htm"><b>13</b></a> <a href="../instruct64_hh/brl_-_branch_long_instruction.htm"><b>14</b></a> <a href="../instruct64_hh/6400249.htm"><b>15</b></a> <a href="../instruct64_hh/6400246.htm"><b>16</b></a> <a href="../instruct64_hh/6400245.htm"><b>17</b></a> <a href="../instruct64_hh/6400242.htm"><b>18</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>19</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>20</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>22</b></a> <a href="../instruct64_hh/6400262.htm"><b>23</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>25</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>27</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>28</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>29</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>30</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>32</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>33</b></a> <a href="../instruct64_hh/6400297.htm"><b>34</b></a> <a href="../instruct64_hh/6400296.htm"><b>35</b></a> <a href="../instruct64_hh/6400295.htm"><b>36</b></a> <a href="../instruct64_hh/6400293.htm"><b>37</b></a> <a href="../instruct64_hh/6400291.htm"><b>38</b></a> <a href="../instruct64_hh/6400310.htm"><b>39</b></a> <a href="../instruct64_hh/6400356.htm"><b>40</b></a> <a href="../instruct64_hh/6400350.htm"><b>41</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>42</b></a> <a href="../instruct64_hh/6400384.htm"><b>43</b></a> <a href="../instruct64_hh/6400382.htm"><b>44</b></a> <a href="../instruct64_hh/6400136.htm"><b>45</b></a> <a href="../instruct64_hh/6400157.htm"><b>46</b></a> <a href="../instruct64_hh/6400155.htm"><b>47</b></a> <a href="../instruct64_hh/6400146.htm"><b>48</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>50</b></a> <a href="../instruct64_hh/6400173.htm"><b>51</b></a> <a href="../instruct64_hh/6400163.htm"><b>52</b></a> <a href="../instruct64_hh/6400161.htm"><b>53</b></a> <a href="../instruct64_hh/6400174.htm"><b>54</b></a> </nobr><br><nobr><a name="bm_O"></a>op1 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MAR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_MRA.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>23</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>33</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>35</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>36</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>37</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>40</b></a> <a href="../xscinstruct_hh/TMRRC.htm"><b>41</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>42</b></a> <a href="../xscinstruct_hh/TMOVMSK.htm"><b>43</b></a> <a href="../xscinstruct_hh/TMIAPH.htm"><b>44</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>45</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>46</b></a> <a href="../xscinstruct_hh/TINSR.htm"><b>47</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>48</b></a> <a href="../xscinstruct_hh/TBCST.htm"><b>49</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/WMIN.htm"><b>51</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>52</b></a> <a href="../xscinstruct_hh/WMADD.htm"><b>53</b></a> <a href="../xscinstruct_hh/WMAC.htm"><b>54</b></a> <a href="../xscinstruct_hh/WCMPGT.htm"><b>55</b></a> <a href="../xscinstruct_hh/WCMPEQ.htm"><b>56</b></a> <a href="../xscinstruct_hh/WAVG2.htm"><b>57</b></a> <a href="../xscinstruct_hh/WANDN.htm"><b>58</b></a> <a href="../xscinstruct_hh/WAND.htm"><b>59</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>60</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>61</b></a> <a href="../xscinstruct_hh/WACC.htm"><b>62</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>63</b></a> <a href="../xscinstruct_hh/WUNPCKIL.htm"><b>64</b></a> <a href="../xscinstruct_hh/WUNPCKIH.htm"><b>65</b></a> <a href="../xscinstruct_hh/WUNPCKEL.htm"><b>66</b></a> <a href="../xscinstruct_hh/WUNPCKEH.htm"><b>67</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>68</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>69</b></a> <a href="../xscinstruct_hh/WSRL.htm"><b>70</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>71</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>72</b></a> <a href="../xscinstruct_hh/WSHUFH.htm"><b>73</b></a> <a href="../xscinstruct_hh/WSAD.htm"><b>74</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>75</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>76</b></a> <a href="../xscinstruct_hh/WOR.htm"><b>77</b></a> <a href="../xscinstruct_hh/WMUL.htm"><b>78</b></a> <a href="../xscinstruct_hh/WMOV.htm"><b>79</b></a> <a href="../xscinstruct_hh/WXOR.htm"><b>80</b></a> <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>81</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>82</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>83</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>84</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>85</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>86</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>87</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>88</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>89</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>90</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>91</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>92</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>93</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>94</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>95</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>96</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>97</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>98</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>99</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>100</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>101</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>102</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>103</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>104</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>105</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>106</b></a> </nobr><br><a name="bm_O"></a><a href="../xscinstruct_hh/WSTR.htm"><b>op1c</b></a> <br><a name="bm_O"></a><a href="../xscinstruct_hh/WSTR.htm"><b>op1C</b></a> <br><a name="bm_O"></a><a href="../xscinstruct_hh/WSTR.htm"><b>op1d</b></a> <br><a name="bm_O"></a><a href="../xscinstruct_hh/WSTR.htm"><b>op1D</b></a> <br><a name="bm_O"></a><a href="../xscinstruct_hh/TMCRR.htm"><b>op1hi</b></a> <br><nobr><a name="bm_O"></a>op1lo <a href="../xscinstruct_hh/TMCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/WALIGNR.htm"><b>2</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_O"></a>op2 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MAR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_MRA.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>20</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>23</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>25</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>27</b></a> <a href="../xscinstruct_hh/TMIAPH.htm"><b>28</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>29</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>30</b></a> <a href="../xscinstruct_hh/WMIN.htm"><b>31</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>32</b></a> <a href="../xscinstruct_hh/WMADD.htm"><b>33</b></a> <a href="../xscinstruct_hh/WMAC.htm"><b>34</b></a> <a href="../xscinstruct_hh/WCMPGT.htm"><b>35</b></a> <a href="../xscinstruct_hh/WCMPEQ.htm"><b>36</b></a> <a href="../xscinstruct_hh/WAVG2.htm"><b>37</b></a> <a href="../xscinstruct_hh/WANDN.htm"><b>38</b></a> <a href="../xscinstruct_hh/WAND.htm"><b>39</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>40</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>41</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>42</b></a> <a href="../xscinstruct_hh/WUNPCKIL.htm"><b>43</b></a> <a href="../xscinstruct_hh/WUNPCKIH.htm"><b>44</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>45</b></a> <a href="../xscinstruct_hh/WSRL.htm"><b>46</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>47</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>48</b></a> <a href="../xscinstruct_hh/WSAD.htm"><b>49</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>50</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>51</b></a> <a href="../xscinstruct_hh/WOR.htm"><b>52</b></a> <a href="../xscinstruct_hh/WMUL.htm"><b>53</b></a> <a href="../xscinstruct_hh/WXOR.htm"><b>54</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>55</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>56</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>57</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>58</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>59</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>60</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>61</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>62</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>63</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>64</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>65</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>66</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>67</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>68</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>69</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>70</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>71</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>72</b></a> </nobr><br><nobr><a name="bm_O"></a>op2c <a href="../xscinstruct_hh/WSRL.htm"><b>1</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>2</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>3</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_O"></a>op2hi <a href="../xscinstruct_hh/TMCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/WALIGNR.htm"><b>2</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>3</b></a> </nobr><br><a name="bm_O"></a><a href="../xscinstruct_hh/TMCRR.htm"><b>op2lo</b></a> <br><nobr><a name="bm_O"></a>op3 <a href="../xscinstruct_hh/INST_MLA.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>4</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>5</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>7</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>9</b></a> </nobr><br><nobr><a name="bm_O"></a>opc <a href="../Itanium2_HH/Events642/hpw_data_references.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/fp_true_sirstall.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/fp_ops_retired.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/fp_flush_to_zero.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/fp_false_sirstall.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/fp_failed_fchkf.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/FE_LOST_BW.html"><b>7</b></a> <a href="../Itanium2_HH/Events642/fe_bubble.html"><b>8</b></a> <a href="../Itanium2_HH/Events642/extern_dp_pins_4_to_5.html"><b>9</b></a> <a href="../Itanium2_HH/Events642/extern_dp_pins_0_to_3.html"><b>10</b></a> <a href="../Itanium2_HH/Events642/encbr_mispred_detail.html"><b>11</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw_retired.html"><b>12</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw.html"><b>13</b></a> <a href="../Itanium2_HH/Events642/disp_stalled.html"><b>14</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET1.html"><b>15</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET0.html"><b>16</b></a> <a href="../Itanium2_HH/Events642/L1I_EAR_EVENTS.html"><b>17</b></a> <a href="../Itanium2_HH/Events642/L1DTLB_TRANSFER.html"><b>18</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET1.html"><b>19</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET0.html"><b>20</b></a> <a href="../Itanium2_HH/Events642/l1d_read_misses.html"><b>21</b></a> <a href="../Itanium2_HH/Events642/ITLB_MISSES_FETCH.html"><b>22</b></a> <a href="../Itanium2_HH/Events642/ISB_BUNPAIRS_IN.html"><b>23</b></a> <a href="../Itanium2_HH/Events642/INST_FAILED_CHKS_RETIRED.html"><b>24</b></a> <a href="../Itanium2_HH/Events642/INST_FAILED_CHKA_LDC_ALAT.html"><b>25</b></a> <a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>26</b></a> <a href="../Itanium2_HH/Events642/INST_CHKA_LDC_ALAT.html"><b>27</b></a> <a href="../Itanium2_HH/Events642/ideal_be_lost_bw_due_to_fe.html"><b>28</b></a> <a href="../Itanium2_HH/Events642/IA64_TAGGED_INST_RETIRED.html"><b>29</b></a> <a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>30</b></a> <a href="../Itanium2_HH/Events642/IA32_ISA_TRANSITIONS.html"><b>31</b></a> <a href="../Itanium2_HH/Events642/IA32_INST_RETIRED.html"><b>32</b></a> <a href="../Itanium2_HH/Events642/L2_DATA_REFERENCES.html"><b>33</b></a> <a href="../Itanium2_HH/Events642/l2_bypass.html"><b>34</b></a> <a href="../Itanium2_HH/Events642/l2_bad_lines_selected.html"><b>35</b></a> <a href="../Itanium2_HH/Events642/l1itlb_inserts_hpw.html"><b>36</b></a> <a href="../Itanium2_HH/Events642/l1i_strm_prefetches.html"><b>37</b></a> <a href="../Itanium2_HH/Events642/l1i_snoop.html"><b>38</b></a> <a href="../Itanium2_HH/Events642/L1I_READS.html"><b>39</b></a> <a href="../Itanium2_HH/Events642/l1i_rab_full.html"><b>40</b></a> <a href="../Itanium2_HH/Events642/l1i_rab_almost_full.html"><b>41</b></a> <a href="../Itanium2_HH/Events642/l1i_pvab_overflow.html"><b>42</b></a> <a href="../Itanium2_HH/Events642/l1i_purge.html"><b>43</b></a> <a href="../Itanium2_HH/Events642/L1I_PREFETCHES.html"><b>44</b></a> <a href="../Itanium2_HH/Events642/l1i_prefetch_stall.html"><b>45</b></a> <a href="../Itanium2_HH/Events642/l1i_fills.html"><b>46</b></a> <a href="../Itanium2_HH/Events642/l1i_fetch_rab_hit.html"><b>47</b></a> <a href="../Itanium2_HH/Events642/L1I_FETCH_ISB_HIT.html"><b>48</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>49</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>50</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_acquire.html"><b>51</b></a> <a href="../Itanium2_HH/Events642/l2_ozdb_full.html"><b>52</b></a> <a href="../Itanium2_HH/Events642/L2_OPS_ISSUED.html"><b>53</b></a> <a href="../Itanium2_HH/Events642/L2_MISSES.html"><b>54</b></a> <a href="../Itanium2_HH/Events642/l2_l3access_cancel.html"><b>55</b></a> <a href="../Itanium2_HH/Events642/L2_ISSUED_RECIRC_OZQ_ACC.html"><b>56</b></a> <a href="../Itanium2_HH/Events642/L2_ISSUED_RECIRC_IFETCH.html"><b>57</b></a> <a href="../Itanium2_HH/Events642/L2_INST_PREFETCHES.html"><b>58</b></a> <a href="../Itanium2_HH/Events642/L2_INST_DEMAND_READS.html"><b>59</b></a> <a href="../Itanium2_HH/Events642/l2_ifet_cancels.html"><b>60</b></a> <a href="../Itanium2_HH/Events642/l2_got_recirc_ozq_acc.html"><b>61</b></a> <a href="../Itanium2_HH/Events642/l2_got_recirc_ifetch.html"><b>62</b></a> <a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>63</b></a> <a href="../Itanium2_HH/Events642/l2_fillb_full.html"><b>64</b></a> <a href="../Itanium2_HH/Events642/misaligned_loads_retired.html"><b>65</b></a> <a href="../Itanium2_HH/Events642/mem_read_current.html"><b>66</b></a> <a href="../Itanium2_HH/Events642/loads_retired.html"><b>67</b></a> <a href="../Itanium2_HH/Events642/L3_WRITES.html"><b>68</b></a> <a href="../Itanium2_HH/Events642/L3_REFERENCES.html"><b>69</b></a> <a href="../Itanium2_HH/Events642/L3_READS.html"><b>70</b></a> <a href="../Itanium2_HH/Events642/L3_MISSES.html"><b>71</b></a> <a href="../Itanium2_HH/Events642/l3_lines_replaced.html"><b>72</b></a> <a href="../Itanium2_HH/Events642/L2DTLB_MISSES.html"><b>73</b></a> <a href="../Itanium2_HH/Events642/l2_victimb_full.html"><b>74</b></a> <a href="../Itanium2_HH/Events642/l2_synth_probe.html"><b>75</b></a> <a href="../Itanium2_HH/Events642/L2_STORE_HIT_SHARED.html"><b>76</b></a> <a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>77</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_release.html"><b>78</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_full.html"><b>79</b></a> <a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>80</b></a> <a href="../Itanium2_HH/Events642/uc_loads_retired.html"><b>81</b></a> <a href="../Itanium2_HH/Events642/syll_overcount.html"><b>82</b></a> <a href="../Itanium2_HH/Events642/syll_not_dispersed.html"><b>83</b></a> <a href="../Itanium2_HH/Events642/stores_retired.html"><b>84</b></a> <a href="../Itanium2_HH/Events642/serialization_events.html"><b>85</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>86</b></a> <a href="../Itanium2_HH/Events642/RSE_EVENT_RETIRED.html"><b>87</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_6.html"><b>88</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_5_TO_3.html"><b>89</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_2_TO_0.html"><b>90</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_6.html"><b>91</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_5_TO_3.html"><b>92</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_2_TO_0.html"><b>93</b></a> <a href="../Itanium2_HH/Events642/predicate_squashed_retired.html"><b>94</b></a> <a href="../Itanium2_HH/Events642/nops_retired.html"><b>95</b></a> <a href="../Itanium2_HH/Events642/misaligned_stores_retired.html"><b>96</b></a> <a href="../Itanium2_HH/Events642/uc_stores_retired.html"><b>97</b></a> <a href="../Itanium2_HH/Events642/bus_backsnp_req.html"><b>98</b></a> <a href="../Itanium2_HH/Events642/bus_all.html"><b>99</b></a> <a href="../Itanium2_HH/Events642/branch_event.html"><b>100</b></a> <a href="../Itanium2_HH/Events642/br_path_pred2.html"><b>101</b></a> <a href="../Itanium2_HH/Events642/br_path_pred.html"><b>102</b></a> <a href="../Itanium2_HH/Events642/br_mispred_detail2.html"><b>103</b></a> <a href="../Itanium2_HH/Events642/BR_MISPRED_DETAIL.html"><b>104</b></a> <a href="../Itanium2_HH/Events642/be_rse_bubble.html"><b>105</b></a> <a href="../Itanium2_HH/Events642/be_lost_bw_due_to_fe.html"><b>106</b></a> <a href="../Itanium2_HH/Events642/be_l1d_fpu_bubble.html"><b>107</b></a> <a href="../Itanium2_HH/Events642/be_flush_bubble.html"><b>108</b></a> <a href="../Itanium2_HH/Events642/be_exe_bubble.html"><b>109</b></a> <a href="../Itanium2_HH/Events642/be_br_mispred_detail.html"><b>110</b></a> <a href="../Itanium2_HH/Events642/back_end_bubble.html"><b>111</b></a> <a href="../Itanium2_HH/Events642/alat_capacity_miss.html"><b>112</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_DATA.html"><b>113</b></a> <a href="../Itanium2_HH/Events642/BUS_OOQ_LIVE_REQ_LO.html"><b>114</b></a> <a href="../Itanium2_HH/Events642/BUS_OOQ_LIVE_REQ_HI.html"><b>115</b></a> <a href="../Itanium2_HH/Events642/BUS_MEMORY.html"><b>116</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ_OUT_LO.html"><b>117</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ_OUT_HI.html"><b>118</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ.html"><b>119</b></a> <a href="../Itanium2_HH/Events642/bus_lock.html"><b>120</b></a> <a href="../Itanium2_HH/Events642/BUS_IOQ_LIVE_REQ_LO.html"><b>121</b></a> <a href="../Itanium2_HH/Events642/BUS_IOQ_LIVE_REQ_HI.html"><b>122</b></a> <a href="../Itanium2_HH/Events642/bus_io.html"><b>123</b></a> <a href="../Itanium2_HH/Events642/BUS_HITM.html"><b>124</b></a> <a href="../Itanium2_HH/Events642/bus_data_cycle.html"><b>125</b></a> <a href="../Itanium2_HH/Events642/bus_brq_req_inserted.html"><b>126</b></a> <a href="../Itanium2_HH/Events642/BUS_BRQ_LIVE_REQ_LO.html"><b>127</b></a> <a href="../Itanium2_HH/Events642/BUS_BRQ_LIVE_REQ_HI.html"><b>128</b></a> <a href="../Itanium2_HH/Events642/DATA_EAR_EVENTS.html"><b>129</b></a> <a href="../Itanium2_HH/Events642/data_debug_register_matches.html"><b>130</b></a> <a href="../Itanium2_HH/Events642/data_debug_register_fault.html"><b>131</b></a> <a href="../Itanium2_HH/Events642/CPU_CYCLES.html"><b>132</b></a> <a href="../Itanium2_HH/Events642/cpu_cpl_changes.html"><b>133</b></a> <a href="../Itanium2_HH/Events642/BUS_WR_WB.html"><b>134</b></a> <a href="../Itanium2_HH/Events642/bus_snoops_hitm.html"><b>135</b></a> <a href="../Itanium2_HH/Events642/bus_snoops.html"><b>136</b></a> <a href="../Itanium2_HH/Events642/bus_snoopq_req.html"><b>137</b></a> <a href="../Itanium2_HH/Events642/bus_snoop_stall_cycles.html"><b>138</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_PRTL.html"><b>139</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_IO.html"><b>140</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_INVAL_HITM.html"><b>141</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_INVAL_ALL_HITM.html"><b>142</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_HITM.html"><b>143</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_HIT.html"><b>144</b></a> </nobr><br><nobr><a name="bm_O"></a>opcode <a href="../xscinstruct_hh/Address_Immediate_(AM_1).htm"><b>1</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>2</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_register_(am1).htm"><b>3</b></a> <a href="../xscinstruct_hh/address_arithmetic_shift_right_by_immediate_(am_1).htm"><b>4</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Immediate_(AM_1).htm"><b>5</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Register_(AM_1).htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>7</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>8</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).htm"><b>9</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).htm"><b>10</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>11</b></a> <a href="../xscinstruct_hh/Address_Register_(AM_1).htm"><b>12</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Right_by_Register_(AM_1).htm"><b>13</b></a> <a href="../instruct32_hh/vc316.htm"><b>14</b></a> </nobr><br><nobr><a name="bm_O"></a>operand <a href="../instruct32_hh/vc110.htm"><b>1</b></a> <a href="../instruct32_hh/vc105.htm"><b>2</b></a> <a href="../instruct32_hh/vc101.htm"><b>3</b></a> <a href="../instruct32_hh/vc123.htm"><b>4</b></a> <a href="../instruct32_hh/vc122.htm"><b>5</b></a> <a href="../instruct32_hh/vc116.htm"><b>6</b></a> <a href="../instruct32_hh/vc115.htm"><b>7</b></a> <a href="../instruct32_hh/vc91.htm"><b>8</b></a> <a href="../instruct32_hh/vc83.htm"><b>9</b></a> <a href="../PentiumM_HH/EventsB/Length_Changing_Prefix_Stall.htm"><b>10</b></a> <a href="../instruct32_hh/vc94.htm"><b>11</b></a> <a href="../instruct32_hh/vc93.htm"><b>12</b></a> <a href="../instruct32_hh/vc155.htm"><b>13</b></a> <a href="../instruct32_hh/vc145.htm"><b>14</b></a> <a href="../instruct32_hh/vc167.htm"><b>15</b></a> <a href="../instruct32_hh/vc166.htm"><b>16</b></a> <a href="../instruct32_hh/vc184.htm"><b>17</b></a> <a href="../instruct32_hh/vc182.htm"><b>18</b></a> <a href="../instruct32_hh/vc199.htm"><b>19</b></a> <a href="../instruct32_hh/vc206.htm"><b>20</b></a> <a href="../instruct32_hh/vc205.htm"><b>21</b></a> <a href="../instruct32_hh/vc203.htm"><b>22</b></a> <a href="../instruct32_hh/vc202.htm"><b>23</b></a> <a href="../instruct32_hh/vc240.htm"><b>24</b></a> <a href="../instruct32_hh/vc234.htm"><b>25</b></a> <a href="../instruct32_hh/vc233.htm"><b>26</b></a> <a href="../instruct32_hh/vc259.htm"><b>27</b></a> <a href="../instruct32_hh/vc257.htm"><b>28</b></a> <a href="../instruct32_hh/vc256.htm"><b>29</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).htm"><b>30</b></a> <a href="../instruct32_hh/vc26.htm"><b>31</b></a> <a href="../instruct32_hh/vc288.htm"><b>32</b></a> <a href="../instruct32_hh/vc277.htm"><b>33</b></a> </nobr><br><nobr><a name="bm_O"></a>operand1 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_O"></a>operand2 <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_O"></a>operands <a href="../instruct32_hh/vc128.htm"><b>1</b></a> <a href="../instruct32_hh/vc125.htm"><b>2</b></a> <a href="../instruct32_hh/vc124.htm"><b>3</b></a> <a href="../instruct32_hh/vc90.htm"><b>4</b></a> <a href="../instruct32_hh/vc89.htm"><b>5</b></a> <a href="../instruct32_hh/vc96.htm"><b>6</b></a> <a href="../instruct32_hh/vc199.htm"><b>7</b></a> <a href="../instruct32_hh/vc203.htm"><b>8</b></a> <a href="../instruct32_hh/vc202.htm"><b>9</b></a> <a href="../instruct32_hh/vc230.htm"><b>10</b></a> <a href="../instruct32_hh/vc226.htm"><b>11</b></a> <a href="../instruct32_hh/vc225.htm"><b>12</b></a> <a href="../instruct32_hh/vc224.htm"><b>13</b></a> <a href="../instruct32_hh/vc223.htm"><b>14</b></a> <a href="../instruct32_hh/vc222.htm"><b>15</b></a> <a href="../instruct32_hh/vc221.htm"><b>16</b></a> <a href="../instruct32_hh/vc244.htm"><b>17</b></a> <a href="../instruct32_hh/vc243.htm"><b>18</b></a> <a href="../instruct32_hh/vc242.htm"><b>19</b></a> <a href="../instruct32_hh/vc241.htm"><b>20</b></a> <a href="../instruct32_hh/vc239.htm"><b>21</b></a> <a href="../instruct32_hh/vc238.htm"><b>22</b></a> <a href="../instruct32_hh/vc237.htm"><b>23</b></a> <a href="../instruct32_hh/vc236.htm"><b>24</b></a> <a href="../instruct32_hh/vc235.htm"><b>25</b></a> <a href="../instruct32_hh/vc232.htm"><b>26</b></a> <a href="../instruct32_hh/vc231.htm"><b>27</b></a> <a href="../instruct32_hh/vc250.htm"><b>28</b></a> <a href="../instruct32_hh/vc265.htm"><b>29</b></a> <a href="../instruct32_hh/vc264.htm"><b>30</b></a> <a href="../instruct32_hh/vc263.htm"><b>31</b></a> <a href="../instruct32_hh/vc262.htm"><b>32</b></a> <a href="../instruct32_hh/vc261.htm"><b>33</b></a> <a href="../instruct32_hh/vc260.htm"><b>34</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).htm"><b>35</b></a> </nobr><br><nobr><a name="bm_O"></a>OperandSize <a href="../instruct32_hh/vc151.htm"><b>1</b></a> <a href="../instruct32_hh/vc26.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_O"></a>operandsize <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc74.htm"><b>2</b></a> <a href="../instruct32_hh/vc69.htm"><b>3</b></a> <a href="../instruct32_hh/vc80.htm"><b>4</b></a> <a href="../instruct32_hh/vc143.htm"><b>5</b></a> <a href="../instruct32_hh/vc140.htm"><b>6</b></a> <a href="../instruct32_hh/vc136.htm"><b>7</b></a> <a href="../instruct32_hh/vc155.htm"><b>8</b></a> <a href="../instruct32_hh/vc150.htm"><b>9</b></a> <a href="../instruct32_hh/vc147.htm"><b>10</b></a> <a href="../instruct32_hh/vc145.htm"><b>11</b></a> <a href="../instruct32_hh/vc144.htm"><b>12</b></a> <a href="../instruct32_hh/vc163.htm"><b>13</b></a> <a href="../instruct32_hh/vc162.htm"><b>14</b></a> <a href="../instruct32_hh/vc20a.htm"><b>15</b></a> <a href="../instruct32_hh/vc208.htm"><b>16</b></a> <a href="../instruct32_hh/vc245.htm"><b>17</b></a> <a href="../instruct32_hh/vc247.htm"><b>18</b></a> <a href="../instruct32_hh/vc246.htm"><b>19</b></a> <a href="../instruct32_hh/vc270.htm"><b>20</b></a> <a href="../instruct32_hh/vc27.htm"><b>21</b></a> <a href="../instruct32_hh/vc268.htm"><b>22</b></a> <a href="../instruct32_hh/vc267.htm"><b>23</b></a> <a href="../instruct32_hh/vc266.htm"><b>24</b></a> <a href="../instruct32_hh/vc288.htm"><b>25</b></a> <a href="../instruct32_hh/vc277.htm"><b>26</b></a> <a href="../instruct32_hh/vc291.htm"><b>27</b></a> <a href="../instruct32_hh/vc290.htm"><b>28</b></a> </nobr><br><a name="bm_O"></a><a href="../xscinstruct_hh/WZERO.htm"><b>operate</b></a> <br><nobr><a name="bm_O"></a>operating <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>1</b></a> <a href="../instruct32_hh/vc199.htm"><b>2</b></a> <a href="../instruct32_hh/vc311.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_O"></a>operation <a href="../xscinstruct_hh/INST_TST.htm"><b>1</b></a> <a href="../instruct32_hh/vc74.htm"><b>2</b></a> <a href="../instruct32_hh/vc139.htm"><b>3</b></a> <a href="../instruct32_hh/vc137.htm"><b>4</b></a> <a href="../instruct32_hh/vc135.htm"><b>5</b></a> <a href="../instruct32_hh/vc169.htm"><b>6</b></a> <a href="../instruct32_hh/vc167.htm"><b>7</b></a> <a href="../instruct32_hh/vc166.htm"><b>8</b></a> <a href="../instruct32_hh/vc165.htm"><b>9</b></a> <a href="../instruct64_hh/6400311.htm"><b>10</b></a> <a href="../instruct32_hh/vc174.htm"><b>11</b></a> <a href="../instruct32_hh/vc208.htm"><b>12</b></a> <a href="../instruct32_hh/vc230.htm"><b>13</b></a> <a href="../instruct32_hh/vc226.htm"><b>14</b></a> <a href="../instruct32_hh/vc225.htm"><b>15</b></a> <a href="../instruct32_hh/vc223.htm"><b>16</b></a> <a href="../instruct32_hh/vc220.htm"><b>17</b></a> <a href="../instruct32_hh/vc219.htm"><b>18</b></a> <a href="../instruct32_hh/vc240.htm"><b>19</b></a> <a href="../instruct32_hh/vc239.htm"><b>20</b></a> <a href="../instruct32_hh/vc238.htm"><b>21</b></a> <a href="../instruct32_hh/vc237.htm"><b>22</b></a> <a href="../instruct32_hh/vc236.htm"><b>23</b></a> <a href="../instruct32_hh/vc259.htm"><b>24</b></a> <a href="../instruct32_hh/vc257.htm"><b>25</b></a> <a href="../instruct32_hh/vc256.htm"><b>26</b></a> <a href="../instruct32_hh/vc250.htm"><b>27</b></a> <a href="../instruct32_hh/vc270.htm"><b>28</b></a> <a href="../instruct32_hh/vc263.htm"><b>29</b></a> <a href="../instruct32_hh/vc262.htm"><b>30</b></a> <a href="../instruct32_hh/vc260.htm"><b>31</b></a> <a href="../instruct32_hh/vc291.htm"><b>32</b></a> <a href="../instruct32_hh/vc290.htm"><b>33</b></a> </nobr><br><nobr><a name="bm_O"></a>opernadsize <a href="../instruct32_hh/vc74.htm"><b>1</b></a> <a href="../instruct32_hh/vc135.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_O"></a>optimization <a href="../PentiumM_HH/EventsB/decoder_added_sync_micro-ops.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_first-level_cache_load_misses.htm"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_cache_line_splits.htm"><b>3</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_branch_mispredictions.htm"><b>4</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_blocked_store_forwards.htm"><b>5</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_64k_aliasing.htm"><b>6</b></a> <a href="../Pentium4_HH/Advice4_HH/about_optimizations_for_the_intel(r)_pentium(r)_4_processor.htm"><b>7</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_x87_denormals.htm"><b>8</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_sse_denormals.htm"><b>9</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_self-modifying_code_pipeline_clears.htm"><b>10</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_second-level_cache_load_misses.htm"><b>11</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>12</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_first-level_cache_load_misses.htm"><b>13</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_cache_line_splits.htm"><b>14</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_branch_mispredictions.htm"><b>15</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_blocked_store_forwards.htm"><b>16</b></a> <a href="../Pentium4_HH/Advice4_HH/Avoiding_x87_Denormals.htm"><b>17</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_sse_denormals.htm"><b>18</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_self-modifying_code_pipeline_clears.htm"><b>19</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.htm"><b>20</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>21</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_write_bus_utilization.htm"><b>22</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_write_bus_utilization.htm"><b>23</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_trace_cache_misses.htm"><b>24</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/reduce_events_that_cause_tc_flushes.htm"><b>25</b></a> <a href="../Pentium4_HH/Advice4_HH/Try_the_Following_Enhancements_to_Decrease_Trace_Cache_Misses.htm"><b>26</b></a> </nobr><br><a name="bm_O"></a><a href="../PentiumM_HH/ERB/branch_mispredictions_performance_impact___.htm"><b>optimizations</b></a> <br><nobr><a name="bm_O"></a>option <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>1</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>2</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf46.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

