C:/intelFPGA_lite/18.0/modelsim_ase/examples/tutorials/verilog/projects/tcounter.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/18.0/modelsim_ase/examples/tutorials/verilog/projects/tcounter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_counter

Top level modules:
	test_counter

} {} {}} C:/intelFPGA_lite/18.0/modelsim_ase/examples/tutorials/verilog/projects/counter.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/18.0/modelsim_ase/examples/tutorials/verilog/projects/counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module counter

Top level modules:
	counter

} {} {}}
