INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog/verilog_v2.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sDTW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog/verilog_v2.srcs/sources_1/new/warper_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module warper_top
INFO: [VRFC 10-2458] undeclared symbol loop_finish, assumed default net type wire [C:/verilog/verilog_v2.srcs/sources_1/new/warper_top.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog/verilog_v2.srcs/sources_1/new/PE_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/verilog/verilog_v2.srcs/sources_1/new/last_col_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_last_col_v2
