<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='379' type='void llvm::TargetPassConfig::addPreRegAlloc()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='377'>/// This method may be implemented by targets that want to run passes
  /// immediately before register allocation.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1095' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='612' c='_ZN12_GLOBAL__N_117AArch64PassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='979' c='_ZN12_GLOBAL__N_114R600PassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1121' c='_ZN12_GLOBAL__N_113GCNPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='494' c='_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRTargetMachine.cpp' l='109' c='_ZN4llvm12_GLOBAL__N_113AVRPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='402' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='275' c='_ZN12_GLOBAL__N_114MipsPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='343' c='_ZN12_GLOBAL__N_115NVPTXPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='501' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='193' c='_ZN12_GLOBAL__N_115RISCVPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='255' c='_ZN12_GLOBAL__N_117SystemZPassConfig14addPreRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='487' c='_ZN12_GLOBAL__N_113X86PassConfig14addPreRegAllocEv'/>
