###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        80488   # Number of WRITE/WRITEP commands
num_reads_done                 =       383952   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       315511   # Number of read row buffer hits
num_read_cmds                  =       383952   # Number of READ/READP commands
num_writes_done                =        80488   # Number of read requests issued
num_write_row_hits             =        59788   # Number of write row buffer hits
num_act_cmds                   =        89399   # Number of ACT commands
num_pre_cmds                   =        89372   # Number of PRE commands
num_ondemand_pres              =        68737   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9340908   # Cyles of rank active rank.0
rank_active_cycles.1           =      8914915   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       659092   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1085085   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       426713   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2675   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1141   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2016   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1686   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          415   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          230   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          352   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          652   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1081   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27479   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          239   # Write cmd latency (cycles)
write_latency[40-59]           =          460   # Write cmd latency (cycles)
write_latency[60-79]           =         1123   # Write cmd latency (cycles)
write_latency[80-99]           =         2187   # Write cmd latency (cycles)
write_latency[100-119]         =         3096   # Write cmd latency (cycles)
write_latency[120-139]         =         4505   # Write cmd latency (cycles)
write_latency[140-159]         =         5143   # Write cmd latency (cycles)
write_latency[160-179]         =         5533   # Write cmd latency (cycles)
write_latency[180-199]         =         5069   # Write cmd latency (cycles)
write_latency[200-]            =        53131   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       196405   # Read request latency (cycles)
read_latency[40-59]            =        59913   # Read request latency (cycles)
read_latency[60-79]            =        48281   # Read request latency (cycles)
read_latency[80-99]            =        14234   # Read request latency (cycles)
read_latency[100-119]          =        10735   # Read request latency (cycles)
read_latency[120-139]          =         8352   # Read request latency (cycles)
read_latency[140-159]          =         4690   # Read request latency (cycles)
read_latency[160-179]          =         3657   # Read request latency (cycles)
read_latency[180-199]          =         3003   # Read request latency (cycles)
read_latency[200-]             =        34682   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.01796e+08   # Write energy
read_energy                    =  1.54809e+09   # Read energy
act_energy                     =  2.44596e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.16364e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.20841e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82873e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56291e+09   # Active standby energy rank.1
average_read_latency           =      85.9915   # Average read request latency (cycles)
average_interarrival           =      21.5303   # Average request interarrival latency (cycles)
total_energy                   =   1.5128e+10   # Total energy (pJ)
average_power                  =       1512.8   # Average power (mW)
average_bandwidth              =      3.96322   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        86281   # Number of WRITE/WRITEP commands
num_reads_done                 =       390287   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       314224   # Number of read row buffer hits
num_read_cmds                  =       390287   # Number of READ/READP commands
num_writes_done                =        86281   # Number of read requests issued
num_write_row_hits             =        63891   # Number of write row buffer hits
num_act_cmds                   =        98662   # Number of ACT commands
num_pre_cmds                   =        98633   # Number of PRE commands
num_ondemand_pres              =        78331   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9095515   # Cyles of rank active rank.0
rank_active_cycles.1           =      9067439   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       904485   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       932561   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       438538   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3080   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1148   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2013   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1693   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          373   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          211   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          397   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          630   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1151   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        27334   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          303   # Write cmd latency (cycles)
write_latency[40-59]           =          557   # Write cmd latency (cycles)
write_latency[60-79]           =         1320   # Write cmd latency (cycles)
write_latency[80-99]           =         2710   # Write cmd latency (cycles)
write_latency[100-119]         =         3867   # Write cmd latency (cycles)
write_latency[120-139]         =         5558   # Write cmd latency (cycles)
write_latency[140-159]         =         6019   # Write cmd latency (cycles)
write_latency[160-179]         =         6236   # Write cmd latency (cycles)
write_latency[180-199]         =         5761   # Write cmd latency (cycles)
write_latency[200-]            =        53944   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       192085   # Read request latency (cycles)
read_latency[40-59]            =        60739   # Read request latency (cycles)
read_latency[60-79]            =        56388   # Read request latency (cycles)
read_latency[80-99]            =        16007   # Read request latency (cycles)
read_latency[100-119]          =        11796   # Read request latency (cycles)
read_latency[120-139]          =         9468   # Read request latency (cycles)
read_latency[140-159]          =         4718   # Read request latency (cycles)
read_latency[160-179]          =         3583   # Read request latency (cycles)
read_latency[180-199]          =         3105   # Read request latency (cycles)
read_latency[200-]             =        32398   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.30715e+08   # Write energy
read_energy                    =  1.57364e+09   # Read energy
act_energy                     =  2.69939e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.34153e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.47629e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.6756e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65808e+09   # Active standby energy rank.1
average_read_latency           =      80.7334   # Average read request latency (cycles)
average_interarrival           =      20.9824   # Average request interarrival latency (cycles)
total_energy                   =  1.51944e+10   # Total energy (pJ)
average_power                  =      1519.44   # Average power (mW)
average_bandwidth              =      4.06671   # Average bandwidth
