-------------------------------------------------

-- Etage FE

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

entity etageFE is
  port(
    npc, npc_fw_br : in std_logic_vector(31 downto 0);
    PCSrc_ER, Bpris_EX, GEL_LI, clk : in std_logic;
    pc_plus_4, i_FE : out std_logic_vector(31 downto 0)
);
end entity;


architecture etageFE_arch of etageFE is
  signal pc_inter, pc_reg_in, pc_reg_out, sig_pc_plus_4, sig_4: std_logic_vector(31 downto 0);
begin

  sig_4 <= (2=>'1', others => '0');

  mem: entity work.inst_mem
    port map (pc_reg_out, i_FE); --addr => pc_reg_out, instr => i_FE);
  
  reg: entity work.Reg32 
    port map (pc_reg_in, pc_reg_out, GEL_LI, '1', clk);

  add: entity work.addComplex --additioneur plus compliqu√© que ce dont on a besoin mais pg
    port map(pc_reg_out, sig_4, '0', sig_pc_plus_4);

  pc_inter <= 
    npc when PCSrc_ER = '1' else
    sig_pc_plus_4 when PCSrc_ER = '0' else
    (others => '0');

  pc_reg_in <= 
    pc_inter when Bpris_EX = '1' else
    npc_fw_br when Bpris_EX = '0' else 
    (others => '0');

end architecture;

-- -------------------------------------------------

 -- Etage DE

 LIBRARY IEEE;
 USE IEEE.STD_LOGIC_1164.ALL;
 USE IEEE.NUMERIC_STD.ALL;

 entity etageDE is
  port (
    clk, RegWr : in std_logic;
    i_DE, WD_ER, pc_plus_4 : in std_logic_vector (31 downto 0);
    Op3_ER : in std_logic_vector (3 downto 0);
    RegSrc, immSrc : in std_logic_vector (1 downto 0);
    Reg1, Reg2, Op3_DE : out std_logic_vector (3 downto 0);
    Op1, Op2, extImm : out std_logic_vector (31 downto 0)
  );
 end entity;


architecture etageDE_arch of etageDE is
  signal sigOp1, sigOp2: std_logic_vector(3 downto 0);
begin
  bench: entity work.RegisterBank
    port map (
      s_reg_0 => sigOp1, 
      data_o_0 => Op1, 
      s_reg_1 => sigOp2, 
      data_o_1 => Op2, 
      dest_reg => Op3_ER, 
      data_i => WD_ER, 
      pc_in => pc_plus_4, 
      wr_reg => RegWr, 
      clk => clk
    );

  sigOp1 <= 
    "1111" when RegSrc(0) = '1' else
    i_DE(19 downto 16) when RegSrc(0) = '0' else
    (others => '0');

  sigOp2 <= 
    i_DE(15 downto 12) when RegSrc(0) = '1' else
    i_DE(3 downto 0) when RegSrc(0) = '0' else
    (others => '0');

  Op3_DE <= i_DE(15 downto 12);

  Reg1 <= sigOp1;
  Reg2 <= sigOp2;

  ext: entity work.extension 
    port map(i_DE(23 downto 0), immSrc, extImm);


end architecture;

-- -------------------------------------------------

 -- Etage EX

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

entity etageEX is
  port (
    Op1_EX, Op2_Ex, ExtImm_EX, Res_fwd_ME, Res_fwd_ER : std_logic_vector (31 downto 0);
    
  );
end entity
-- -------------------------------------------------

-- -- Etage ME

-- LIBRARY IEEE;
-- USE IEEE.STD_LOGIC_1164.ALL;
-- USE IEEE.NUMERIC_STD.ALL;

-- entity etageME is
-- end entity
-- -------------------------------------------------

-- -- Etage ER

-- LIBRARY IEEE;
-- USE IEEE.STD_LOGIC_1164.ALL;
-- USE IEEE.NUMERIC_STD.ALL;

-- entity etageER is
-- end entity
