;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	ADD 210, 30
	SLT 372, 800
	DJN -127, 100
	SUB @121, 103
	CMP @-107, 106
	SUB @-127, 100
	SUB #72, @200
	SUB @12, @10
	CMP -7, -120
	SUB @12, @10
	SUB @121, 103
	SUB @121, 103
	JMP -7, @-20
	CMP #537, <80
	SUB 12, @10
	CMP @-127, 100
	SUB #537, <80
	CMP @-127, 100
	SUB -7, <-20
	CMP @-127, 100
	CMP @-127, 100
	SUB #72, @220
	JMP -1, @-20
	CMP 27, <-10
	SUB @127, 106
	ADD -1, <-20
	SUB @-127, 100
	DAT #27, <-10
	JMP @72, #220
	SUB @-127, 100
	SUB @121, 103
	JMP <27, <-10
	JMP @72, #220
	SUB @127, 106
	JMP 12, <10
	SUB #72, @200
	SUB #72, @200
	SUB @-127, 100
	SUB @12, @10
	SUB @12, @10
	JMN -1, @-20
	SUB -7, <-20
	SPL 10, -60
	CMP -207, <-120
	SUB #72, @220
	ADD -210, 61
	SUB 27, -10
	SPL 10, -60
	SPL 10, -60
	SPL 10, -60
	SLT 701, -16
