
20. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0_ignore_call9' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1071$946'.
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0_ignore_call117' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1067$942'.
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0_ignore_call113' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1063$938'.
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1059$934'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_subdone' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:971$928'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001_ignoreCallOp16' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:967$922'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001_ignoreCallOp134' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:963$916'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001_ignoreCallOp125' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:959$910'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:955$904'.
No latch inferred for signal `\myproject.\ap_NS_fsm' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:889$887'.
No latch inferred for signal `\myproject.\layer5_out_2_V_ap_vld' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:881$881'.
No latch inferred for signal `\myproject.\layer5_out_1_V_ap_vld' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:873$875'.
No latch inferred for signal `\myproject.\layer5_out_0_V_ap_vld' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:865$869'.
No latch inferred for signal `\myproject.\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_ce' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:857$857'.
No latch inferred for signal `\myproject.\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ce' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:849$833'.
No latch inferred for signal `\myproject.\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_start' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:841$825'.
No latch inferred for signal `\myproject.\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_ce' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:833$805'.
No latch inferred for signal `\myproject.\dense_input_V_in_sig' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:825$803'.
No latch inferred for signal `\myproject.\dense_input_V_blk_n' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:817$795'.
No latch inferred for signal `\myproject.\dense_input_V_ap_vld_in_sig' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:809$793'.
No latch inferred for signal `\myproject.\ap_reset_idle_pp0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:801$789'.
No latch inferred for signal `\myproject.\ap_ready' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:793$783'.
No latch inferred for signal `\myproject.\ap_idle_pp0_1to2' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:785$779'.
No latch inferred for signal `\myproject.\ap_idle_pp0_0to1' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:777$775'.
No latch inferred for signal `\myproject.\ap_idle_pp0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:769$769'.
No latch inferred for signal `\myproject.\ap_idle' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:761$763'.
No latch inferred for signal `\myproject.\ap_enable_reg_pp0_iter0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:753$761'.
No latch inferred for signal `\myproject.\ap_done' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:745$755'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_block_state1_pp0_stage0_iter0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:380$1264'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_block_pp0_stage0_subdone' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:376$1258'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_block_pp0_stage0_11001' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:372$1254'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_NS_fsm' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:349$1249'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\invert_table2_ce0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:341$1241'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_table1_ce2' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:333$1233'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_table1_ce1' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:325$1225'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_table1_ce0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:317$1217'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_reset_idle_pp0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:309$1213'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_ready' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:301$1205'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_idle_pp0_0to1' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:293$1201'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_idle_pp0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:285$1195'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_idle' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:277$1189'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_done' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:269$1175'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_NS_fsm' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:931$574'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_603_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:917$565'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_603_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:899$558'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_602_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:887$550'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_602_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:871$544'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_601_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:855$538'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_601_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:839$532'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_600_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:823$526'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_600_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:807$520'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_599_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:793$513'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_599_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:777$507'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_598_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:763$500'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_598_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:747$494'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_597_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:731$488'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_597_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:715$482'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_596_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:703$474'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_596_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:687$468'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_595_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:671$462'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_595_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:655$456'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_594_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:639$450'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_594_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:623$444'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_593_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:607$438'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_593_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:591$432'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_592_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:577$425'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_592_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:561$419'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_ready' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:553$415'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_idle' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:545$411'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_done' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:537$403'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_NS_fsm' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:995$267'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_305_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:979$261'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_305_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:963$255'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_304_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:947$249'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_304_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:931$243'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_303_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$238'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_303_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:903$233'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_302_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:887$227'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_302_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:871$221'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_301_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:855$215'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_301_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:841$208'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_300_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:825$202'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_300_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:809$196'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_299_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:793$190'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_299_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:777$184'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_298_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:763$179'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_298_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:749$174'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_297_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:733$168'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_297_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:717$162'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_296_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:701$156'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_296_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:685$150'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_295_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:671$145'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_295_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:657$140'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_294_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:643$135'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_294_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:631$129'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_293_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:617$124'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_293_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:603$119'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_292_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:589$114'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_292_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:575$109'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_291_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:561$104'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_291_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:547$99'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_290_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:531$93'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_290_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:515$87'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_ready' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:507$83'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_idle' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:499$79'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_done' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:491$71'.
