5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate9.1.vcd -o generate9.1.cdd -v generate9.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate9.1.v 1 39 1
2 1 26 8000c 1 3d 121002 0 0 1 34 2 $u2
1 A 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
4 1 0 0
3 1 main.$u2 "main.$u2" generate9.1.v 0 28 1
2 2 27 10009 1 3b 131002 0 0 1 34 2 foo_task
4 2 0 0
3 1 main.$u3 "main.$u3" generate9.1.v 0 37 1
3 3 main.foo_task "main.foo_task" generate9.1.v 16 23 1
2 3 18 6000a 1 3d 131002 0 0 1 34 2 $u1
1 x 17 83000a 1 0 0 0 1 33 1002
4 3 0 0
3 1 main.foo_task.$u1 "main.foo_task.$u1" generate9.1.v 0 22 1
2 4 19 c000f 1 0 20008 0 0 1 36 1
2 5 19 80008 0 1 400 0 0 x
2 6 19 8000f 1 37 1100a 4 5
2 7 20 9000a 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 8 20 8000a 2 2c 22000a 7 0 32 34 aa aa aa aa aa aa aa aa
2 9 21 c000f 1 0 20004 0 0 1 36 0
2 10 21 80008 0 1 400 0 0 x
2 11 21 8000f 1 37 6 9 10
4 11 0 0
4 8 11 0
4 6 8 8
