INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:00:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 buffer21/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 2.573ns (26.382%)  route 7.180ns (73.618%))
  Logic Levels:           25  (CARRY4=7 LUT2=5 LUT3=4 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2873, unset)         0.508     0.508    buffer21/control/clk
    SLICE_X94Y89         FDRE                                         r  buffer21/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer21/control/fullReg_reg/Q
                         net (fo=72, routed)          0.465     1.227    buffer21/control/fullReg_reg_0
    SLICE_X97Y91         LUT3 (Prop_lut3_I1_O)        0.043     1.270 r  buffer21/control/Memory[0][6]_i_2/O
                         net (fo=15, routed)          0.514     1.785    buffer21/control/dataReg_reg[5]
    SLICE_X97Y91         LUT6 (Prop_lut6_I0_O)        0.043     1.828 r  buffer21/control/result0_i_1/O
                         net (fo=1, routed)           0.173     2.000    cmpi2/DI[1]
    SLICE_X97Y92         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.254     2.254 r  cmpi2/result0/CO[2]
                         net (fo=33, routed)          0.345     2.599    control_merge0/tehb/control/CO[0]
    SLICE_X94Y94         LUT6 (Prop_lut6_I1_O)        0.123     2.722 f  control_merge0/tehb/control/fullReg_i_2__8/O
                         net (fo=5, routed)           0.322     3.044    control_merge0/tehb/control/fullReg_i_2__8_n_0
    SLICE_X93Y93         LUT2 (Prop_lut2_I0_O)        0.043     3.087 f  control_merge0/tehb/control/transmitValue_i_2__46/O
                         net (fo=10, routed)          0.459     3.546    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X90Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.589 f  control_merge1/tehb/control/fullReg_i_3__13/O
                         net (fo=4, routed)           0.240     3.829    control_merge1/tehb/control/fullReg_reg_4
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.043     3.872 f  control_merge1/tehb/control/transmitValue_i_2__44/O
                         net (fo=16, routed)          0.228     4.100    fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2
    SLICE_X91Y85         LUT2 (Prop_lut2_I1_O)        0.054     4.154 r  fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_3/O
                         net (fo=1, routed)           0.171     4.325    buffer10/control/fork14_outs_2_valid
    SLICE_X89Y85         LUT6 (Prop_lut6_I1_O)        0.131     4.456 r  buffer10/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=62, routed)          0.373     4.829    addf0/operator/p_2_in
    SLICE_X89Y79         LUT6 (Prop_lut6_I4_O)        0.043     4.872 f  addf0/operator/dataReg[24]_i_1/O
                         net (fo=2, routed)           0.227     5.099    buffer11/control/D[2]
    SLICE_X88Y78         LUT3 (Prop_lut3_I0_O)        0.043     5.142 f  buffer11/control/ltOp_carry__2_i_21/O
                         net (fo=9, routed)           0.475     5.617    buffer11/control/dataReg_reg[31][1]
    SLICE_X93Y79         LUT4 (Prop_lut4_I0_O)        0.043     5.660 f  buffer11/control/level4_c1[24]_i_7/O
                         net (fo=2, routed)           0.382     6.042    buffer11/control/level4_c1[24]_i_7_n_0
    SLICE_X95Y77         LUT6 (Prop_lut6_I4_O)        0.043     6.085 r  buffer11/control/level4_c1[24]_i_4/O
                         net (fo=57, routed)          0.483     6.568    buffer11/control/dataReg_reg[27]
    SLICE_X97Y74         LUT3 (Prop_lut3_I1_O)        0.049     6.617 r  buffer11/control/level4_c1[9]_i_3/O
                         net (fo=5, routed)           0.320     6.937    mulf0/operator/RoundingAdder/X[1]
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.129     7.066 r  mulf0/operator/RoundingAdder/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.066    addf0/operator/S[3]
    SLICE_X100Y73        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.253 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.253    addf0/operator/ltOp_carry_n_0
    SLICE_X100Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.302 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.007     7.308    addf0/operator/ltOp_carry__0_n_0
    SLICE_X100Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.357 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.357    addf0/operator/ltOp_carry__1_n_0
    SLICE_X100Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.406 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.406    addf0/operator/ltOp_carry__2_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.533 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=94, routed)          0.347     7.880    addf0/operator/CO[0]
    SLICE_X100Y78        LUT2 (Prop_lut2_I0_O)        0.130     8.010 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.292     8.303    addf0/operator/p_1_in_1[0]
    SLICE_X101Y78        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     8.603 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.610     9.212    addf0/operator/RightShifterComponent/O[3]
    SLICE_X102Y78        LUT6 (Prop_lut6_I0_O)        0.120     9.332 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.160     9.493    addf0/operator/RightShifterComponent/ps_c1[4]_i_2_n_0
    SLICE_X102Y78        LUT3 (Prop_lut3_I0_O)        0.048     9.541 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_1/O
                         net (fo=21, routed)          0.306     9.847    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X103Y76        LUT2 (Prop_lut2_I0_O)        0.133     9.980 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.281    10.261    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X103Y74        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=2873, unset)         0.483    12.183    addf0/operator/RightShifterComponent/clk
    SLICE_X103Y74        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X103Y74        FDRE (Setup_fdre_C_R)       -0.381    11.766    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  1.506    




