
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1

# Written on Wed Nov 18 17:33:24 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                            Requested     Requested     Clock        Clock                   Clock
Level     Clock                            Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------
0 -       m_ram|clk_r_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1     5    
                                                                                                                 
0 -       m_ram|clk_w_1_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     4    
=================================================================================================================


Clock Load Summary
******************

                                 Clock     Source               Clock Pin          Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                  Seq Example        Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------
m_ram|clk_r_inferred_clock       5         clk_r.OUT(and)       O_tri_enable.C     -                 -            
                                                                                                                  
m_ram|clk_w_1_inferred_clock     4         clk_w_1.OUT(and)     dato[3:0].CLK      -                 -            
==================================================================================================================
