#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('./simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('./simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('./simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('./simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('./simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('./simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('./simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('./simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('./simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('./simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('./simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('./simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('./simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('./simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('./simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('./simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('./simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('./simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('./simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('./simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('./simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('./simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('./simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('./simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('./simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('./simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('./simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('./simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('./simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('./simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('./simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('./simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('./simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('./simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('./simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('./simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('./simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('./simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('./simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('./simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('./simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('./simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('./simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('./simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('./simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('./simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('./simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('./simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('./simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('./simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('./simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('./simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('./simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('./simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('./simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('./simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('./simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('./simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('./simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('./simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('./simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('./simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('./simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('./simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('./simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('./simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('./simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('./simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('./simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('./simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('./simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('./simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('./simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('./simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('./simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('./simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('./simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('./simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('./simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('./simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('./simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('./simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('./simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('./simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('./simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('./simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('./simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('./simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('./simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('./simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('./simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('./simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('./simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('./simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('./simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('./simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('./simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('./simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: ./simv
 option[1]: /usr/cad/synopsys/vcs/cur/linux/bin/vcs1
 option[2]: -Mcc=gcc
 option[3]: -Mcplusplus=g++
 option[4]: -Masflags=--32
 option[5]: -Mcfl= -pipe -m32 -O -I/usr/cad/synopsys/vcs/cur/include 
 option[6]: -Mxcflags= -pipe -m32 -I/usr/cad/synopsys/vcs/cur/include
 option[7]: -Mldflags= -m32 -m32 -rdynamic 
 option[8]: -Mout=simv
 option[9]: -Mamsrun=
 option[10]: -Mvcsaceobjs=
 option[11]: -Mobjects= /usr/cad/synopsys/vcs/cur/linux/lib/libvirsim.so /usr/cad/synopsys/vcs/cur/linux/lib/liberrorinf.so /usr/cad/synopsys/vcs/cur/linux/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/cur/linux/lib/libvfs.so 
 option[12]: -Mexternalobj=
 option[13]: -Msaverestoreobj=/usr/cad/synopsys/vcs/cur/linux/lib/vcs_save_restore_new.o
 option[14]: -Mcrt0=
 option[15]: -Mcrtn=
 option[16]: -Mcsrc=
 option[17]: -Msyslibs=/usr/cad/synopsys/verdi/cur//share/PLI/VCS/LINUX/pli.a /usr/cad/synopsys/vcs/cur/linux/lib/ctype-stubs_32.a -ldl 
 option[18]: -debug_access
 option[19]: +vpi
 option[20]: +vcsd1
 option[21]: +itf+/usr/cad/synopsys/vcs/cur/linux/lib/vcsdp_lite.tab
 option[22]: +vcs+fsdbon
 option[23]: -picarchive
 option[24]: -P
 option[25]: /usr/cad/synopsys/verdi/cur//share/PLI/VCS/LINUX/verdi.tab
 option[26]: -fsdb
 option[27]: -gen_obj
 option[28]: -f
 option[29]: simlib_comp.vcs
 option[30]: ram/RAM_1PORT.v
 option[31]: test.v
 option[32]: -load
 option[33]: /usr/cad/synopsys/verdi/cur//share/PLI/VCS/LINUX/libnovas.so:FSDBDumpCmd
 option[34]: timescale=1ps/1ps
Chronologic Simulation VCS Release O-2018.09
Linux 3.10.0-1160.31.1.el7.x86_64 #1 SMP Thu Jun 10 13:32:12 UTC 2021 x86_64
CPU cores: 12
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		131072 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Cannot get runtime environment variables: environ is NULL
Runtime command line arguments:
argv[0]=./simv
160 profile - 100
          CPU/Mem usage: 0.090 sys,  0.240 user,  136.20M mem
161 Mon Aug  9 17:02:51 2021
162 pliAppInit
163 FSDB_GATE is set.
164 FSDB_RTL is set.
165 Enable Parallel Dumping.
166 pliAppMiscSet: New Sim Round
167 pliEntryInit
168 LIBSSCORE=found /usr/cad/synopsys/verdi/cur//share/PLI/lib/LINUX/libsscore_vcs201809.so through $NOVAS_HOME setting.
169 FSDB Dumper for VCS, Release Verdi_O-2018.09, Linux, 08/30/2018
170 (C) 1996 - 2018 by Synopsys, Inc.
171 FSDB_VCS_ENABLE_FAST_VC is enable
172 sps_call_fsdbDumpvars_vd_main at 0 : Unknown source file(0)
173 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
174 *Verdi* : Create FSDB file 'novas.fsdb'
175 compile option from '/home/DICS/M10912039/RISC-V/SingleCycle_RISC-V/fpga/simv.daidir/vcs_rebuild'.
176   "vcs '-f' 'simlib_comp.vcs' 'ram/RAM_1PORT.v' 'test.v' '+vcs+fsdbon' 2>&1"
177 [spi_vcs_vd_ppi_create_root]: no upf option
178 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
179 *Verdi* : Begin traversing the scopes, layer (0).
180 *Verdi* : End of traversing.
181 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.100 sys,  0.270 user,  231.17M mem
                   incr: 0.010 sys,  0.030 user,  8.76M mem
                   accu: 0.010 sys,  0.030 user,  8.76M mem
              accu incr: 0.010 sys,  0.030 user,  8.76M mem

          Count usage: 4867 var,  3354 idcode,  2776 callback
                 incr: 4867 var,  3354 idcode,  2776 callback
                 accu: 4867 var,  3354 idcode,  2776 callback
            accu incr: 4867 var,  3354 idcode,  2776 callback
182 Mon Aug  9 17:02:51 2021
183 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.100 sys,  0.270 user,  232.22M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.030 user,  9.81M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 4867 var,  3354 idcode,  2776 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 4867 var,  3354 idcode,  2776 callback
            accu incr: 0 var,  0 idcode,  0 callback
184 Mon Aug  9 17:02:51 2021
185 sps_call_fsdbDumpfile_main at 0 : test.v(9)
186 argv[0]: (./wave.fsdb)
187 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
188 *Verdi* : Create FSDB file './wave.fsdb'
189 compile option from '/home/DICS/M10912039/RISC-V/SingleCycle_RISC-V/fpga/simv.daidir/vcs_rebuild'.
190   "vcs '-f' 'simlib_comp.vcs' 'ram/RAM_1PORT.v' 'test.v' '+vcs+fsdbon' 2>&1"
191 sps_call_fsdbDumpvars_vd_main at 0 : test.v(10)
192 *Verdi* : Begin traversing the scopes, layer (0).
193 *Verdi* : End of traversing.
194 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.100 sys,  0.290 user,  238.45M mem
                   incr: 0.000 sys,  0.020 user,  0.00M mem
                   accu: 0.000 sys,  0.020 user,  0.00M mem
              accu incr: 0.000 sys,  0.020 user,  0.00M mem

          Count usage: 9734 var,  3354 idcode,  2776 callback
                 incr: 4867 var,  0 idcode,  0 callback
                 accu: 4867 var,  0 idcode,  0 callback
            accu incr: 4867 var,  0 idcode,  0 callback
195 Mon Aug  9 17:02:51 2021
196 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.100 sys,  0.290 user,  238.45M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.020 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 9734 var,  3354 idcode,  2776 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 4867 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
197 Mon Aug  9 17:02:51 2021
198 sps_call_fsdbDumpMDA_vd_main at 0 : test.v(11)
199 *Verdi* : Begin traversing the MDAs, layer (0).
200 *Verdi* : Enable +mda and +packedmda dumping.
201 *Verdi* : End of traversing the MDAs.
202 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.110 sys,  0.300 user,  241.65M mem
                   incr: 0.010 sys,  0.010 user,  3.20M mem
                   accu: 0.010 sys,  0.010 user,  3.20M mem
              accu incr: 0.010 sys,  0.010 user,  3.20M mem

          Count usage: 75568 var,  69188 idcode,  2796 callback
                 incr: 65834 var,  65834 idcode,  20 callback
                 accu: 65834 var,  65834 idcode,  20 callback
            accu incr: 65834 var,  65834 idcode,  20 callback
203 Mon Aug  9 17:02:51 2021
204 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.110 sys,  0.310 user,  244.79M mem
                   incr: 0.000 sys,  0.010 user,  3.13M mem
                   accu: 0.010 sys,  0.020 user,  6.33M mem
              accu incr: 0.000 sys,  0.010 user,  3.13M mem

          Count usage: 75568 var,  69188 idcode,  2796 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 65834 var,  65834 idcode,  20 callback
            accu incr: 0 var,  0 idcode,  0 callback
205 Mon Aug  9 17:02:51 2021
206 End of simulation at 400
207 Mon Aug  9 17:02:51 2021
208 Begin FSDB profile info:
209 FSDB Writer : bc1(2937) bcn(69137) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.024689) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
210 End FSDB profile info
211 Begin FSDB profile info:
212 FSDB Writer : bc1(0) bcn(0) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.008370) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
213 End FSDB profile info
214 Parallel profile    -  Flush:5 Expand:0 ProduceWait:0 ConsumerWait:0 BlockUsed:0
215                        ProduceTime:0.465530478 ConsumerTime:0.000000000 Buffer:64MB
216 SimExit
217 Sim process exit
