# ğŸ’¡ Logic Design 2DI4 â€“ Lab Reports

This repository contains a collection of completed lab assignments from the **Logic Design (ELECENG 2DI4)** course at McMaster University. Each lab explores foundational concepts in digital logic through hands-on implementation with circuits, HDL (Verilog), and testing on hardware such as CPLDs and FPGAs.

## ğŸ“ Lab Summaries

### ğŸ”¹ [Lab 1 â€“ Logic Gates & Combinational Circuits](./2DI4_Lab1.pdf)

- **Topics Covered:**
  - CMOS logic level analysis using oscilloscope
  - NAND gate behavior and thresholds
  - Building expressions and truth tables for complex logic functions
  - Logical equivalence, XOR as a "controllable inverter"
  - Parity generator and equality detection circuits
  - Oscillator delay analysis using SN74HC00

---

### ğŸ”¹ [Lab 2 â€“ Adders, Multiplexers & 7-Segment Displays](./2Di4_Lab2.pdf)

- **Topics Covered:**
  - Boolean minimization using Karnaugh Maps
  - NAND-only implementation
  - 4:1 Multiplexer circuit
  - Half Adder and Full Adder implementation and testing
  - Ripple Carry Adder and CD74HC283 parallel adder
  - Adder/Subtractor using XOR logic
  - BCD to 7-Segment Display Decoder
  - Integration of arithmetic circuits with display logic

---

### ğŸ”¹ [Lab 3 â€“ Decoders & Verilog HDL](./2DI4_Lab3%20.pdf)

- **Topics Covered:**
  - 3-to-8 Line Decoder using SN74HC138
  - Full Adder implementation with 3:8 decoder logic
  - HDL implementation of decoder in Verilog (Quartus II)
  - Pin assignment and simulation
  - (Bonus) Functional simulation of a Lamp Controller with waveform analysis

---

### ğŸ”¹ [Lab 4 â€“ Registers, Counters & EEPROM](./2DI4_Lab4.pdf)

- **Topics Covered:**
  - Register design and circular shift using JK/D flip-flops
  - Synchronous counter with MAX10 FPGA
  - EEPROM access timing and memory interaction
  - HDL simulation of shift register (bonus)

---

## ğŸ§  Credits

These labs were completed by:

- **Abaan Khan**  
- **Mustafa Shahid**  

---
