
*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /Xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1523.258 ; gain = 417.969
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/7e62f61d/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/7e62f61d/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.xdc] for cell 'i_system_wrapper/system_i/axi_dma_0/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1.xdc] for cell 'i_system_wrapper/system_i/axi_dma_0/U0'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_1_1/system_axi_dma_1_1.xdc] for cell 'i_system_wrapper/system_i/axi_dma_1/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_1_1/system_axi_dma_1_1.xdc] for cell 'i_system_wrapper/system_i/axi_dma_1/U0'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/constrs_1/new/system_top.xdc]
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/constrs_1/new/system_top.xdc]
Parsing XDC File [/Xilinx/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/Xilinx/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_dma_0/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_0_1/system_axi_dma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_dma_0/U0'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_1_1/system_axi_dma_1_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_dma_1/U0'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_dma_1_1/system_axi_dma_1_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_dma_1/U0'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1523.258 ; gain = 776.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1524.262 ; gain = 1.000

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dfa80291

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1524.262 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 992 cells.
Phase 2 Constant Propagation | Checksum: 1b1c1cab5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1524.262 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4081 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1971 unconnected cells.
Phase 3 Sweep | Checksum: 4d8696f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 4d8696f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1524.262 ; gain = 0.000
Implement Debug Cores | Checksum: 14d57543e
Logic Optimization | Checksum: 14d57543e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 105 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 187 newly gated: 1 Total Ports: 210
Number of Flops added for Enable Generation: 40

Ending PowerOpt Patch Enables Task | Checksum: 7c1f20e0

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1761.957 ; gain = 0.000
Ending Power Optimization Task | Checksum: 7c1f20e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1761.957 ; gain = 237.695
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1761.957 ; gain = 238.695
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1761.961 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 65e9f262

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1761.961 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1761.961 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1761.961 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 38eb0839

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1761.961 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 38eb0839

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1761.961 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 38eb0839

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1761.961 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 855da759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 855da759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 38eb0839

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.969 ; gain = 24.008
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 38eb0839

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 38eb0839

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: b521dd69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101947c89

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1457c95ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 17f332c47

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 15159e642

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 2.1.6.1 Place Init Design | Checksum: 1612a79b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1612a79b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1612a79b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1612a79b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 2.1 Placer Initialization Core | Checksum: 1612a79b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 2 Placer Initialization | Checksum: 1612a79b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: b01addab

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: b01addab

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1ce754a4d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:03 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12321e85f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 155e34618

Time (s): cpu = 00:01:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1785.969 ; gain = 24.008

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1a4262c53

Time (s): cpu = 00:01:57 ; elapsed = 00:01:05 . Memory (MB): peak = 1785.969 ; gain = 24.008
Phase 4.5 Commit Small Macros & Core Logic | Checksum: e4974978

Time (s): cpu = 00:02:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1809.980 ; gain = 48.020

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: e4974978

Time (s): cpu = 00:02:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1809.980 ; gain = 48.020
Phase 4 Detail Placement | Checksum: e4974978

Time (s): cpu = 00:02:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1809.980 ; gain = 48.020

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15e86da58

Time (s): cpu = 00:02:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1809.980 ; gain = 48.020

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 10e72a503

Time (s): cpu = 00:02:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1809.980 ; gain = 48.020
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.594. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 10e72a503

Time (s): cpu = 00:02:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1809.980 ; gain = 48.020
Phase 5.2 Post Placement Optimization | Checksum: 10e72a503

Time (s): cpu = 00:02:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1809.980 ; gain = 48.020

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 10e72a503

Time (s): cpu = 00:02:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1809.980 ; gain = 48.020

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 10e72a503

Time (s): cpu = 00:02:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1809.980 ; gain = 48.020
Phase 5.4 Placer Reporting | Checksum: 10e72a503

Time (s): cpu = 00:02:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1809.980 ; gain = 48.020

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1cbb4f4e2

Time (s): cpu = 00:02:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1809.980 ; gain = 48.020
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1cbb4f4e2

Time (s): cpu = 00:02:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1809.980 ; gain = 48.020
Ending Placer Task | Checksum: 1ba25885f

Time (s): cpu = 00:02:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1809.980 ; gain = 48.020
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1809.980 ; gain = 48.020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.984 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.984 ; gain = 0.004
report_utilization: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1809.984 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d160a7af

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1838.652 ; gain = 28.668

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d160a7af

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1841.465 ; gain = 31.480
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 128f19924

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 1898.949 ; gain = 88.965
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.627  | TNS=0      | WHS=-0.23  | THS=-330   |

Phase 2 Router Initialization | Checksum: 128f19924

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16069cd9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2633
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e0e381f5

Time (s): cpu = 00:01:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1898.949 ; gain = 88.965
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.306  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 62b19fe7

Time (s): cpu = 00:01:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 10af607ce

Time (s): cpu = 00:01:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1898.949 ; gain = 88.965
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.306  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1898.949 ; gain = 88.965
Phase 4 Rip-up And Reroute | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1898.949 ; gain = 88.965
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.421  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1898.949 ; gain = 88.965
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.421  | TNS=0      | WHS=0.014  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.85969 %
  Global Horizontal Routing Utilization  = 9.55003 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14f9f4a7e

Time (s): cpu = 00:01:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 161bb4d66

Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1898.949 ; gain = 88.965

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.421  | TNS=0      | WHS=0.014  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 161bb4d66

Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1898.949 ; gain = 88.965
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 161bb4d66

Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1898.949 ; gain = 88.965

Routing Is Done.

Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1898.949 ; gain = 88.965
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1898.949 ; gain = 88.965
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1898.953 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.953 ; gain = 0.004
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /Xilinx/hdl/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1957.340 ; gain = 25.086
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1988.348 ; gain = 31.008
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 9 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2347.117 ; gain = 357.098
INFO: [Common 17-206] Exiting Vivado at Mon Sep 14 03:32:07 2015...
