*
*---- act defproc: cell::g_vl0n3ax0<> -----
* raw ports:  in[0] in[1] in[2] out
*
.subckt _8_8cell_8_8g_vl0n3ax0 in_20_3 in_21_3 in_22_3 out
*.PININFO in_20_3:I in_21_3:I in_22_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (combinational)
*
* --- end node flags ---
*
M0_ #3 in_20_3 GND GND nch W=0.15U L=0.06U
M1_ #2 in_21_3 #3 GND nch W=0.15U L=0.06U
M2_ out in_22_3 #2 GND nch W=0.15U L=0.06U
.ends
*---- end of process: g_vl0n3ax0<> -----
.subckt foo
xcpx0 en de a1 __d0 _8_8cell_8_8g_vl0n3ax0
.ends
