{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702704800855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702704800856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 12:33:20 2023 " "Processing started: Sat Dec 16 12:33:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702704800856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702704800856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702704800856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702704801329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702704801330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702704810445 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702704810445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702704810445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702704810451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE alu.vhd(65) " "VHDL Process Statement warning at alu.vhd(65): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810465 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(68) " "VHDL Process Statement warning at alu.vhd(68): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810465 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_B alu.vhd(68) " "VHDL Process Statement warning at alu.vhd(68): signal \"OPERAND_11_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810465 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(69) " "VHDL Process Statement warning at alu.vhd(69): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810465 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_B alu.vhd(69) " "VHDL Process Statement warning at alu.vhd(69): signal \"OPERAND_12_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810465 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(70) " "VHDL Process Statement warning at alu.vhd(70): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810465 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_B alu.vhd(70) " "VHDL Process Statement warning at alu.vhd(70): signal \"OPERAND_21_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(71) " "VHDL Process Statement warning at alu.vhd(71): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_B alu.vhd(71) " "VHDL Process Statement warning at alu.vhd(71): signal \"OPERAND_22_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(74) " "VHDL Process Statement warning at alu.vhd(74): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_B alu.vhd(74) " "VHDL Process Statement warning at alu.vhd(74): signal \"OPERAND_11_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(75) " "VHDL Process Statement warning at alu.vhd(75): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_B alu.vhd(75) " "VHDL Process Statement warning at alu.vhd(75): signal \"OPERAND_12_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(76) " "VHDL Process Statement warning at alu.vhd(76): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_B alu.vhd(76) " "VHDL Process Statement warning at alu.vhd(76): signal \"OPERAND_21_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(77) " "VHDL Process Statement warning at alu.vhd(77): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_B alu.vhd(77) " "VHDL Process Statement warning at alu.vhd(77): signal \"OPERAND_22_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(80) " "VHDL Process Statement warning at alu.vhd(80): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(81) " "VHDL Process Statement warning at alu.vhd(81): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(82) " "VHDL Process Statement warning at alu.vhd(82): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(83) " "VHDL Process Statement warning at alu.vhd(83): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(86) " "VHDL Process Statement warning at alu.vhd(86): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(87) " "VHDL Process Statement warning at alu.vhd(87): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810466 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(88) " "VHDL Process Statement warning at alu.vhd(88): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(89) " "VHDL Process Statement warning at alu.vhd(89): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(92) " "VHDL Process Statement warning at alu.vhd(92): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(93) " "VHDL Process Statement warning at alu.vhd(93): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(94) " "VHDL Process Statement warning at alu.vhd(94): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(95) " "VHDL Process Statement warning at alu.vhd(95): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(98) " "VHDL Process Statement warning at alu.vhd(98): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(100) " "VHDL Process Statement warning at alu.vhd(100): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(101) " "VHDL Process Statement warning at alu.vhd(101): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(104) " "VHDL Process Statement warning at alu.vhd(104): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(105) " "VHDL Process Statement warning at alu.vhd(105): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(106) " "VHDL Process Statement warning at alu.vhd(106): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(107) " "VHDL Process Statement warning at alu.vhd(107): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810467 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(110) " "VHDL Process Statement warning at alu.vhd(110): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_B alu.vhd(110) " "VHDL Process Statement warning at alu.vhd(110): signal \"OPERAND_11_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(110) " "VHDL Process Statement warning at alu.vhd(110): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_B alu.vhd(110) " "VHDL Process Statement warning at alu.vhd(110): signal \"OPERAND_21_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_A alu.vhd(111) " "VHDL Process Statement warning at alu.vhd(111): signal \"OPERAND_11_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_B alu.vhd(111) " "VHDL Process Statement warning at alu.vhd(111): signal \"OPERAND_12_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_A alu.vhd(111) " "VHDL Process Statement warning at alu.vhd(111): signal \"OPERAND_12_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_B alu.vhd(111) " "VHDL Process Statement warning at alu.vhd(111): signal \"OPERAND_22_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_11_B alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"OPERAND_11_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_B alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"OPERAND_21_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_21_A alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"OPERAND_21_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_12_B alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"OPERAND_12_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810468 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_A alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"OPERAND_22_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810469 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPERAND_22_B alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"OPERAND_22_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702704810469 "|ALU"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702704811387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702704812022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702704812022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[0\] " "No output dependent on input pin \"PRG_CNT\[0\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[1\] " "No output dependent on input pin \"PRG_CNT\[1\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[2\] " "No output dependent on input pin \"PRG_CNT\[2\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[3\] " "No output dependent on input pin \"PRG_CNT\[3\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[4\] " "No output dependent on input pin \"PRG_CNT\[4\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[5\] " "No output dependent on input pin \"PRG_CNT\[5\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[6\] " "No output dependent on input pin \"PRG_CNT\[6\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[7\] " "No output dependent on input pin \"PRG_CNT\[7\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[8\] " "No output dependent on input pin \"PRG_CNT\[8\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[9\] " "No output dependent on input pin \"PRG_CNT\[9\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[10\] " "No output dependent on input pin \"PRG_CNT\[10\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[11\] " "No output dependent on input pin \"PRG_CNT\[11\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[12\] " "No output dependent on input pin \"PRG_CNT\[12\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[13\] " "No output dependent on input pin \"PRG_CNT\[13\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[14\] " "No output dependent on input pin \"PRG_CNT\[14\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[15\] " "No output dependent on input pin \"PRG_CNT\[15\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[16\] " "No output dependent on input pin \"PRG_CNT\[16\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[17\] " "No output dependent on input pin \"PRG_CNT\[17\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[18\] " "No output dependent on input pin \"PRG_CNT\[18\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[19\] " "No output dependent on input pin \"PRG_CNT\[19\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[20\] " "No output dependent on input pin \"PRG_CNT\[20\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[21\] " "No output dependent on input pin \"PRG_CNT\[21\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[22\] " "No output dependent on input pin \"PRG_CNT\[22\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[23\] " "No output dependent on input pin \"PRG_CNT\[23\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[24\] " "No output dependent on input pin \"PRG_CNT\[24\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[25\] " "No output dependent on input pin \"PRG_CNT\[25\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[26\] " "No output dependent on input pin \"PRG_CNT\[26\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[27\] " "No output dependent on input pin \"PRG_CNT\[27\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[28\] " "No output dependent on input pin \"PRG_CNT\[28\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[29\] " "No output dependent on input pin \"PRG_CNT\[29\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[30\] " "No output dependent on input pin \"PRG_CNT\[30\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[31\] " "No output dependent on input pin \"PRG_CNT\[31\]\"" {  } { { "alu.vhd" "" { Text "C:/Users/Evandita/Documents/GitHub/Proyek-Akhir-PSD-Kelompok-BP06/alu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702704812276 "|ALU|PRG_CNT[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702704812276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "261 " "Implemented 261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702704812281 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702704812281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702704812281 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702704812281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702704812281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702704812312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 12:33:32 2023 " "Processing ended: Sat Dec 16 12:33:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702704812312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702704812312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702704812312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702704812312 ""}
