;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMZ <120, 2
	SUB -207, <-120
	DJN -2, @-30
	MOV -11, <-20
	SUB @-127, 100
	SUB #72, @200
	ADD -1, <-20
	SPL 210, 4
	SUB @12, @10
	ADD 121, 100
	CMP -1, <-2
	SUB -207, <-120
	SUB 12, @10
	ADD 121, 100
	SUB -207, <-120
	CMP @-127, 100
	JMZ 0, #0
	MOV -11, <-20
	SUB @-127, 100
	SUB @121, @106
	MOV -11, <-20
	SUB #12, @20
	SUB 12, 1
	SUB #12, @20
	CMP -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	CMP @-127, 100
	JMN 0, <402
	SPL 0, <402
	SUB @121, 103
	MOV -11, <-20
	ADD 210, 60
	SUB @121, 103
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 210, 0
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP @12, @10
