initSidebarItems({"mod":[["cfg","Port configuration register"],["cfg_in","Port input buffer configuration register"],["cfg_in_autolvl","Port input buffer AUTOLVL configuration register"],["cfg_out","Port output buffer configuration register"],["cfg_sio","Port SIO configuration register"],["in_","Port input state register"],["intr","Port interrupt status register"],["intr_cfg","Port interrupt configuration register"],["intr_mask","Port interrupt mask register"],["intr_masked","Port interrupt masked status register"],["intr_set","Port interrupt set register"],["out","Port output data register"],["out_clr","Port output data clear register"],["out_inv","Port output data invert register"],["out_set","Port output data set register"]],"type":[["CFG","CFG register accessor: an alias for `Reg<CFG_SPEC>`"],["CFG_IN","CFG_IN register accessor: an alias for `Reg<CFG_IN_SPEC>`"],["CFG_IN_AUTOLVL","CFG_IN_AUTOLVL register accessor: an alias for `Reg<CFG_IN_AUTOLVL_SPEC>`"],["CFG_OUT","CFG_OUT register accessor: an alias for `Reg<CFG_OUT_SPEC>`"],["CFG_SIO","CFG_SIO register accessor: an alias for `Reg<CFG_SIO_SPEC>`"],["IN","IN register accessor: an alias for `Reg<IN_SPEC>`"],["INTR","INTR register accessor: an alias for `Reg<INTR_SPEC>`"],["INTR_CFG","INTR_CFG register accessor: an alias for `Reg<INTR_CFG_SPEC>`"],["INTR_MASK","INTR_MASK register accessor: an alias for `Reg<INTR_MASK_SPEC>`"],["INTR_MASKED","INTR_MASKED register accessor: an alias for `Reg<INTR_MASKED_SPEC>`"],["INTR_SET","INTR_SET register accessor: an alias for `Reg<INTR_SET_SPEC>`"],["OUT","OUT register accessor: an alias for `Reg<OUT_SPEC>`"],["OUT_CLR","OUT_CLR register accessor: an alias for `Reg<OUT_CLR_SPEC>`"],["OUT_INV","OUT_INV register accessor: an alias for `Reg<OUT_INV_SPEC>`"],["OUT_SET","OUT_SET register accessor: an alias for `Reg<OUT_SET_SPEC>`"]]});