# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name Dense_Buf1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1 \
    op interface \
    ports { Dense_Buf1_address0 { O 17 vector } Dense_Buf1_ce0 { O 1 bit } Dense_Buf1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name Dense_Buf1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1_1 \
    op interface \
    ports { Dense_Buf1_1_address0 { O 17 vector } Dense_Buf1_1_ce0 { O 1 bit } Dense_Buf1_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 252 \
    name Dense_Buf1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1_2 \
    op interface \
    ports { Dense_Buf1_2_address0 { O 17 vector } Dense_Buf1_2_ce0 { O 1 bit } Dense_Buf1_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 253 \
    name Dense_Buf1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1_3 \
    op interface \
    ports { Dense_Buf1_3_address0 { O 17 vector } Dense_Buf1_3_ce0 { O 1 bit } Dense_Buf1_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 254 \
    name Dense_Buf1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1_4 \
    op interface \
    ports { Dense_Buf1_4_address0 { O 17 vector } Dense_Buf1_4_ce0 { O 1 bit } Dense_Buf1_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 255 \
    name Dense_Buf1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1_5 \
    op interface \
    ports { Dense_Buf1_5_address0 { O 17 vector } Dense_Buf1_5_ce0 { O 1 bit } Dense_Buf1_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 256 \
    name Dense_Buf1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1_6 \
    op interface \
    ports { Dense_Buf1_6_address0 { O 17 vector } Dense_Buf1_6_ce0 { O 1 bit } Dense_Buf1_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 257 \
    name Dense_Buf1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Dense_Buf1_7 \
    op interface \
    ports { Dense_Buf1_7_address0 { O 17 vector } Dense_Buf1_7_ce0 { O 1 bit } Dense_Buf1_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Dense_Buf1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 258 \
    name Out_Buf1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1 \
    op interface \
    ports { Out_Buf1_address1 { O 13 vector } Out_Buf1_ce1 { O 1 bit } Out_Buf1_we1 { O 1 bit } Out_Buf1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 259 \
    name Out_Buf1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1_8 \
    op interface \
    ports { Out_Buf1_8_address1 { O 13 vector } Out_Buf1_8_ce1 { O 1 bit } Out_Buf1_8_we1 { O 1 bit } Out_Buf1_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 260 \
    name Out_Buf1_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1_9 \
    op interface \
    ports { Out_Buf1_9_address1 { O 13 vector } Out_Buf1_9_ce1 { O 1 bit } Out_Buf1_9_we1 { O 1 bit } Out_Buf1_9_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 261 \
    name Out_Buf1_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1_10 \
    op interface \
    ports { Out_Buf1_10_address1 { O 13 vector } Out_Buf1_10_ce1 { O 1 bit } Out_Buf1_10_we1 { O 1 bit } Out_Buf1_10_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 262 \
    name Out_Buf1_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1_11 \
    op interface \
    ports { Out_Buf1_11_address1 { O 13 vector } Out_Buf1_11_ce1 { O 1 bit } Out_Buf1_11_we1 { O 1 bit } Out_Buf1_11_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 263 \
    name Out_Buf1_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1_12 \
    op interface \
    ports { Out_Buf1_12_address1 { O 13 vector } Out_Buf1_12_ce1 { O 1 bit } Out_Buf1_12_we1 { O 1 bit } Out_Buf1_12_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 264 \
    name Out_Buf1_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1_13 \
    op interface \
    ports { Out_Buf1_13_address1 { O 13 vector } Out_Buf1_13_ce1 { O 1 bit } Out_Buf1_13_we1 { O 1 bit } Out_Buf1_13_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 265 \
    name Out_Buf1_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Out_Buf1_14 \
    op interface \
    ports { Out_Buf1_14_address1 { O 13 vector } Out_Buf1_14_ce1 { O 1 bit } Out_Buf1_14_we1 { O 1 bit } Out_Buf1_14_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Out_Buf1_14'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name buf1_value_V_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_load \
    op interface \
    ports { buf1_value_V_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name half \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_half \
    op interface \
    ports { half { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name half_cast \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_half_cast \
    op interface \
    ports { half_cast { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name sub_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sub_i \
    op interface \
    ports { sub_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name half_cast4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_half_cast4 \
    op interface \
    ports { half_cast4 { I 20 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name map_buf_load_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_map_buf_load_1 \
    op interface \
    ports { map_buf_load_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name zext_ln160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160 \
    op interface \
    ports { zext_ln160 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name zext_ln160_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_1 \
    op interface \
    ports { zext_ln160_1 { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name zext_ln160_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_2 \
    op interface \
    ports { zext_ln160_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name zext_ln160_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_3 \
    op interface \
    ports { zext_ln160_3 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name zext_ln160_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_4 \
    op interface \
    ports { zext_ln160_4 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name zext_ln160_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_5 \
    op interface \
    ports { zext_ln160_5 { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name zext_ln160_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_6 \
    op interface \
    ports { zext_ln160_6 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name zext_ln160_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_7 \
    op interface \
    ports { zext_ln160_7 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name zext_ln160_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_8 \
    op interface \
    ports { zext_ln160_8 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name zext_ln160_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_9 \
    op interface \
    ports { zext_ln160_9 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name zext_ln160_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_10 \
    op interface \
    ports { zext_ln160_10 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name zext_ln160_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_11 \
    op interface \
    ports { zext_ln160_11 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name zext_ln160_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_12 \
    op interface \
    ports { zext_ln160_12 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name zext_ln160_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln160_13 \
    op interface \
    ports { zext_ln160_13 { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name zext_ln116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln116 \
    op interface \
    ports { zext_ln116 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name K \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_K \
    op interface \
    ports { K { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name buf1_value_V_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_1_load \
    op interface \
    ports { buf1_value_V_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name buf1_value_V_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_2_load \
    op interface \
    ports { buf1_value_V_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name buf1_value_V_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_3_load \
    op interface \
    ports { buf1_value_V_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name buf1_value_V_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_4_load \
    op interface \
    ports { buf1_value_V_4_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name buf1_value_V_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_5_load \
    op interface \
    ports { buf1_value_V_5_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name buf1_value_V_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_6_load \
    op interface \
    ports { buf1_value_V_6_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name buf1_value_V_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_7_load \
    op interface \
    ports { buf1_value_V_7_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name buf1_value_V_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_8_load \
    op interface \
    ports { buf1_value_V_8_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name buf1_value_V_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_9_load \
    op interface \
    ports { buf1_value_V_9_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name buf1_value_V_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_10_load \
    op interface \
    ports { buf1_value_V_10_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name buf1_value_V_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_11_load \
    op interface \
    ports { buf1_value_V_11_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name buf1_value_V_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_12_load \
    op interface \
    ports { buf1_value_V_12_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name buf1_value_V_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_13_load \
    op interface \
    ports { buf1_value_V_13_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name buf1_value_V_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_14_load \
    op interface \
    ports { buf1_value_V_14_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name buf1_value_V_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf1_value_V_15_load \
    op interface \
    ports { buf1_value_V_15_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


