#Start recording tcl command: 9/6/2022 02:01:31
#Project Location: C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd; Project name: gonogo_upduino_vhd
prj_open "C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_upduino_vhd/gonogo_upduino_vhd.rdf"
prj_create_impl "impl_3_4bits" -dir "impl_3_4bits" -strategy "Area" -synthesis "lse"
prj_remove_impl "impl_3_4bits"
prj_clone_impl  "impl_3_4bits" -dir "impl_3_4bits" -impl "impl_2"
prj_remove_impl "impl_3_4bits"
#Stop recording: 9/6/2022 02:12:06
