#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 28 23:33:53 2023
# Process ID: 25132
# Current directory: E:/ZYNQcode/PL/ip_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20692 E:\ZYNQcode\PL\ip_fifo\ip_fifo.xpr
# Log file: E:/ZYNQcode/PL/ip_fifo/vivado.log
# Journal file: E:/ZYNQcode/PL/ip_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQcode/PL/ip_fifo/ip_fifo.xpr
INFO: [Project 1-313] Project file moved from 'D:/ZYNQcode/PL/ip_fifo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 877.691 ; gain = 197.047
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Apr 28 23:34:55 2023] Launched synth_1...
Run output will be captured here: E:/ZYNQcode/PL/ip_fifo/ip_fifo.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_ila_0'
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila_0/inst'
Finished Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila_0/inst'
Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_0/inst'
Finished Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila_0/inst'
Parsing XDC File [E:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/constrs_1/new/ip_fifo.xdc]
Finished Parsing XDC File [E:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/constrs_1/new/ip_fifo.xdc]
Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [e:/ZYNQcode/PL/ip_fifo/ip_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1837.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 72 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1911.055 ; gain = 557.070
launch_runs impl_1 -to_step write_bitstream -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1970.207 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1975.020 ; gain = 4.812
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1975.020 ; gain = 0.000
[Fri Apr 28 23:36:10 2023] Launched impl_1...
Run output will be captured here: E:/ZYNQcode/PL/ip_fifo/ip_fifo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 23:37:37 2023...
