$date
	Mon Mar  8 13:20:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module micpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 1 & s_inm $end
$var wire 1 ' s_inc $end
$var wire 6 ( opcode [5:0] $end
$var wire 3 ) op_alu [2:0] $end
$scope module cd_1 $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 * zalu $end
$var wire 1 # z $end
$var wire 1 $ wez $end
$var wire 1 % we3 $end
$var wire 8 + wd3 [7:0] $end
$var wire 10 , sum_to_mux [9:0] $end
$var wire 16 - sal_mem_pro [15:0] $end
$var wire 1 & s_inm $end
$var wire 1 ' s_inc $end
$var wire 8 . rd2 [7:0] $end
$var wire 8 / rd1 [7:0] $end
$var wire 10 0 pc_to_mem [9:0] $end
$var wire 6 1 opcode [5:0] $end
$var wire 3 2 op_alu [2:0] $end
$var wire 10 3 mux_to_pc [9:0] $end
$var wire 8 4 alu_to_mux [7:0] $end
$scope module alu1 $end
$var wire 8 5 y [7:0] $end
$var wire 1 * zero $end
$var wire 3 6 op_alu [2:0] $end
$var wire 8 7 b [7:0] $end
$var wire 8 8 a [7:0] $end
$var reg 8 9 s [7:0] $end
$upscope $end
$scope module banco $end
$var wire 1 ! clk $end
$var wire 4 : ra1 [3:0] $end
$var wire 4 ; ra2 [3:0] $end
$var wire 4 < wa3 [3:0] $end
$var wire 1 % we3 $end
$var wire 8 = wd3 [7:0] $end
$var wire 8 > rd2 [7:0] $end
$var wire 8 ? rd1 [7:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 ! clk $end
$var wire 1 * d $end
$var wire 1 " reset $end
$var wire 1 $ carga $end
$var reg 1 # q $end
$upscope $end
$scope module mem_prog $end
$var wire 1 ! clk $end
$var wire 16 @ rd [15:0] $end
$var wire 10 A a [9:0] $end
$upscope $end
$scope module mux_1 $end
$var wire 10 B d0 [9:0] $end
$var wire 10 C y [9:0] $end
$var wire 1 ' s $end
$var wire 10 D d1 [9:0] $end
$upscope $end
$scope module mux_2 $end
$var wire 8 E d0 [7:0] $end
$var wire 8 F d1 [7:0] $end
$var wire 8 G y [7:0] $end
$var wire 1 & s $end
$upscope $end
$scope module pc $end
$var wire 1 ! clk $end
$var wire 10 H d [9:0] $end
$var wire 1 " reset $end
$var reg 10 I q [9:0] $end
$upscope $end
$scope module sum1 $end
$var wire 10 J a [9:0] $end
$var wire 10 K b [9:0] $end
$var wire 10 L y [9:0] $end
$upscope $end
$upscope $end
$scope module uc_1 $end
$var wire 6 M opcode [5:0] $end
$var wire 1 # z $end
$var reg 3 N op_alu [2:0] $end
$var reg 1 ' s_inc $end
$var reg 1 & s_inm $end
$var reg 1 % we3 $end
$var reg 1 $ wez $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx N
b100011 M
b1 L
b1 K
b0 J
b0 I
b1 H
b11111111 G
b11111111 F
bx E
b1 D
b1 C
b1111111001 B
b0 A
b1000111111111001 @
b0 ?
b0 >
b11111111 =
b1001 <
b1111 ;
b1111 :
bx 9
b0 8
b0 7
bx 6
bx 5
bx 4
b1 3
bx 2
b100011 1
b0 0
b0 /
b0 .
b1000111111111001 -
b1 ,
b11111111 +
x*
bx )
b100011 (
1'
1&
1%
x$
0#
1"
1!
$end
#1000
0"
#3000
0!
#6000
0'
b10 +
b10 =
b10 G
b1 .
b1 7
b1 >
b100010 3
b100010 C
b100010 H
b110000 (
b110000 1
b110000 M
b10 F
b10 <
b10 ;
b0 :
b100010 B
b10 ,
b10 D
b10 L
b1100000000100010 -
b1100000000100010 @
b1 0
b1 A
b1 I
b1 J
1!
#9000
0!
#12000
1*
b0 4
b0 5
b0 9
b0 E
1'
0&
1$
b0 )
b0 2
b0 6
b0 N
b0 +
b0 =
b0 G
b100011 3
b100011 C
b100011 H
b0 .
b0 7
b0 >
b0 (
b0 1
b0 M
b0 F
b0 <
b0 ;
b0 B
b100011 ,
b100011 D
b100011 L
b0 -
b0 @
b100010 0
b100010 A
b100010 I
b100010 J
1!
#15000
0!
#18000
b100100 3
b100100 C
b100100 H
1#
b100100 ,
b100100 D
b100100 L
b100011 0
b100011 A
b100011 I
b100011 J
1!
#21000
0!
#24000
b100101 3
b100101 C
b100101 H
b100101 ,
b100101 D
b100101 L
b100100 0
b100100 A
b100100 I
b100100 J
1!
#27000
0!
#30000
b100110 3
b100110 C
b100110 H
b100110 ,
b100110 D
b100110 L
b100101 0
b100101 A
b100101 I
b100101 J
1!
#33000
0!
#36000
b100111 3
b100111 C
b100111 H
b100111 ,
b100111 D
b100111 L
b100110 0
b100110 A
b100110 I
b100110 J
1!
#39000
0!
#42000
b101000 3
b101000 C
b101000 H
b101000 ,
b101000 D
b101000 L
b100111 0
b100111 A
b100111 I
b100111 J
1!
#45000
0!
#48000
b101001 3
b101001 C
b101001 H
b101001 ,
b101001 D
b101001 L
b101000 0
b101000 A
b101000 I
b101000 J
1!
#51000
0!
#54000
b101010 3
b101010 C
b101010 H
b101010 ,
b101010 D
b101010 L
b101001 0
b101001 A
b101001 I
b101001 J
1!
