Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : MBM_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 10:53:31 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.26
  Critical Path Slack:          -0.26
  Critical Path Clk Period:      0.00
  Total Negative Slack:         -1.41
  No. of Violating Paths:        6.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 40
  Buf/Inv Cell Count:               4
  Buf Cell Count:                   1
  Inv Cell Count:                   3
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        40
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       42.028000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              2.394000
  Total Buffer Area:             0.80
  Total Inverter Area:           1.60
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                42.028000
  Design Area:              42.028000


  Design Rules
  -----------------------------------
  Total Number of Nets:            50
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  0.37
  Mapping Optimization:                1.31
  -----------------------------------------
  Overall Compile Time:                3.30
  Overall Compile Wall Clock Time:     3.59

  --------------------------------------------------------------------

  Design  WNS: 0.26  TNS: 1.41  Number of Violating Paths: 6


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
