Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 29 15:40:38 2025
| Host         : DESKTOP-JOMNG4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (242)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: clk_im (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (242)
--------------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  274          inf        0.000                      0                  274           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           274 Endpoints
Min Delay           274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 im/ir/inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.003ns  (logic 3.877ns (32.299%)  route 8.126ns (67.701%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE                         0.000     0.000 r  im/ir/inst_out_reg[0]/C
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 f  im/ir/inst_out_reg[0]/Q
                         net (fo=1, routed)           0.734     1.171    im/ir/inst_out_reg[24]_0[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.105     1.276 f  im/ir/seg_OBUF[7]_inst_i_57/O
                         net (fo=5, routed)           0.599     1.875    im/ir/seg_OBUF[7]_inst_i_57_n_0
    SLICE_X82Y128        LUT6 (Prop_lut6_I1_O)        0.105     1.980 r  im/ir/seg_OBUF[7]_inst_i_30/O
                         net (fo=31, routed)          1.452     3.431    im/ir/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X82Y124        LUT6 (Prop_lut6_I1_O)        0.105     3.536 r  im/ir/seg_OBUF[7]_inst_i_38/O
                         net (fo=1, routed)           0.000     3.536    im/ir/immu/imm32__156[26]
    SLICE_X82Y124        MUXF7 (Prop_muxf7_I1_O)      0.206     3.742 r  im/ir/seg_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.692     4.435    im/ir/seg_OBUF[7]_inst_i_13_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I5_O)        0.250     4.685 r  im/ir/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.099     7.783    im/ir/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.115     7.898 r  im/ir/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.551     9.449    seg_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.554    12.003 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.003    seg[1]
    H22                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/ir/inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 3.889ns (32.797%)  route 7.969ns (67.203%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE                         0.000     0.000 r  im/ir/inst_out_reg[0]/C
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 f  im/ir/inst_out_reg[0]/Q
                         net (fo=1, routed)           0.734     1.171    im/ir/inst_out_reg[24]_0[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.105     1.276 f  im/ir/seg_OBUF[7]_inst_i_57/O
                         net (fo=5, routed)           0.599     1.875    im/ir/seg_OBUF[7]_inst_i_57_n_0
    SLICE_X82Y128        LUT6 (Prop_lut6_I1_O)        0.105     1.980 r  im/ir/seg_OBUF[7]_inst_i_30/O
                         net (fo=31, routed)          1.452     3.431    im/ir/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X82Y124        LUT6 (Prop_lut6_I1_O)        0.105     3.536 r  im/ir/seg_OBUF[7]_inst_i_38/O
                         net (fo=1, routed)           0.000     3.536    im/ir/immu/imm32__156[26]
    SLICE_X82Y124        MUXF7 (Prop_muxf7_I1_O)      0.206     3.742 r  im/ir/seg_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.692     4.435    im/ir/seg_OBUF[7]_inst_i_13_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I5_O)        0.250     4.685 r  im/ir/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.111     7.796    im/ir/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.121     7.917 r  im/ir/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.381     9.298    seg_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.560    11.857 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.857    seg[6]
    G20                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/ir/inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.703ns  (logic 3.707ns (31.674%)  route 7.996ns (68.326%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE                         0.000     0.000 r  im/ir/inst_out_reg[0]/C
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 f  im/ir/inst_out_reg[0]/Q
                         net (fo=1, routed)           0.734     1.171    im/ir/inst_out_reg[24]_0[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.105     1.276 f  im/ir/seg_OBUF[7]_inst_i_57/O
                         net (fo=5, routed)           0.599     1.875    im/ir/seg_OBUF[7]_inst_i_57_n_0
    SLICE_X82Y128        LUT6 (Prop_lut6_I1_O)        0.105     1.980 r  im/ir/seg_OBUF[7]_inst_i_30/O
                         net (fo=31, routed)          1.452     3.431    im/ir/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X82Y124        LUT6 (Prop_lut6_I1_O)        0.105     3.536 r  im/ir/seg_OBUF[7]_inst_i_38/O
                         net (fo=1, routed)           0.000     3.536    im/ir/immu/imm32__156[26]
    SLICE_X82Y124        MUXF7 (Prop_muxf7_I1_O)      0.206     3.742 r  im/ir/seg_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.692     4.435    im/ir/seg_OBUF[7]_inst_i_13_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I5_O)        0.250     4.685 r  im/ir/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.111     7.796    im/ir/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.105     7.901 r  im/ir/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.408     9.309    seg_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.394    11.703 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.703    seg[5]
    J22                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/ir/inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.681ns  (logic 3.699ns (31.671%)  route 7.982ns (68.330%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE                         0.000     0.000 r  im/ir/inst_out_reg[0]/C
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 f  im/ir/inst_out_reg[0]/Q
                         net (fo=1, routed)           0.734     1.171    im/ir/inst_out_reg[24]_0[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.105     1.276 f  im/ir/seg_OBUF[7]_inst_i_57/O
                         net (fo=5, routed)           0.599     1.875    im/ir/seg_OBUF[7]_inst_i_57_n_0
    SLICE_X82Y128        LUT6 (Prop_lut6_I1_O)        0.105     1.980 r  im/ir/seg_OBUF[7]_inst_i_30/O
                         net (fo=31, routed)          1.452     3.431    im/ir/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X82Y124        LUT6 (Prop_lut6_I1_O)        0.105     3.536 r  im/ir/seg_OBUF[7]_inst_i_38/O
                         net (fo=1, routed)           0.000     3.536    im/ir/immu/imm32__156[26]
    SLICE_X82Y124        MUXF7 (Prop_muxf7_I1_O)      0.206     3.742 r  im/ir/seg_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.692     4.435    im/ir/seg_OBUF[7]_inst_i_13_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I5_O)        0.250     4.685 r  im/ir/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           3.099     7.783    im/ir/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.105     7.888 r  im/ir/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.407     9.295    seg_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386    11.681 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.681    seg[2]
    H20                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/ir/inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.521ns  (logic 3.897ns (33.823%)  route 7.624ns (66.177%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE                         0.000     0.000 r  im/ir/inst_out_reg[0]/C
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 f  im/ir/inst_out_reg[0]/Q
                         net (fo=1, routed)           0.734     1.171    im/ir/inst_out_reg[24]_0[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.105     1.276 f  im/ir/seg_OBUF[7]_inst_i_57/O
                         net (fo=5, routed)           0.733     2.009    im/ir/seg_OBUF[7]_inst_i_57_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I1_O)        0.105     2.114 r  im/ir/seg_OBUF[7]_inst_i_56/O
                         net (fo=29, routed)          1.486     3.600    im/ir/seg_OBUF[7]_inst_i_56_n_0
    SLICE_X86Y126        LUT5 (Prop_lut5_I4_O)        0.105     3.705 r  im/ir/seg_OBUF[7]_inst_i_50/O
                         net (fo=1, routed)           0.000     3.705    im/ir/immu/imm32__156[9]
    SLICE_X86Y126        MUXF7 (Prop_muxf7_I1_O)      0.206     3.911 r  im/ir/seg_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.693     4.603    im/ir/seg_OBUF[7]_inst_i_19_n_0
    SLICE_X84Y127        LUT6 (Prop_lut6_I1_O)        0.250     4.853 r  im/ir/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.603     7.457    im/ir/sel0[1]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.125     7.582 r  im/ir/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.375     8.957    seg_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.564    11.521 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.521    seg[4]
    K22                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/ir/inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.339ns  (logic 3.702ns (32.651%)  route 7.637ns (67.349%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE                         0.000     0.000 r  im/ir/inst_out_reg[0]/C
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 f  im/ir/inst_out_reg[0]/Q
                         net (fo=1, routed)           0.734     1.171    im/ir/inst_out_reg[24]_0[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.105     1.276 f  im/ir/seg_OBUF[7]_inst_i_57/O
                         net (fo=5, routed)           0.599     1.875    im/ir/seg_OBUF[7]_inst_i_57_n_0
    SLICE_X82Y128        LUT6 (Prop_lut6_I1_O)        0.105     1.980 r  im/ir/seg_OBUF[7]_inst_i_30/O
                         net (fo=31, routed)          1.452     3.431    im/ir/seg_OBUF[7]_inst_i_30_n_0
    SLICE_X82Y124        LUT6 (Prop_lut6_I1_O)        0.105     3.536 r  im/ir/seg_OBUF[7]_inst_i_38/O
                         net (fo=1, routed)           0.000     3.536    im/ir/immu/imm32__156[26]
    SLICE_X82Y124        MUXF7 (Prop_muxf7_I1_O)      0.206     3.742 r  im/ir/seg_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.692     4.435    im/ir/seg_OBUF[7]_inst_i_13_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I5_O)        0.250     4.685 r  im/ir/seg_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.779     7.464    im/ir/sel0[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105     7.569 r  im/ir/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.381     8.950    seg_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389    11.339 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.339    seg[3]
    K21                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/ir/inst_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 3.671ns (32.503%)  route 7.624ns (67.497%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE                         0.000     0.000 r  im/ir/inst_out_reg[0]/C
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 f  im/ir/inst_out_reg[0]/Q
                         net (fo=1, routed)           0.734     1.171    im/ir/inst_out_reg[24]_0[0]
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.105     1.276 f  im/ir/seg_OBUF[7]_inst_i_57/O
                         net (fo=5, routed)           0.509     1.785    im/ir/seg_OBUF[7]_inst_i_57_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I0_O)        0.105     1.890 f  im/ir/seg_OBUF[7]_inst_i_28/O
                         net (fo=31, routed)          1.615     3.505    im/ir/seg_OBUF[7]_inst_i_28_n_0
    SLICE_X83Y124        LUT6 (Prop_lut6_I4_O)        0.105     3.610 r  im/ir/seg_OBUF[7]_inst_i_40/O
                         net (fo=1, routed)           0.000     3.610    im/ir/immu/imm32__156[0]
    SLICE_X83Y124        MUXF7 (Prop_muxf7_I1_O)      0.182     3.792 r  im/ir/seg_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.695     4.487    im/ir/seg_OBUF[7]_inst_i_14_n_0
    SLICE_X83Y126        LUT6 (Prop_lut6_I0_O)        0.252     4.739 r  im/ir/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.693     7.433    im/ir/sel0[0]
    SLICE_X0Y127         LUT4 (Prop_lut4_I2_O)        0.105     7.538 r  im/ir/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.378     8.915    seg_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.380    11.296 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.296    seg[7]
    H19                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Which[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 2.973ns (46.302%)  route 3.448ns (53.698%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDCE                         0.000     0.000 r  scan/which_reg[0]/C
    SLICE_X78Y127        FDCE (Prop_fdce_C_Q)         0.563     0.563 r  scan/which_reg[0]/Q
                         net (fo=20, routed)          3.448     4.011    Which_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         2.410     6.422 r  Which_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.422    Which[0]
    N22                                                               r  Which[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Which[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 3.062ns (48.013%)  route 3.315ns (51.987%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDCE                         0.000     0.000 r  scan/which_reg[2]/C
    SLICE_X78Y127        FDCE (Prop_fdce_C_Q)         0.528     0.528 r  scan/which_reg[2]/Q
                         net (fo=6, routed)           3.315     3.843    Which_OBUF[2]
    M22                  OBUF (Prop_obuf_I_O)         2.534     6.377 r  Which_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.377    Which[2]
    M22                                                               r  Which[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/which_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Which[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 2.961ns (46.876%)  route 3.355ns (53.124%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDCE                         0.000     0.000 r  scan/which_reg[1]/C
    SLICE_X78Y127        FDCE (Prop_fdce_C_Q)         0.563     0.563 r  scan/which_reg[1]/Q
                         net (fo=7, routed)           3.355     3.918    Which_OBUF[1]
    M21                  OBUF (Prop_obuf_I_O)         2.398     6.316 r  Which_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.316    Which[1]
    M21                                                               r  Which[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 im/Add/PC_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            im/pc/PC_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.853%)  route 0.107ns (43.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDCE                         0.000     0.000 r  im/Add/PC_out_reg[1]/C
    SLICE_X82Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  im/Add/PC_out_reg[1]/Q
                         net (fo=1, routed)           0.107     0.248    im/pc/D[0]
    SLICE_X83Y126        FDCE                                         r  im/pc/PC_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/Add/PC_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            im/pc/PC_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDCE                         0.000     0.000 r  im/Add/PC_out_reg[6]/C
    SLICE_X82Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  im/Add/PC_out_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    im/pc/D[5]
    SLICE_X83Y126        FDCE                                         r  im/pc/PC_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/Add/PC_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            im/pc/PC_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.912%)  route 0.111ns (44.088%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDCE                         0.000     0.000 r  im/Add/PC_out_reg[7]/C
    SLICE_X82Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  im/Add/PC_out_reg[7]/Q
                         net (fo=1, routed)           0.111     0.252    im/pc/D[6]
    SLICE_X83Y126        FDCE                                         r  im/pc/PC_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/Add/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            im/pc/PC_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDCE                         0.000     0.000 r  im/Add/PC_out_reg[5]/C
    SLICE_X82Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  im/Add/PC_out_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    im/pc/D[4]
    SLICE_X83Y126        FDCE                                         r  im/pc/PC_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X78Y126        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X78Y126        LUT3 (Prop_lut3_I1_O)        0.043     0.380 r  scan/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.380    scan/p_0_in__0[7]
    SLICE_X78Y126        FDCE                                         r  scan/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X78Y126        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X78Y126        LUT5 (Prop_lut5_I2_O)        0.043     0.380 r  scan/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.380    scan/p_0_in__0[9]
    SLICE_X78Y126        FDCE                                         r  scan/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.247ns (64.860%)  route 0.134ns (35.140%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y125        FDCE                         0.000     0.000 r  scan/count_reg[4]/C
    SLICE_X78Y125        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  scan/count_reg[4]/Q
                         net (fo=3, routed)           0.134     0.282    scan/count_reg_n_0_[4]
    SLICE_X78Y125        LUT6 (Prop_lut6_I4_O)        0.099     0.381 r  scan/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    scan/p_0_in__0[5]
    SLICE_X78Y125        FDCE                                         r  scan/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X78Y126        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  scan/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.382    scan/p_0_in__0[6]
    SLICE_X78Y126        FDCE                                         r  scan/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            scan/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDCE                         0.000     0.000 r  scan/count_reg[6]/C
    SLICE_X78Y126        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  scan/count_reg[6]/Q
                         net (fo=4, routed)           0.173     0.337    scan/count_reg_n_0_[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  scan/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.382    scan/p_0_in__0[8]
    SLICE_X78Y126        FDCE                                         r  scan/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im/pc/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            im/Add/PC_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.254ns (66.115%)  route 0.130ns (33.885%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDCE                         0.000     0.000 r  im/pc/PC_out_reg[4]/C
    SLICE_X83Y126        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  im/pc/PC_out_reg[4]/Q
                         net (fo=3, routed)           0.130     0.276    im/Add/Q[3]
    SLICE_X82Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.384 r  im/Add/PC_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.384    im/Add/PC_out_reg[4]_i_1_n_4
    SLICE_X82Y126        FDCE                                         r  im/Add/PC_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





