# Projects-SV-and-UVM
 Projects implemented in both SystemVerilog and  UVM
