DRAM-based statistics counter array architecture with performance guarantee