
### 👋 Hello! I'm Yufei

🎓 I'm an undergraduate student at **Zhejiang University**, majoring in **Information Engineering** at **Chu Kochen Honors College**.  
🧠 My research interests include **deep learning**, **embedded systems**, and **hardware-software co-design**.  
🌱 Currently exploring AI, signal processing, and scientific computing.

---

### 🔧 Tech Stack
- **Languages**: Python, C, C++, Verilog, LaTeX
- **Frameworks**: PyTorch, STM32 HAL
- **Tools**: VS Code, CMake, Git, CST, MATLAB
- **Hardware**: STM32L051, various sensors

---

### 📚 Featured Projects
- 🚀 [Campus Space Reservation Integrator](https://github.com/your-repo) – Combines multiple reservation platforms for better UX  
- 🔧 [Embedded Timer Module](https://github.com/your-repo) – A Verilog-based top-level timer design with D-FF and RS-FF  
- 📊 [Stairway Traffic Analysis](https://github.com/your-repo) – Parallel/serial pedestrian preference modeling

---

### 📈 GitHub Stats

![Yufei's GitHub stats](https://github-readme-stats.vercel.app/api?username=yufeila&show_icons=true&theme=default)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=yufeila&layout=compact)

---

### 📫 Contact Me
- Email: 3230105639@zju.edu.cn  
- Zhihu / WeChat Official Blog / Personal Website (optional)

---

*“Stay curious, stay humble.”*

<!---
yufeila/yufeila is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
