# FPGA_Swiss_Timer
The overall objective of the project is to desing &amp; implement a swiss timing unit (stop watch) on a Basys 3 Artix-7 FPGA board.
