0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v,1711953907,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v,,dpram_13x256,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v,1711953907,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v,,dpram_16384x32,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v,1711953907,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v,,dpram_208x256,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v,1711953907,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v,,dpram_208x32,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v,1711953907,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v,,dpram_26x32,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v,1711953907,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v,,dpram_512x72,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd,1711953907,vhdl,,,,dsp_macro_0,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v,1711953907,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v,,spram_208x256,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v,1711953908,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v,,spram_256x64,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v,1711953908,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v,,spram_512x72,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v,1711953908,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v,,spram_6240x32,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v,1711953908,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v,,spram_832x32,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/define.v,1711953909,verilog,,,,,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/glbl.v,1711953909,verilog,,,,glbl,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v,1711291187,verilog,,,,bmp_image_writer,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v,1711291187,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v,,cnn_ctrl_tb,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v,1711962879,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v,,conv_kern_tb,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v,1711291187,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v,,adder_tree,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v,1711291187,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v,,cnn_ctrl,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v,1711291187,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v,,dpram_wrapper,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v,1711291187,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v,,mac,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v,1711956724,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/define.v,mul,,,,,,,,
C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v,1711291187,verilog,,C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v,C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/define.v,spram_wrapper,,,,,,,,
