
buzzer_check.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081bc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b8  0800835c  0800835c  0000935c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d14  08008d14  0000a088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008d14  08008d14  00009d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d1c  08008d1c  0000a088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d1c  08008d1c  00009d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d20  08008d20  00009d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08008d24  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f54  20000088  08008dac  0000a088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004fdc  08008dac  0000afdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000184fe  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000408d  00000000  00000000  000225b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00026648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000120a  00000000  00000000  00027d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b538  00000000  00000000  00028f62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd1e  00000000  00000000  0004449a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c63d  00000000  00000000  000611b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd7f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a38  00000000  00000000  000fd838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00104270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008344 	.word	0x08008344

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	08008344 	.word	0x08008344

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <_buzzer_set>:

extern TIM_HandleTypeDef htim2;

/* Helper: set freq and duty (0-100) */
static void _buzzer_set(uint32_t freq, uint8_t duty_percent)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]
    if (freq == 0 || duty_percent == 0) {
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d002      	beq.n	80005c4 <_buzzer_set+0x18>
 80005be:	78fb      	ldrb	r3, [r7, #3]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d104      	bne.n	80005ce <_buzzer_set+0x22>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80005c4:	4b1d      	ldr	r3, [pc, #116]	@ (800063c <_buzzer_set+0x90>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2200      	movs	r2, #0
 80005ca:	639a      	str	r2, [r3, #56]	@ 0x38
        return;
 80005cc:	e033      	b.n	8000636 <_buzzer_set+0x8a>
    }
    uint32_t timclk = HAL_RCC_GetPCLK1Freq();
 80005ce:	f003 fb5b 	bl	8003c88 <HAL_RCC_GetPCLK1Freq>
 80005d2:	6178      	str	r0, [r7, #20]
    // On APB1 with prescaler, actual timer clk = PCLK1 * 2 if APB1 prescaler != 1
    if ((RCC->CFGR & RCC_CFGR_PPRE1) != 0) timclk *= 2;
 80005d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000640 <_buzzer_set+0x94>)
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d002      	beq.n	80005e6 <_buzzer_set+0x3a>
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	617b      	str	r3, [r7, #20]
    // choose prescaler = 0 (keep simple), compute ARR
    uint32_t arr = (timclk / freq);
 80005e6:	697a      	ldr	r2, [r7, #20]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ee:	613b      	str	r3, [r7, #16]
    if (arr < 10) arr = 10;
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	2b09      	cmp	r3, #9
 80005f4:	d801      	bhi.n	80005fa <_buzzer_set+0x4e>
 80005f6:	230a      	movs	r3, #10
 80005f8:	613b      	str	r3, [r7, #16]
    __HAL_TIM_SET_AUTORELOAD(&htim2, arr - 1);
 80005fa:	4b10      	ldr	r3, [pc, #64]	@ (800063c <_buzzer_set+0x90>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	3a01      	subs	r2, #1
 8000602:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	3b01      	subs	r3, #1
 8000608:	4a0c      	ldr	r2, [pc, #48]	@ (800063c <_buzzer_set+0x90>)
 800060a:	60d3      	str	r3, [r2, #12]
    uint32_t ccr = (arr * duty_percent) / 100;
 800060c:	78fb      	ldrb	r3, [r7, #3]
 800060e:	693a      	ldr	r2, [r7, #16]
 8000610:	fb02 f303 	mul.w	r3, r2, r3
 8000614:	4a0b      	ldr	r2, [pc, #44]	@ (8000644 <_buzzer_set+0x98>)
 8000616:	fba2 2303 	umull	r2, r3, r2, r3
 800061a:	095b      	lsrs	r3, r3, #5
 800061c:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, ccr);
 800061e:	4b07      	ldr	r3, [pc, #28]	@ (800063c <_buzzer_set+0x90>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	68fa      	ldr	r2, [r7, #12]
 8000624:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000626:	4b05      	ldr	r3, [pc, #20]	@ (800063c <_buzzer_set+0x90>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2200      	movs	r2, #0
 800062c:	625a      	str	r2, [r3, #36]	@ 0x24
    /* ensure PWM started */
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800062e:	2104      	movs	r1, #4
 8000630:	4802      	ldr	r0, [pc, #8]	@ (800063c <_buzzer_set+0x90>)
 8000632:	f003 fbf9 	bl	8003e28 <HAL_TIM_PWM_Start>
}
 8000636:	3718      	adds	r7, #24
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000c78 	.word	0x20000c78
 8000640:	40023800 	.word	0x40023800
 8000644:	51eb851f 	.word	0x51eb851f

08000648 <_buzzer_stop>:

/* non-blocking stop */
static void _buzzer_stop(void) {
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 800064c:	4b04      	ldr	r3, [pc, #16]	@ (8000660 <_buzzer_stop+0x18>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2200      	movs	r2, #0
 8000652:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8000654:	2104      	movs	r1, #4
 8000656:	4802      	ldr	r0, [pc, #8]	@ (8000660 <_buzzer_stop+0x18>)
 8000658:	f003 fc96 	bl	8003f88 <HAL_TIM_PWM_Stop>
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000c78 	.word	0x20000c78

08000664 <buzzer_beep>:
    _buzzer_stop();
}

/* tiny beep */
void buzzer_beep(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
    _buzzer_set(2500, 40);
 8000668:	2128      	movs	r1, #40	@ 0x28
 800066a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800066e:	f7ff ff9d 	bl	80005ac <_buzzer_set>
    osDelay(25);
 8000672:	2019      	movs	r0, #25
 8000674:	f005 fa8d 	bl	8005b92 <osDelay>
    _buzzer_stop();
 8000678:	f7ff ffe6 	bl	8000648 <_buzzer_stop>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <buzzer_food>:

/* food sound */
void buzzer_food(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    _buzzer_set(1500, 60);
 8000684:	213c      	movs	r1, #60	@ 0x3c
 8000686:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800068a:	f7ff ff8f 	bl	80005ac <_buzzer_set>
    osDelay(40);
 800068e:	2028      	movs	r0, #40	@ 0x28
 8000690:	f005 fa7f 	bl	8005b92 <osDelay>
    _buzzer_set(2200, 70);
 8000694:	2146      	movs	r1, #70	@ 0x46
 8000696:	f640 0098 	movw	r0, #2200	@ 0x898
 800069a:	f7ff ff87 	bl	80005ac <_buzzer_set>
    osDelay(30);
 800069e:	201e      	movs	r0, #30
 80006a0:	f005 fa77 	bl	8005b92 <osDelay>
    _buzzer_stop();
 80006a4:	f7ff ffd0 	bl	8000648 <_buzzer_stop>
}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}

080006ac <buzzer_fail>:

/* ... after buzzer_explosion() ... */

/* fail: descending tone */
void buzzer_fail(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    _buzzer_set(600, 70);
 80006b0:	2146      	movs	r1, #70	@ 0x46
 80006b2:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80006b6:	f7ff ff79 	bl	80005ac <_buzzer_set>
    osDelay(100);
 80006ba:	2064      	movs	r0, #100	@ 0x64
 80006bc:	f005 fa69 	bl	8005b92 <osDelay>
    _buzzer_set(400, 70);
 80006c0:	2146      	movs	r1, #70	@ 0x46
 80006c2:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80006c6:	f7ff ff71 	bl	80005ac <_buzzer_set>
    osDelay(100);
 80006ca:	2064      	movs	r0, #100	@ 0x64
 80006cc:	f005 fa61 	bl	8005b92 <osDelay>
    _buzzer_set(200, 70);
 80006d0:	2146      	movs	r1, #70	@ 0x46
 80006d2:	20c8      	movs	r0, #200	@ 0xc8
 80006d4:	f7ff ff6a 	bl	80005ac <_buzzer_set>
    osDelay(100);
 80006d8:	2064      	movs	r0, #100	@ 0x64
 80006da:	f005 fa5a 	bl	8005b92 <osDelay>
    _buzzer_stop();
 80006de:	f7ff ffb3 	bl	8000648 <_buzzer_stop>
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
	...

080006e8 <process_frame>:

/* ---------------------------------------------------------
   FRAME PROCESSOR
   --------------------------------------------------------- */
static void process_frame(uint8_t type, uint16_t len, uint8_t *payload)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	603a      	str	r2, [r7, #0]
 80006f2:	71fb      	strb	r3, [r7, #7]
 80006f4:	460b      	mov	r3, r1
 80006f6:	80bb      	strh	r3, [r7, #4]
    if (type == MSG_IMAGE_FULL && len == IMAGE_BUF_SIZE)
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	2b01      	cmp	r3, #1
 80006fc:	d110      	bne.n	8000720 <process_frame+0x38>
 80006fe:	88bb      	ldrh	r3, [r7, #4]
 8000700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000704:	d10c      	bne.n	8000720 <process_frame+0x38>
    {
        memcpy(g_image_buf, payload, IMAGE_BUF_SIZE);
 8000706:	4a43      	ldr	r2, [pc, #268]	@ (8000814 <process_frame+0x12c>)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	4610      	mov	r0, r2
 800070c:	4619      	mov	r1, r3
 800070e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000712:	461a      	mov	r2, r3
 8000714:	f006 fe43 	bl	800739e <memcpy>
        g_image_valid = 1;
 8000718:	4b3f      	ldr	r3, [pc, #252]	@ (8000818 <process_frame+0x130>)
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
 800071e:	e076      	b.n	800080e <process_frame+0x126>
    }
    else if (type == MSG_TODO_FULL)
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	2b02      	cmp	r3, #2
 8000724:	d173      	bne.n	800080e <process_frame+0x126>
    {
        if (len < 1) return;
 8000726:	88bb      	ldrh	r3, [r7, #4]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d06f      	beq.n	800080c <process_frame+0x124>

        uint8_t count = payload[0];
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	73fb      	strb	r3, [r7, #15]
        if (count > MAX_TODOS) count = MAX_TODOS;
 8000732:	7bfb      	ldrb	r3, [r7, #15]
 8000734:	2b08      	cmp	r3, #8
 8000736:	d901      	bls.n	800073c <process_frame+0x54>
 8000738:	2308      	movs	r3, #8
 800073a:	73fb      	strb	r3, [r7, #15]

        uint16_t pos = 1;
 800073c:	2301      	movs	r3, #1
 800073e:	81bb      	strh	r3, [r7, #12]
        for (uint8_t i = 0; i < count; i++)
 8000740:	2300      	movs	r3, #0
 8000742:	72fb      	strb	r3, [r7, #11]
 8000744:	e056      	b.n	80007f4 <process_frame+0x10c>
        {
            if (pos + 3 > len) break;
 8000746:	89bb      	ldrh	r3, [r7, #12]
 8000748:	1c9a      	adds	r2, r3, #2
 800074a:	88bb      	ldrh	r3, [r7, #4]
 800074c:	429a      	cmp	r2, r3
 800074e:	da56      	bge.n	80007fe <process_frame+0x116>

            g_todos[i].id   = payload[pos++];
 8000750:	89bb      	ldrh	r3, [r7, #12]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	81ba      	strh	r2, [r7, #12]
 8000756:	461a      	mov	r2, r3
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	441a      	add	r2, r3
 800075c:	7afb      	ldrb	r3, [r7, #11]
 800075e:	7810      	ldrb	r0, [r2, #0]
 8000760:	4a2e      	ldr	r2, [pc, #184]	@ (800081c <process_frame+0x134>)
 8000762:	211a      	movs	r1, #26
 8000764:	fb01 f303 	mul.w	r3, r1, r3
 8000768:	4413      	add	r3, r2
 800076a:	3319      	adds	r3, #25
 800076c:	4602      	mov	r2, r0
 800076e:	701a      	strb	r2, [r3, #0]
            g_todos[i].done = payload[pos++];
 8000770:	89bb      	ldrh	r3, [r7, #12]
 8000772:	1c5a      	adds	r2, r3, #1
 8000774:	81ba      	strh	r2, [r7, #12]
 8000776:	461a      	mov	r2, r3
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	441a      	add	r2, r3
 800077c:	7afb      	ldrb	r3, [r7, #11]
 800077e:	7810      	ldrb	r0, [r2, #0]
 8000780:	4a26      	ldr	r2, [pc, #152]	@ (800081c <process_frame+0x134>)
 8000782:	211a      	movs	r1, #26
 8000784:	fb01 f303 	mul.w	r3, r1, r3
 8000788:	4413      	add	r3, r2
 800078a:	3318      	adds	r3, #24
 800078c:	4602      	mov	r2, r0
 800078e:	701a      	strb	r2, [r3, #0]

            uint8_t tl      = payload[pos++];
 8000790:	89bb      	ldrh	r3, [r7, #12]
 8000792:	1c5a      	adds	r2, r3, #1
 8000794:	81ba      	strh	r2, [r7, #12]
 8000796:	461a      	mov	r2, r3
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	4413      	add	r3, r2
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	72bb      	strb	r3, [r7, #10]
            if (tl > TODO_TEXT_LEN - 1) tl = TODO_TEXT_LEN - 1;
 80007a0:	7abb      	ldrb	r3, [r7, #10]
 80007a2:	2b17      	cmp	r3, #23
 80007a4:	d901      	bls.n	80007aa <process_frame+0xc2>
 80007a6:	2317      	movs	r3, #23
 80007a8:	72bb      	strb	r3, [r7, #10]
            if (pos + tl > len) break;
 80007aa:	89ba      	ldrh	r2, [r7, #12]
 80007ac:	7abb      	ldrb	r3, [r7, #10]
 80007ae:	441a      	add	r2, r3
 80007b0:	88bb      	ldrh	r3, [r7, #4]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	dc25      	bgt.n	8000802 <process_frame+0x11a>

            memcpy(g_todos[i].text, &payload[pos], tl);
 80007b6:	7afb      	ldrb	r3, [r7, #11]
 80007b8:	221a      	movs	r2, #26
 80007ba:	fb02 f303 	mul.w	r3, r2, r3
 80007be:	4a17      	ldr	r2, [pc, #92]	@ (800081c <process_frame+0x134>)
 80007c0:	1898      	adds	r0, r3, r2
 80007c2:	89bb      	ldrh	r3, [r7, #12]
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	4413      	add	r3, r2
 80007c8:	7aba      	ldrb	r2, [r7, #10]
 80007ca:	4619      	mov	r1, r3
 80007cc:	f006 fde7 	bl	800739e <memcpy>
            g_todos[i].text[tl] = '\0';
 80007d0:	7afa      	ldrb	r2, [r7, #11]
 80007d2:	7abb      	ldrb	r3, [r7, #10]
 80007d4:	4911      	ldr	r1, [pc, #68]	@ (800081c <process_frame+0x134>)
 80007d6:	201a      	movs	r0, #26
 80007d8:	fb00 f202 	mul.w	r2, r0, r2
 80007dc:	440a      	add	r2, r1
 80007de:	4413      	add	r3, r2
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]
            pos += tl;
 80007e4:	7abb      	ldrb	r3, [r7, #10]
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	89bb      	ldrh	r3, [r7, #12]
 80007ea:	4413      	add	r3, r2
 80007ec:	81bb      	strh	r3, [r7, #12]
        for (uint8_t i = 0; i < count; i++)
 80007ee:	7afb      	ldrb	r3, [r7, #11]
 80007f0:	3301      	adds	r3, #1
 80007f2:	72fb      	strb	r3, [r7, #11]
 80007f4:	7afa      	ldrb	r2, [r7, #11]
 80007f6:	7bfb      	ldrb	r3, [r7, #15]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d3a4      	bcc.n	8000746 <process_frame+0x5e>
 80007fc:	e002      	b.n	8000804 <process_frame+0x11c>
            if (pos + 3 > len) break;
 80007fe:	bf00      	nop
 8000800:	e000      	b.n	8000804 <process_frame+0x11c>
            if (pos + tl > len) break;
 8000802:	bf00      	nop
        }
        g_todo_count = count;
 8000804:	4a06      	ldr	r2, [pc, #24]	@ (8000820 <process_frame+0x138>)
 8000806:	7bfb      	ldrb	r3, [r7, #15]
 8000808:	7013      	strb	r3, [r2, #0]
 800080a:	e000      	b.n	800080e <process_frame+0x126>
        if (len < 1) return;
 800080c:	bf00      	nop
    }
}
 800080e:	3710      	adds	r7, #16
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	200000a4 	.word	0x200000a4
 8000818:	200004a4 	.word	0x200004a4
 800081c:	200004a8 	.word	0x200004a8
 8000820:	20000578 	.word	0x20000578

08000824 <parse_rx_byte>:

/* ---------------------------------------------------------
   PARSE ONE BYTE (called from ISR)
   --------------------------------------------------------- */
static void parse_rx_byte(uint8_t b)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	71fb      	strb	r3, [r7, #7]
    switch (rx_state)
 800082e:	4b49      	ldr	r3, [pc, #292]	@ (8000954 <parse_rx_byte+0x130>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b05      	cmp	r3, #5
 8000834:	f200 808a 	bhi.w	800094c <parse_rx_byte+0x128>
 8000838:	a201      	add	r2, pc, #4	@ (adr r2, 8000840 <parse_rx_byte+0x1c>)
 800083a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083e:	bf00      	nop
 8000840:	08000859 	.word	0x08000859
 8000844:	0800086d 	.word	0x0800086d
 8000848:	08000889 	.word	0x08000889
 800084c:	080008a7 	.word	0x080008a7
 8000850:	080008ef 	.word	0x080008ef
 8000854:	08000925 	.word	0x08000925
    {
    case 0: // wait SYNC
        if (b == SYNC_BYTE) {
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	2baa      	cmp	r3, #170	@ 0xaa
 800085c:	d173      	bne.n	8000946 <parse_rx_byte+0x122>
            rx_state = 1;
 800085e:	4b3d      	ldr	r3, [pc, #244]	@ (8000954 <parse_rx_byte+0x130>)
 8000860:	2201      	movs	r2, #1
 8000862:	701a      	strb	r2, [r3, #0]
            rx_checksum = 0;
 8000864:	4b3c      	ldr	r3, [pc, #240]	@ (8000958 <parse_rx_byte+0x134>)
 8000866:	2200      	movs	r2, #0
 8000868:	701a      	strb	r2, [r3, #0]
        }
        break;
 800086a:	e06c      	b.n	8000946 <parse_rx_byte+0x122>

    case 1: // TYPE
        rx_type = b;
 800086c:	4a3b      	ldr	r2, [pc, #236]	@ (800095c <parse_rx_byte+0x138>)
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	7013      	strb	r3, [r2, #0]
        rx_checksum ^= b;
 8000872:	4b39      	ldr	r3, [pc, #228]	@ (8000958 <parse_rx_byte+0x134>)
 8000874:	781a      	ldrb	r2, [r3, #0]
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	4053      	eors	r3, r2
 800087a:	b2da      	uxtb	r2, r3
 800087c:	4b36      	ldr	r3, [pc, #216]	@ (8000958 <parse_rx_byte+0x134>)
 800087e:	701a      	strb	r2, [r3, #0]
        rx_state = 2;
 8000880:	4b34      	ldr	r3, [pc, #208]	@ (8000954 <parse_rx_byte+0x130>)
 8000882:	2202      	movs	r2, #2
 8000884:	701a      	strb	r2, [r3, #0]
        break;
 8000886:	e061      	b.n	800094c <parse_rx_byte+0x128>

    case 2: // LEN_L
        rx_len = b;
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	b29a      	uxth	r2, r3
 800088c:	4b34      	ldr	r3, [pc, #208]	@ (8000960 <parse_rx_byte+0x13c>)
 800088e:	801a      	strh	r2, [r3, #0]
        rx_checksum ^= b;
 8000890:	4b31      	ldr	r3, [pc, #196]	@ (8000958 <parse_rx_byte+0x134>)
 8000892:	781a      	ldrb	r2, [r3, #0]
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	4053      	eors	r3, r2
 8000898:	b2da      	uxtb	r2, r3
 800089a:	4b2f      	ldr	r3, [pc, #188]	@ (8000958 <parse_rx_byte+0x134>)
 800089c:	701a      	strb	r2, [r3, #0]
        rx_state = 3;
 800089e:	4b2d      	ldr	r3, [pc, #180]	@ (8000954 <parse_rx_byte+0x130>)
 80008a0:	2203      	movs	r2, #3
 80008a2:	701a      	strb	r2, [r3, #0]
        break;
 80008a4:	e052      	b.n	800094c <parse_rx_byte+0x128>

    case 3: // LEN_H
        rx_len |= ((uint16_t)b << 8);
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	b21b      	sxth	r3, r3
 80008aa:	021b      	lsls	r3, r3, #8
 80008ac:	b21a      	sxth	r2, r3
 80008ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000960 <parse_rx_byte+0x13c>)
 80008b0:	881b      	ldrh	r3, [r3, #0]
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	4313      	orrs	r3, r2
 80008b6:	b21b      	sxth	r3, r3
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	4b29      	ldr	r3, [pc, #164]	@ (8000960 <parse_rx_byte+0x13c>)
 80008bc:	801a      	strh	r2, [r3, #0]
        rx_checksum ^= b;
 80008be:	4b26      	ldr	r3, [pc, #152]	@ (8000958 <parse_rx_byte+0x134>)
 80008c0:	781a      	ldrb	r2, [r3, #0]
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	4053      	eors	r3, r2
 80008c6:	b2da      	uxtb	r2, r3
 80008c8:	4b23      	ldr	r3, [pc, #140]	@ (8000958 <parse_rx_byte+0x134>)
 80008ca:	701a      	strb	r2, [r3, #0]

        if (rx_len > sizeof(rx_payload)) {
 80008cc:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <parse_rx_byte+0x13c>)
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	f240 424c 	movw	r2, #1100	@ 0x44c
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d903      	bls.n	80008e0 <parse_rx_byte+0xbc>
            rx_state = 0;  // invalid â†’ reset
 80008d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000954 <parse_rx_byte+0x130>)
 80008da:	2200      	movs	r2, #0
 80008dc:	701a      	strb	r2, [r3, #0]
        } else {
            rx_pos = 0;
            rx_state = 4;
        }
        break;
 80008de:	e035      	b.n	800094c <parse_rx_byte+0x128>
            rx_pos = 0;
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <parse_rx_byte+0x140>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	801a      	strh	r2, [r3, #0]
            rx_state = 4;
 80008e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000954 <parse_rx_byte+0x130>)
 80008e8:	2204      	movs	r2, #4
 80008ea:	701a      	strb	r2, [r3, #0]
        break;
 80008ec:	e02e      	b.n	800094c <parse_rx_byte+0x128>

    case 4: // PAYLOAD
        rx_payload[rx_pos++] = b;
 80008ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000964 <parse_rx_byte+0x140>)
 80008f0:	881b      	ldrh	r3, [r3, #0]
 80008f2:	1c5a      	adds	r2, r3, #1
 80008f4:	b291      	uxth	r1, r2
 80008f6:	4a1b      	ldr	r2, [pc, #108]	@ (8000964 <parse_rx_byte+0x140>)
 80008f8:	8011      	strh	r1, [r2, #0]
 80008fa:	4619      	mov	r1, r3
 80008fc:	4a1a      	ldr	r2, [pc, #104]	@ (8000968 <parse_rx_byte+0x144>)
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	5453      	strb	r3, [r2, r1]
        rx_checksum ^= b;
 8000902:	4b15      	ldr	r3, [pc, #84]	@ (8000958 <parse_rx_byte+0x134>)
 8000904:	781a      	ldrb	r2, [r3, #0]
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	4053      	eors	r3, r2
 800090a:	b2da      	uxtb	r2, r3
 800090c:	4b12      	ldr	r3, [pc, #72]	@ (8000958 <parse_rx_byte+0x134>)
 800090e:	701a      	strb	r2, [r3, #0]

        if (rx_pos >= rx_len) {
 8000910:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <parse_rx_byte+0x140>)
 8000912:	881a      	ldrh	r2, [r3, #0]
 8000914:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <parse_rx_byte+0x13c>)
 8000916:	881b      	ldrh	r3, [r3, #0]
 8000918:	429a      	cmp	r2, r3
 800091a:	d316      	bcc.n	800094a <parse_rx_byte+0x126>
            rx_state = 5;
 800091c:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <parse_rx_byte+0x130>)
 800091e:	2205      	movs	r2, #5
 8000920:	701a      	strb	r2, [r3, #0]
        }
        break;
 8000922:	e012      	b.n	800094a <parse_rx_byte+0x126>

    case 5: // CHECKSUM
        if (rx_checksum == b) {
 8000924:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <parse_rx_byte+0x134>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	79fa      	ldrb	r2, [r7, #7]
 800092a:	429a      	cmp	r2, r3
 800092c:	d107      	bne.n	800093e <parse_rx_byte+0x11a>
            process_frame(rx_type, rx_len, rx_payload);
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <parse_rx_byte+0x138>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <parse_rx_byte+0x13c>)
 8000934:	8811      	ldrh	r1, [r2, #0]
 8000936:	4a0c      	ldr	r2, [pc, #48]	@ (8000968 <parse_rx_byte+0x144>)
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff fed5 	bl	80006e8 <process_frame>
        }
        rx_state = 0;
 800093e:	4b05      	ldr	r3, [pc, #20]	@ (8000954 <parse_rx_byte+0x130>)
 8000940:	2200      	movs	r2, #0
 8000942:	701a      	strb	r2, [r3, #0]
        break;
 8000944:	e002      	b.n	800094c <parse_rx_byte+0x128>
        break;
 8000946:	bf00      	nop
 8000948:	e000      	b.n	800094c <parse_rx_byte+0x128>
        break;
 800094a:	bf00      	nop
    }
}
 800094c:	bf00      	nop
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	2000057a 	.word	0x2000057a
 8000958:	20000580 	.word	0x20000580
 800095c:	2000057b 	.word	0x2000057b
 8000960:	2000057c 	.word	0x2000057c
 8000964:	2000057e 	.word	0x2000057e
 8000968:	20000584 	.word	0x20000584

0800096c <HAL_UART_RxCpltCallback>:

/* ---------------------------------------------------------
   HAL UART INTERRUPT CALLBACK
   --------------------------------------------------------- */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
    if (huart == &huart2)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a08      	ldr	r2, [pc, #32]	@ (8000998 <HAL_UART_RxCpltCallback+0x2c>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d109      	bne.n	8000990 <HAL_UART_RxCpltCallback+0x24>
    {
        parse_rx_byte(rx_byte);
 800097c:	4b07      	ldr	r3, [pc, #28]	@ (800099c <HAL_UART_RxCpltCallback+0x30>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff ff4f 	bl	8000824 <parse_rx_byte>

        // Restart interrupt reception
        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000986:	2201      	movs	r2, #1
 8000988:	4904      	ldr	r1, [pc, #16]	@ (800099c <HAL_UART_RxCpltCallback+0x30>)
 800098a:	4803      	ldr	r0, [pc, #12]	@ (8000998 <HAL_UART_RxCpltCallback+0x2c>)
 800098c:	f004 f905 	bl	8004b9a <HAL_UART_Receive_IT>
    }
}
 8000990:	bf00      	nop
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000cc0 	.word	0x20000cc0
 800099c:	20000579 	.word	0x20000579

080009a0 <send_frame>:

/* ---------------------------------------------------------
   NON-BLOCKING FRAME SENDER
   --------------------------------------------------------- */
static void send_frame(uint8_t type, const uint8_t *payload, uint16_t len)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	6039      	str	r1, [r7, #0]
 80009aa:	71fb      	strb	r3, [r7, #7]
 80009ac:	4613      	mov	r3, r2
 80009ae:	80bb      	strh	r3, [r7, #4]
    uint8_t header[4];
    uint8_t checksum = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	73fb      	strb	r3, [r7, #15]

    header[0] = SYNC_BYTE;
 80009b4:	23aa      	movs	r3, #170	@ 0xaa
 80009b6:	743b      	strb	r3, [r7, #16]
    header[1] = type;
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	747b      	strb	r3, [r7, #17]
    header[2] = (uint8_t)(len & 0xFF);
 80009bc:	88bb      	ldrh	r3, [r7, #4]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	74bb      	strb	r3, [r7, #18]
    header[3] = (uint8_t)(len >> 8);
 80009c2:	88bb      	ldrh	r3, [r7, #4]
 80009c4:	0a1b      	lsrs	r3, r3, #8
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	74fb      	strb	r3, [r7, #19]

    checksum ^= header[1];
 80009cc:	7c7a      	ldrb	r2, [r7, #17]
 80009ce:	7bfb      	ldrb	r3, [r7, #15]
 80009d0:	4053      	eors	r3, r2
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	73fb      	strb	r3, [r7, #15]
    checksum ^= header[2];
 80009d6:	7cba      	ldrb	r2, [r7, #18]
 80009d8:	7bfb      	ldrb	r3, [r7, #15]
 80009da:	4053      	eors	r3, r2
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	73fb      	strb	r3, [r7, #15]
    checksum ^= header[3];
 80009e0:	7cfa      	ldrb	r2, [r7, #19]
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	4053      	eors	r3, r2
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	73fb      	strb	r3, [r7, #15]

    HAL_UART_Transmit(&huart2, header, 4, 50);
 80009ea:	f107 0110 	add.w	r1, r7, #16
 80009ee:	2332      	movs	r3, #50	@ 0x32
 80009f0:	2204      	movs	r2, #4
 80009f2:	4816      	ldr	r0, [pc, #88]	@ (8000a4c <send_frame+0xac>)
 80009f4:	f004 f846 	bl	8004a84 <HAL_UART_Transmit>

    if (payload && len)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d01a      	beq.n	8000a34 <send_frame+0x94>
 80009fe:	88bb      	ldrh	r3, [r7, #4]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d017      	beq.n	8000a34 <send_frame+0x94>
    {
        for (uint16_t i = 0; i < len; i++)
 8000a04:	2300      	movs	r3, #0
 8000a06:	82fb      	strh	r3, [r7, #22]
 8000a08:	e00a      	b.n	8000a20 <send_frame+0x80>
            checksum ^= payload[i];
 8000a0a:	8afb      	ldrh	r3, [r7, #22]
 8000a0c:	683a      	ldr	r2, [r7, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	781a      	ldrb	r2, [r3, #0]
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	4053      	eors	r3, r2
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	73fb      	strb	r3, [r7, #15]
        for (uint16_t i = 0; i < len; i++)
 8000a1a:	8afb      	ldrh	r3, [r7, #22]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	82fb      	strh	r3, [r7, #22]
 8000a20:	8afa      	ldrh	r2, [r7, #22]
 8000a22:	88bb      	ldrh	r3, [r7, #4]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d3f0      	bcc.n	8000a0a <send_frame+0x6a>

        HAL_UART_Transmit(&huart2, (uint8_t*)payload, len, 50);
 8000a28:	88ba      	ldrh	r2, [r7, #4]
 8000a2a:	2332      	movs	r3, #50	@ 0x32
 8000a2c:	6839      	ldr	r1, [r7, #0]
 8000a2e:	4807      	ldr	r0, [pc, #28]	@ (8000a4c <send_frame+0xac>)
 8000a30:	f004 f828 	bl	8004a84 <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, &checksum, 1, 50);
 8000a34:	f107 010f 	add.w	r1, r7, #15
 8000a38:	2332      	movs	r3, #50	@ 0x32
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <send_frame+0xac>)
 8000a3e:	f004 f821 	bl	8004a84 <HAL_UART_Transmit>
}
 8000a42:	bf00      	nop
 8000a44:	3718      	adds	r7, #24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000cc0 	.word	0x20000cc0

08000a50 <comm_send_todo_toggle>:

/* ---------------------------------------------------------
   PUBLIC API FUNCTIONS
   --------------------------------------------------------- */
void comm_send_todo_toggle(uint8_t id)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	71fb      	strb	r3, [r7, #7]
    send_frame(MSG_TODO_TOGGLE, &id, 1);
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	4619      	mov	r1, r3
 8000a60:	2010      	movs	r0, #16
 8000a62:	f7ff ff9d 	bl	80009a0 <send_frame>
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <comm_request_image>:

void comm_request_image(void)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	af00      	add	r7, sp, #0
    send_frame(MSG_REQ_IMAGE, NULL, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2100      	movs	r1, #0
 8000a76:	2003      	movs	r0, #3
 8000a78:	f7ff ff92 	bl	80009a0 <send_frame>
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <comm_request_todos>:

void comm_request_todos(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
    send_frame(MSG_REQ_TODOS, NULL, 0);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2100      	movs	r1, #0
 8000a88:	2004      	movs	r0, #4
 8000a8a:	f7ff ff89 	bl	80009a0 <send_frame>
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <comm_task>:
   ---------------------------------------------------------
   Does NOTHING except yield.
   All real RX happens in UART interrupt callback.
   --------------------------------------------------------- */
static void comm_task(void const *arg)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b082      	sub	sp, #8
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
    for (;;)
    {
        osDelay(2);   // keep task alive, do not block CPU
 8000a9a:	2002      	movs	r0, #2
 8000a9c:	f005 f879 	bl	8005b92 <osDelay>
 8000aa0:	e7fb      	b.n	8000a9a <comm_task+0x8>
	...

08000aa4 <comm_init>:

/* ---------------------------------------------------------
   INITIALIZER
   --------------------------------------------------------- */
void comm_init(void)
{
 8000aa4:	b5b0      	push	{r4, r5, r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0
    // Start interrupt-based RX
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000aaa:	2201      	movs	r2, #1
 8000aac:	490a      	ldr	r1, [pc, #40]	@ (8000ad8 <comm_init+0x34>)
 8000aae:	480b      	ldr	r0, [pc, #44]	@ (8000adc <comm_init+0x38>)
 8000ab0:	f004 f873 	bl	8004b9a <HAL_UART_Receive_IT>

    // Start background task
    osThreadDef(commTask, comm_task, osPriorityLow, 0, 256);
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae0 <comm_init+0x3c>)
 8000ab6:	1d3c      	adds	r4, r7, #4
 8000ab8:	461d      	mov	r5, r3
 8000aba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000abc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000abe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ac2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate(osThread(commTask), NULL);
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f005 f815 	bl	8005afa <osThreadCreate>
}
 8000ad0:	bf00      	nop
 8000ad2:	3720      	adds	r7, #32
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ad8:	20000579 	.word	0x20000579
 8000adc:	20000cc0 	.word	0x20000cc0
 8000ae0:	08008368 	.word	0x08008368

08000ae4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4a07      	ldr	r2, [pc, #28]	@ (8000b10 <vApplicationGetIdleTaskMemory+0x2c>)
 8000af4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	4a06      	ldr	r2, [pc, #24]	@ (8000b14 <vApplicationGetIdleTaskMemory+0x30>)
 8000afa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2280      	movs	r2, #128	@ 0x80
 8000b00:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000b02:	bf00      	nop
 8000b04:	3714      	adds	r7, #20
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	200009d0 	.word	0x200009d0
 8000b14:	20000a24 	.word	0x20000a24

08000b18 <draw_no_image_screen>:
#include "comm.h"
#include "input.h"
#include "cmsis_os.h"

static void draw_no_image_screen(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 8000b1e:	2000      	movs	r0, #0
 8000b20:	f000 febc 	bl	800189c <ssd1306_Fill>
    ssd1306_SetCursor(10, 20);
 8000b24:	2114      	movs	r1, #20
 8000b26:	200a      	movs	r0, #10
 8000b28:	f001 f804 	bl	8001b34 <ssd1306_SetCursor>
    ssd1306_WriteString("No image", Font_7x10, White);
 8000b2c:	4b10      	ldr	r3, [pc, #64]	@ (8000b70 <draw_no_image_screen+0x58>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	9200      	str	r2, [sp, #0]
 8000b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b34:	480f      	ldr	r0, [pc, #60]	@ (8000b74 <draw_no_image_screen+0x5c>)
 8000b36:	f000 ffd7 	bl	8001ae8 <ssd1306_WriteString>
    ssd1306_SetCursor(10, 35);
 8000b3a:	2123      	movs	r1, #35	@ 0x23
 8000b3c:	200a      	movs	r0, #10
 8000b3e:	f000 fff9 	bl	8001b34 <ssd1306_SetCursor>
    ssd1306_WriteString("Open web &", Font_7x10, White);
 8000b42:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <draw_no_image_screen+0x58>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	9200      	str	r2, [sp, #0]
 8000b48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b4a:	480b      	ldr	r0, [pc, #44]	@ (8000b78 <draw_no_image_screen+0x60>)
 8000b4c:	f000 ffcc 	bl	8001ae8 <ssd1306_WriteString>
    ssd1306_SetCursor(10, 45);
 8000b50:	212d      	movs	r1, #45	@ 0x2d
 8000b52:	200a      	movs	r0, #10
 8000b54:	f000 ffee 	bl	8001b34 <ssd1306_SetCursor>
    ssd1306_WriteString("upload one!", Font_7x10, White);
 8000b58:	4b05      	ldr	r3, [pc, #20]	@ (8000b70 <draw_no_image_screen+0x58>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	9200      	str	r2, [sp, #0]
 8000b5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b60:	4806      	ldr	r0, [pc, #24]	@ (8000b7c <draw_no_image_screen+0x64>)
 8000b62:	f000 ffc1 	bl	8001ae8 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000b66:	f000 feb1 	bl	80018cc <ssd1306_UpdateScreen>
}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	08008c10 	.word	0x08008c10
 8000b74:	08008384 	.word	0x08008384
 8000b78:	08008390 	.word	0x08008390
 8000b7c:	0800839c 	.word	0x0800839c

08000b80 <draw_image_from_buf>:

static void draw_image_from_buf(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
    if (!g_image_valid) {
 8000b86:	4b22      	ldr	r3, [pc, #136]	@ (8000c10 <draw_image_from_buf+0x90>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d102      	bne.n	8000b94 <draw_image_from_buf+0x14>
        draw_no_image_screen();
 8000b8e:	f7ff ffc3 	bl	8000b18 <draw_no_image_screen>
        return;
 8000b92:	e03a      	b.n	8000c0a <draw_image_from_buf+0x8a>
    }

    ssd1306_Fill(Black);
 8000b94:	2000      	movs	r0, #0
 8000b96:	f000 fe81 	bl	800189c <ssd1306_Fill>

    for (int y = 0; y < 64; y++) {
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	617b      	str	r3, [r7, #20]
 8000b9e:	e02f      	b.n	8000c00 <draw_image_from_buf+0x80>
        for (int x = 0; x < 128; x++) {
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	613b      	str	r3, [r7, #16]
 8000ba4:	e026      	b.n	8000bf4 <draw_image_from_buf+0x74>
            int bit_index  = y * 128 + x;
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	01db      	lsls	r3, r3, #7
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4413      	add	r3, r2
 8000bae:	60fb      	str	r3, [r7, #12]
            int byte_index = bit_index >> 3;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	10db      	asrs	r3, r3, #3
 8000bb4:	60bb      	str	r3, [r7, #8]
            int bit        = 7 - (bit_index & 7);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	607b      	str	r3, [r7, #4]
            uint8_t v      = (g_image_buf[byte_index] >> bit) & 0x01;
 8000bc0:	4a14      	ldr	r2, [pc, #80]	@ (8000c14 <draw_image_from_buf+0x94>)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	fa42 f303 	asr.w	r3, r2, r3
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	70fb      	strb	r3, [r7, #3]
            if (v) {
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d007      	beq.n	8000bee <draw_image_from_buf+0x6e>
                ssd1306_DrawPixel(x, y, White);
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	697a      	ldr	r2, [r7, #20]
 8000be4:	b2d1      	uxtb	r1, r2
 8000be6:	2201      	movs	r2, #1
 8000be8:	4618      	mov	r0, r3
 8000bea:	f000 fe97 	bl	800191c <ssd1306_DrawPixel>
        for (int x = 0; x < 128; x++) {
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	613b      	str	r3, [r7, #16]
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bf8:	ddd5      	ble.n	8000ba6 <draw_image_from_buf+0x26>
    for (int y = 0; y < 64; y++) {
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c04:	ddcc      	ble.n	8000ba0 <draw_image_from_buf+0x20>
            }
        }
    }

    ssd1306_UpdateScreen();
 8000c06:	f000 fe61 	bl	80018cc <ssd1306_UpdateScreen>
}
 8000c0a:	3718      	adds	r7, #24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	200004a4 	.word	0x200004a4
 8000c14:	200000a4 	.word	0x200000a4

08000c18 <image_viewer_run>:

int image_viewer_run(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
    input_clear();
 8000c1e:	f000 f869 	bl	8000cf4 <input_clear>

    // Ask ESP32 to send the latest image
    comm_request_image();
 8000c22:	f7ff ff24 	bl	8000a6e <comm_request_image>

    // small wait to let comm_task fill buffer
    osDelay(200);
 8000c26:	20c8      	movs	r0, #200	@ 0xc8
 8000c28:	f004 ffb3 	bl	8005b92 <osDelay>

    draw_image_from_buf();
 8000c2c:	f7ff ffa8 	bl	8000b80 <draw_image_from_buf>

    while (1) {
        InputState in = input_read();
 8000c30:	463b      	mov	r3, r7
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 f812 	bl	8000c5c <input_read>

        // A button exits back to menu
        if (in.a) {
 8000c38:	793b      	ldrb	r3, [r7, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d006      	beq.n	8000c4c <image_viewer_run+0x34>
            osDelay(150);
 8000c3e:	2096      	movs	r0, #150	@ 0x96
 8000c40:	f004 ffa7 	bl	8005b92 <osDelay>
            input_clear();
 8000c44:	f000 f856 	bl	8000cf4 <input_clear>
            return 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	e003      	b.n	8000c54 <image_viewer_run+0x3c>
        }

        osDelay(50);
 8000c4c:	2032      	movs	r0, #50	@ 0x32
 8000c4e:	f004 ffa0 	bl	8005b92 <osDelay>
    while (1) {
 8000c52:	e7ed      	b.n	8000c30 <image_viewer_run+0x18>
    }
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <input_read>:

/* Map pins to your board: use the same pins you tested earlier */
void input_init(void) { /* nothing, pins initialized by MX_GPIO_Init */ }

InputState input_read(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
    InputState s;
    s.up    = (HAL_GPIO_ReadPin(GPIOB, BTN_1_Pin) == GPIO_PIN_RESET); // active low
 8000c64:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c68:	4821      	ldr	r0, [pc, #132]	@ (8000cf0 <input_read+0x94>)
 8000c6a:	f001 ff17 	bl	8002a9c <HAL_GPIO_ReadPin>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	bf0c      	ite	eq
 8000c74:	2301      	moveq	r3, #1
 8000c76:	2300      	movne	r3, #0
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	723b      	strb	r3, [r7, #8]
    s.down  = (HAL_GPIO_ReadPin(GPIOB, BTN_2_Pin) == GPIO_PIN_RESET);
 8000c7c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c80:	481b      	ldr	r0, [pc, #108]	@ (8000cf0 <input_read+0x94>)
 8000c82:	f001 ff0b 	bl	8002a9c <HAL_GPIO_ReadPin>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	bf0c      	ite	eq
 8000c8c:	2301      	moveq	r3, #1
 8000c8e:	2300      	movne	r3, #0
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	727b      	strb	r3, [r7, #9]
    s.left  = (HAL_GPIO_ReadPin(GPIOB, BTN_3_Pin) == GPIO_PIN_RESET);
 8000c94:	2102      	movs	r1, #2
 8000c96:	4816      	ldr	r0, [pc, #88]	@ (8000cf0 <input_read+0x94>)
 8000c98:	f001 ff00 	bl	8002a9c <HAL_GPIO_ReadPin>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	bf0c      	ite	eq
 8000ca2:	2301      	moveq	r3, #1
 8000ca4:	2300      	movne	r3, #0
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	72bb      	strb	r3, [r7, #10]
    s.right = (HAL_GPIO_ReadPin(BTN_4_GPIO_Port, BTN_4_Pin) == GPIO_PIN_RESET);
 8000caa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cae:	4810      	ldr	r0, [pc, #64]	@ (8000cf0 <input_read+0x94>)
 8000cb0:	f001 fef4 	bl	8002a9c <HAL_GPIO_ReadPin>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	bf0c      	ite	eq
 8000cba:	2301      	moveq	r3, #1
 8000cbc:	2300      	movne	r3, #0
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	72fb      	strb	r3, [r7, #11]
    s.a     = (HAL_GPIO_ReadPin(GPIOB, BTN_5_Pin) == GPIO_PIN_RESET);
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	480a      	ldr	r0, [pc, #40]	@ (8000cf0 <input_read+0x94>)
 8000cc6:	f001 fee9 	bl	8002a9c <HAL_GPIO_ReadPin>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	bf0c      	ite	eq
 8000cd0:	2301      	moveq	r3, #1
 8000cd2:	2300      	movne	r3, #0
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	733b      	strb	r3, [r7, #12]
    return s;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	f107 0308 	add.w	r3, r7, #8
 8000ce0:	6818      	ldr	r0, [r3, #0]
 8000ce2:	6010      	str	r0, [r2, #0]
 8000ce4:	791b      	ldrb	r3, [r3, #4]
 8000ce6:	7113      	strb	r3, [r2, #4]
}
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40020400 	.word	0x40020400

08000cf4 <input_clear>:


void input_clear(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
    // read pins once to clear any bounce or latched states
    input_read();
 8000cfa:	463b      	mov	r3, r7
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ffad 	bl	8000c5c <input_read>
    osDelay(20);
 8000d02:	2014      	movs	r0, #20
 8000d04:	f004 ff45 	bl	8005b92 <osDelay>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d10:	b5b0      	push	{r4, r5, r7, lr}
 8000d12:	b088      	sub	sp, #32
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d16:	f001 fb03 	bl	8002320 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d1a:	f000 f825 	bl	8000d68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d1e:	f000 f959 	bl	8000fd4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d22:	f000 f8b7 	bl	8000e94 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000d26:	f000 f887 	bl	8000e38 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000d2a:	f000 f929 	bl	8000f80 <MX_USART2_UART_Init>
//  TIM2->CCR1=2500;
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
//  HAL_Delay(1000);
//  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
//  buzzer_init();
  ssd1306_Init();
 8000d2e:	f000 fd4b 	bl	80017c8 <ssd1306_Init>

  comm_init();
 8000d32:	f7ff feb7 	bl	8000aa4 <comm_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000d36:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <main+0x50>)
 8000d38:	1d3c      	adds	r4, r7, #4
 8000d3a:	461d      	mov	r5, r3
 8000d3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d40:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f004 fed4 	bl	8005afa <osThreadCreate>
 8000d52:	4603      	mov	r3, r0
 8000d54:	4a03      	ldr	r2, [pc, #12]	@ (8000d64 <main+0x54>)
 8000d56:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000d58:	f004 fec8 	bl	8005aec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <main+0x4c>
 8000d60:	080083b4 	.word	0x080083b4
 8000d64:	20000d08 	.word	0x20000d08

08000d68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b094      	sub	sp, #80	@ 0x50
 8000d6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d6e:	f107 0320 	add.w	r3, r7, #32
 8000d72:	2230      	movs	r2, #48	@ 0x30
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f006 fa95 	bl	80072a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d7c:	f107 030c 	add.w	r3, r7, #12
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	4b27      	ldr	r3, [pc, #156]	@ (8000e30 <SystemClock_Config+0xc8>)
 8000d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d94:	4a26      	ldr	r2, [pc, #152]	@ (8000e30 <SystemClock_Config+0xc8>)
 8000d96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d9c:	4b24      	ldr	r3, [pc, #144]	@ (8000e30 <SystemClock_Config+0xc8>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000da8:	2300      	movs	r3, #0
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	4b21      	ldr	r3, [pc, #132]	@ (8000e34 <SystemClock_Config+0xcc>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a20      	ldr	r2, [pc, #128]	@ (8000e34 <SystemClock_Config+0xcc>)
 8000db2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000db6:	6013      	str	r3, [r2, #0]
 8000db8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e34 <SystemClock_Config+0xcc>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000dd8:	230c      	movs	r3, #12
 8000dda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000ddc:	2360      	movs	r3, #96	@ 0x60
 8000dde:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000de0:	2302      	movs	r3, #2
 8000de2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000de4:	2304      	movs	r3, #4
 8000de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de8:	f107 0320 	add.w	r3, r7, #32
 8000dec:	4618      	mov	r0, r3
 8000dee:	f002 fb1b 	bl	8003428 <HAL_RCC_OscConfig>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000df8:	f000 f970 	bl	80010dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfc:	230f      	movs	r3, #15
 8000dfe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e00:	2302      	movs	r3, #2
 8000e02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e0c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e12:	f107 030c 	add.w	r3, r7, #12
 8000e16:	2103      	movs	r1, #3
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f002 fd7d 	bl	8003918 <HAL_RCC_ClockConfig>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e24:	f000 f95a 	bl	80010dc <Error_Handler>
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3750      	adds	r7, #80	@ 0x50
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40007000 	.word	0x40007000

08000e38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e3c:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e3e:	4a13      	ldr	r2, [pc, #76]	@ (8000e8c <MX_I2C1_Init+0x54>)
 8000e40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e42:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e44:	4a12      	ldr	r2, [pc, #72]	@ (8000e90 <MX_I2C1_Init+0x58>)
 8000e46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e48:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e62:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e68:	4b07      	ldr	r3, [pc, #28]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e6e:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e74:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <MX_I2C1_Init+0x50>)
 8000e76:	f001 fe29 	bl	8002acc <HAL_I2C_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e80:	f000 f92c 	bl	80010dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000c24 	.word	0x20000c24
 8000e8c:	40005400 	.word	0x40005400
 8000e90:	000186a0 	.word	0x000186a0

08000e94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08e      	sub	sp, #56	@ 0x38
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	601a      	str	r2, [r3, #0]
 8000ea2:	605a      	str	r2, [r3, #4]
 8000ea4:	609a      	str	r2, [r3, #8]
 8000ea6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea8:	f107 0320 	add.w	r3, r7, #32
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
 8000ec0:	615a      	str	r2, [r3, #20]
 8000ec2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000ec6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8000ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8000ed8:	4b28      	ldr	r3, [pc, #160]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000eda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ede:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee0:	4b26      	ldr	r3, [pc, #152]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee6:	4b25      	ldr	r3, [pc, #148]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eec:	4823      	ldr	r0, [pc, #140]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000eee:	f002 fef3 	bl	8003cd8 <HAL_TIM_Base_Init>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000ef8:	f000 f8f0 	bl	80010dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000efc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f00:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f06:	4619      	mov	r1, r3
 8000f08:	481c      	ldr	r0, [pc, #112]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000f0a:	f003 f963 	bl	80041d4 <HAL_TIM_ConfigClockSource>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000f14:	f000 f8e2 	bl	80010dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f18:	4818      	ldr	r0, [pc, #96]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000f1a:	f002 ff2c 	bl	8003d76 <HAL_TIM_PWM_Init>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000f24:	f000 f8da 	bl	80010dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f30:	f107 0320 	add.w	r3, r7, #32
 8000f34:	4619      	mov	r1, r3
 8000f36:	4811      	ldr	r0, [pc, #68]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000f38:	f003 fce6 	bl	8004908 <HAL_TIMEx_MasterConfigSynchronization>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000f42:	f000 f8cb 	bl	80010dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f46:	2360      	movs	r3, #96	@ 0x60
 8000f48:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8000f4a:	2332      	movs	r3, #50	@ 0x32
 8000f4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2204      	movs	r2, #4
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4807      	ldr	r0, [pc, #28]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000f5e:	f003 f877 	bl	8004050 <HAL_TIM_PWM_ConfigChannel>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000f68:	f000 f8b8 	bl	80010dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f6c:	4803      	ldr	r0, [pc, #12]	@ (8000f7c <MX_TIM2_Init+0xe8>)
 8000f6e:	f000 ff0d 	bl	8001d8c <HAL_TIM_MspPostInit>

}
 8000f72:	bf00      	nop
 8000f74:	3738      	adds	r7, #56	@ 0x38
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000c78 	.word	0x20000c78

08000f80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f84:	4b11      	ldr	r3, [pc, #68]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000f86:	4a12      	ldr	r2, [pc, #72]	@ (8000fd0 <MX_USART2_UART_Init+0x50>)
 8000f88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f8a:	4b10      	ldr	r3, [pc, #64]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000f8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f92:	4b0e      	ldr	r3, [pc, #56]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f98:	4b0c      	ldr	r3, [pc, #48]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000fa6:	220c      	movs	r2, #12
 8000fa8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000faa:	4b08      	ldr	r3, [pc, #32]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fb0:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fb6:	4805      	ldr	r0, [pc, #20]	@ (8000fcc <MX_USART2_UART_Init+0x4c>)
 8000fb8:	f003 fd14 	bl	80049e4 <HAL_UART_Init>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000fc2:	f000 f88b 	bl	80010dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000cc0 	.word	0x20000cc0
 8000fd0:	40004400 	.word	0x40004400

08000fd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fda:	f107 030c 	add.w	r3, r7, #12
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
 8000fe6:	60da      	str	r2, [r3, #12]
 8000fe8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	4b24      	ldr	r3, [pc, #144]	@ (8001080 <MX_GPIO_Init+0xac>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a23      	ldr	r2, [pc, #140]	@ (8001080 <MX_GPIO_Init+0xac>)
 8000ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b21      	ldr	r3, [pc, #132]	@ (8001080 <MX_GPIO_Init+0xac>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001002:	60bb      	str	r3, [r7, #8]
 8001004:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	607b      	str	r3, [r7, #4]
 800100a:	4b1d      	ldr	r3, [pc, #116]	@ (8001080 <MX_GPIO_Init+0xac>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a1c      	ldr	r2, [pc, #112]	@ (8001080 <MX_GPIO_Init+0xac>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <MX_GPIO_Init+0xac>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	603b      	str	r3, [r7, #0]
 8001026:	4b16      	ldr	r3, [pc, #88]	@ (8001080 <MX_GPIO_Init+0xac>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a15      	ldr	r2, [pc, #84]	@ (8001080 <MX_GPIO_Init+0xac>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b13      	ldr	r3, [pc, #76]	@ (8001080 <MX_GPIO_Init+0xac>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	603b      	str	r3, [r7, #0]
 800103c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : BTN_5_Pin BTN_3_Pin BTN_1_Pin BTN_2_Pin */
  GPIO_InitStruct.Pin = BTN_5_Pin|BTN_3_Pin|BTN_1_Pin|BTN_2_Pin;
 800103e:	f241 4303 	movw	r3, #5123	@ 0x1403
 8001042:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001044:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001048:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800104a:	2301      	movs	r3, #1
 800104c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4619      	mov	r1, r3
 8001054:	480b      	ldr	r0, [pc, #44]	@ (8001084 <MX_GPIO_Init+0xb0>)
 8001056:	f001 fb9d 	bl	8002794 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_4_Pin */
  GPIO_InitStruct.Pin = BTN_4_Pin;
 800105a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800105e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001060:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001064:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001066:	2301      	movs	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_4_GPIO_Port, &GPIO_InitStruct);
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	4619      	mov	r1, r3
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <MX_GPIO_Init+0xb0>)
 8001072:	f001 fb8f 	bl	8002794 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001076:	bf00      	nop
 8001078:	3720      	adds	r7, #32
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800
 8001084:	40020400 	.word	0x40020400

08001088 <StartDefaultTask>:
//  }
//  /* USER CODE END 5 */
//}

void StartDefaultTask(void const * argument)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  menu_init();
 8001090:	f000 f832 	bl	80010f8 <menu_init>

  for(;;)
  {
    AppID app = menu_run();
 8001094:	f000 f84e 	bl	8001134 <menu_run>
 8001098:	4603      	mov	r3, r0
 800109a:	73fb      	strb	r3, [r7, #15]
    osDelay(50);
 800109c:	2032      	movs	r0, #50	@ 0x32
 800109e:	f004 fd78 	bl	8005b92 <osDelay>

    if (app == APP_SNAKE) {
 80010a2:	7bfb      	ldrb	r3, [r7, #15]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d015      	beq.n	80010d4 <StartDefaultTask+0x4c>
        // snake_run();
    }
    else if (app == APP_PONG) {
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d103      	bne.n	80010b6 <StartDefaultTask+0x2e>
        int score = pong_run();
 80010ae:	f000 fa17 	bl	80014e0 <pong_run>
 80010b2:	60b8      	str	r0, [r7, #8]
 80010b4:	e00e      	b.n	80010d4 <StartDefaultTask+0x4c>
        (void)score;
    }
    else if (app == APP_TODO) {
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	2b05      	cmp	r3, #5
 80010ba:	d102      	bne.n	80010c2 <StartDefaultTask+0x3a>
        todo_run();
 80010bc:	f000 fff8 	bl	80020b0 <todo_run>
 80010c0:	e008      	b.n	80010d4 <StartDefaultTask+0x4c>
    }
    else if (app == APP_IMAGE) {
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	2b06      	cmp	r3, #6
 80010c6:	d102      	bne.n	80010ce <StartDefaultTask+0x46>
        image_viewer_run();
 80010c8:	f7ff fda6 	bl	8000c18 <image_viewer_run>
 80010cc:	e002      	b.n	80010d4 <StartDefaultTask+0x4c>
    }
    else {
        osDelay(10);
 80010ce:	200a      	movs	r0, #10
 80010d0:	f004 fd5f 	bl	8005b92 <osDelay>
    }

    osDelay(1);
 80010d4:	2001      	movs	r0, #1
 80010d6:	f004 fd5c 	bl	8005b92 <osDelay>
  {
 80010da:	e7db      	b.n	8001094 <StartDefaultTask+0xc>

080010dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e0:	b672      	cpsid	i
}
 80010e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <Error_Handler+0x8>

080010e8 <nine_line_offset>:
	"Snake"
};


/* helper to avoid compile error for earlier placeholder call */
static inline int nine_line_offset(void){ return 10; }
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	230a      	movs	r3, #10
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <menu_init>:

void menu_init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 80010fe:	2000      	movs	r0, #0
 8001100:	f000 fbcc 	bl	800189c <ssd1306_Fill>
    ssd1306_SetCursor(0,0);
 8001104:	2100      	movs	r1, #0
 8001106:	2000      	movs	r0, #0
 8001108:	f000 fd14 	bl	8001b34 <ssd1306_SetCursor>
    ssd1306_WriteString("MAIN MENU", Font_7x10, White);
 800110c:	4b07      	ldr	r3, [pc, #28]	@ (800112c <menu_init+0x34>)
 800110e:	2201      	movs	r2, #1
 8001110:	9200      	str	r2, [sp, #0]
 8001112:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001114:	4806      	ldr	r0, [pc, #24]	@ (8001130 <menu_init+0x38>)
 8001116:	f000 fce7 	bl	8001ae8 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 800111a:	f000 fbd7 	bl	80018cc <ssd1306_UpdateScreen>
    HAL_Delay(650);
 800111e:	f240 208a 	movw	r0, #650	@ 0x28a
 8001122:	f001 f96f 	bl	8002404 <HAL_Delay>
}
 8001126:	bf00      	nop
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	08008c10 	.word	0x08008c10
 8001130:	08008408 	.word	0x08008408

08001134 <menu_run>:

AppID menu_run(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af02      	add	r7, sp, #8
    int selected = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
    InputState in;

    while (1)
    {
        ssd1306_Fill(Black);
 800113e:	2000      	movs	r0, #0
 8001140:	f000 fbac 	bl	800189c <ssd1306_Fill>
        for (int i = 0; i < APP_COUNT; i++) {
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	e00f      	b.n	800116a <menu_run+0x36>
            ssd1306_SetCursor(0, i* nine_line_offset()); // helper to compute y (implement below)
 800114a:	f7ff ffcd 	bl	80010e8 <nine_line_offset>
 800114e:	4603      	mov	r3, r0
 8001150:	b2da      	uxtb	r2, r3
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	fb12 f303 	smulbb	r3, r2, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4619      	mov	r1, r3
 800115e:	2000      	movs	r0, #0
 8001160:	f000 fce8 	bl	8001b34 <ssd1306_SetCursor>
        for (int i = 0; i < APP_COUNT; i++) {
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	3301      	adds	r3, #1
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	2b06      	cmp	r3, #6
 800116e:	ddec      	ble.n	800114a <menu_run+0x16>
        }
        // simple layout
        for (int i = 0; i < APP_COUNT; i++) {
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	e02a      	b.n	80011cc <menu_run+0x98>
            ssd1306_SetCursor(0, i*10);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	461a      	mov	r2, r3
 800117c:	0092      	lsls	r2, r2, #2
 800117e:	4413      	add	r3, r2
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	b2db      	uxtb	r3, r3
 8001184:	4619      	mov	r1, r3
 8001186:	2000      	movs	r0, #0
 8001188:	f000 fcd4 	bl	8001b34 <ssd1306_SetCursor>
            if (i == selected)
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	429a      	cmp	r2, r3
 8001192:	d107      	bne.n	80011a4 <menu_run+0x70>
                ssd1306_WriteString(">", Font_7x10, White);
 8001194:	4b2a      	ldr	r3, [pc, #168]	@ (8001240 <menu_run+0x10c>)
 8001196:	2201      	movs	r2, #1
 8001198:	9200      	str	r2, [sp, #0]
 800119a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800119c:	4829      	ldr	r0, [pc, #164]	@ (8001244 <menu_run+0x110>)
 800119e:	f000 fca3 	bl	8001ae8 <ssd1306_WriteString>
 80011a2:	e006      	b.n	80011b2 <menu_run+0x7e>
            else
                ssd1306_WriteString(" ", Font_7x10, White);
 80011a4:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <menu_run+0x10c>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	9200      	str	r2, [sp, #0]
 80011aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ac:	4826      	ldr	r0, [pc, #152]	@ (8001248 <menu_run+0x114>)
 80011ae:	f000 fc9b 	bl	8001ae8 <ssd1306_WriteString>

            ssd1306_WriteString(items[i], Font_7x10, White);
 80011b2:	4a26      	ldr	r2, [pc, #152]	@ (800124c <menu_run+0x118>)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011ba:	4b21      	ldr	r3, [pc, #132]	@ (8001240 <menu_run+0x10c>)
 80011bc:	2201      	movs	r2, #1
 80011be:	9200      	str	r2, [sp, #0]
 80011c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011c2:	f000 fc91 	bl	8001ae8 <ssd1306_WriteString>
        for (int i = 0; i < APP_COUNT; i++) {
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3301      	adds	r3, #1
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2b06      	cmp	r3, #6
 80011d0:	ddd1      	ble.n	8001176 <menu_run+0x42>
        }
        ssd1306_UpdateScreen();
 80011d2:	f000 fb7b 	bl	80018cc <ssd1306_UpdateScreen>

        in = input_read();
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fd3f 	bl	8000c5c <input_read>
        if (in.up) {
 80011de:	793b      	ldrb	r3, [r7, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00a      	beq.n	80011fa <menu_run+0xc6>
            if (selected > 0) selected--;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	dd02      	ble.n	80011f0 <menu_run+0xbc>
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	3b01      	subs	r3, #1
 80011ee:	617b      	str	r3, [r7, #20]
            buzzer_beep();
 80011f0:	f7ff fa38 	bl	8000664 <buzzer_beep>
            osDelay(150);
 80011f4:	2096      	movs	r0, #150	@ 0x96
 80011f6:	f004 fccc 	bl	8005b92 <osDelay>
        }
        if (in.down) {
 80011fa:	797b      	ldrb	r3, [r7, #5]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00a      	beq.n	8001216 <menu_run+0xe2>
            if (selected < APP_COUNT-1) selected++;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	2b05      	cmp	r3, #5
 8001204:	dc02      	bgt.n	800120c <menu_run+0xd8>
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	3301      	adds	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
            buzzer_beep();
 800120c:	f7ff fa2a 	bl	8000664 <buzzer_beep>
            osDelay(150);
 8001210:	2096      	movs	r0, #150	@ 0x96
 8001212:	f004 fcbe 	bl	8005b92 <osDelay>
        }
        if (in.a) {
 8001216:	7a3b      	ldrb	r3, [r7, #8]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d009      	beq.n	8001230 <menu_run+0xfc>
            buzzer_beep();
 800121c:	f7ff fa22 	bl	8000664 <buzzer_beep>
            osDelay(120);
 8001220:	2078      	movs	r0, #120	@ 0x78
 8001222:	f004 fcb6 	bl	8005b92 <osDelay>

            input_clear();        // <- fixes exit menu freeze
 8001226:	f7ff fd65 	bl	8000cf4 <input_clear>
            return (AppID)selected;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	e003      	b.n	8001238 <menu_run+0x104>
        }
        osDelay(50);
 8001230:	2032      	movs	r0, #50	@ 0x32
 8001232:	f004 fcae 	bl	8005b92 <osDelay>
        ssd1306_Fill(Black);
 8001236:	e782      	b.n	800113e <menu_run+0xa>
    }
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	08008c10 	.word	0x08008c10
 8001244:	08008414 	.word	0x08008414
 8001248:	08008418 	.word	0x08008418
 800124c:	20000000 	.word	0x20000000

08001250 <pong_exit_menu>:
#define EXIT_RESUME   0
#define EXIT_RESTART  1
#define EXIT_END      2

static int pong_exit_menu(int score)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b094      	sub	sp, #80	@ 0x50
 8001254:	af02      	add	r7, sp, #8
 8001256:	6078      	str	r0, [r7, #4]
    int selection = 0;      // 0 = Resume, 1 = Restart, 2 = End
 8001258:	2300      	movs	r3, #0
 800125a:	647b      	str	r3, [r7, #68]	@ 0x44
    const char* items[3] = { "Resume", "Restart", "End" };
 800125c:	4a47      	ldr	r2, [pc, #284]	@ (800137c <pong_exit_menu+0x12c>)
 800125e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001262:	ca07      	ldmia	r2, {r0, r1, r2}
 8001264:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    input_clear();
 8001268:	f7ff fd44 	bl	8000cf4 <input_clear>
    while (1)
    {
        ssd1306_Fill(Black);
 800126c:	2000      	movs	r0, #0
 800126e:	f000 fb15 	bl	800189c <ssd1306_Fill>
        ssd1306_SetCursor(25, 0);
 8001272:	2100      	movs	r1, #0
 8001274:	2019      	movs	r0, #25
 8001276:	f000 fc5d 	bl	8001b34 <ssd1306_SetCursor>
        ssd1306_WriteString("GAME OVER", Font_7x10, White);
 800127a:	4b41      	ldr	r3, [pc, #260]	@ (8001380 <pong_exit_menu+0x130>)
 800127c:	2201      	movs	r2, #1
 800127e:	9200      	str	r2, [sp, #0]
 8001280:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001282:	4840      	ldr	r0, [pc, #256]	@ (8001384 <pong_exit_menu+0x134>)
 8001284:	f000 fc30 	bl	8001ae8 <ssd1306_WriteString>

        char buf[32];
        snprintf(buf, sizeof(buf), "Score: %d", score);
 8001288:	f107 000c 	add.w	r0, r7, #12
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4a3e      	ldr	r2, [pc, #248]	@ (8001388 <pong_exit_menu+0x138>)
 8001290:	2120      	movs	r1, #32
 8001292:	f005 ff8f 	bl	80071b4 <sniprintf>
        ssd1306_SetCursor(10, 16);
 8001296:	2110      	movs	r1, #16
 8001298:	200a      	movs	r0, #10
 800129a:	f000 fc4b 	bl	8001b34 <ssd1306_SetCursor>
        ssd1306_WriteString(buf, Font_7x10, White);
 800129e:	4b38      	ldr	r3, [pc, #224]	@ (8001380 <pong_exit_menu+0x130>)
 80012a0:	f107 000c 	add.w	r0, r7, #12
 80012a4:	2201      	movs	r2, #1
 80012a6:	9200      	str	r2, [sp, #0]
 80012a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012aa:	f000 fc1d 	bl	8001ae8 <ssd1306_WriteString>

        // Draw options
        for (int i = 0; i < 3; i++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80012b2:	e02e      	b.n	8001312 <pong_exit_menu+0xc2>
        {
            ssd1306_SetCursor(10, 32 + i*12);
 80012b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	461a      	mov	r2, r3
 80012ba:	0052      	lsls	r2, r2, #1
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	3320      	adds	r3, #32
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	4619      	mov	r1, r3
 80012c8:	200a      	movs	r0, #10
 80012ca:	f000 fc33 	bl	8001b34 <ssd1306_SetCursor>
            if (i == selection) {
 80012ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80012d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d107      	bne.n	80012e6 <pong_exit_menu+0x96>
                ssd1306_WriteString("> ", Font_7x10, White);
 80012d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <pong_exit_menu+0x130>)
 80012d8:	2201      	movs	r2, #1
 80012da:	9200      	str	r2, [sp, #0]
 80012dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012de:	482b      	ldr	r0, [pc, #172]	@ (800138c <pong_exit_menu+0x13c>)
 80012e0:	f000 fc02 	bl	8001ae8 <ssd1306_WriteString>
 80012e4:	e006      	b.n	80012f4 <pong_exit_menu+0xa4>
            } else {
                ssd1306_WriteString("  ", Font_7x10, White);
 80012e6:	4b26      	ldr	r3, [pc, #152]	@ (8001380 <pong_exit_menu+0x130>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	9200      	str	r2, [sp, #0]
 80012ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ee:	4828      	ldr	r0, [pc, #160]	@ (8001390 <pong_exit_menu+0x140>)
 80012f0:	f000 fbfa 	bl	8001ae8 <ssd1306_WriteString>
            }
            ssd1306_WriteString((char*)items[i], Font_7x10, White);
 80012f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	3348      	adds	r3, #72	@ 0x48
 80012fa:	443b      	add	r3, r7
 80012fc:	f853 0c14 	ldr.w	r0, [r3, #-20]
 8001300:	4b1f      	ldr	r3, [pc, #124]	@ (8001380 <pong_exit_menu+0x130>)
 8001302:	2201      	movs	r2, #1
 8001304:	9200      	str	r2, [sp, #0]
 8001306:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001308:	f000 fbee 	bl	8001ae8 <ssd1306_WriteString>
        for (int i = 0; i < 3; i++)
 800130c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800130e:	3301      	adds	r3, #1
 8001310:	643b      	str	r3, [r7, #64]	@ 0x40
 8001312:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001314:	2b02      	cmp	r3, #2
 8001316:	ddcd      	ble.n	80012b4 <pong_exit_menu+0x64>
        }

        ssd1306_UpdateScreen();
 8001318:	f000 fad8 	bl	80018cc <ssd1306_UpdateScreen>

        // Read input
        InputState in = input_read();
 800131c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fc9b 	bl	8000c5c <input_read>
        if (in.up) {
 8001326:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132a:	2b00      	cmp	r3, #0
 800132c:	d008      	beq.n	8001340 <pong_exit_menu+0xf0>
            if (selection > 0) selection--;
 800132e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001330:	2b00      	cmp	r3, #0
 8001332:	dd02      	ble.n	800133a <pong_exit_menu+0xea>
 8001334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001336:	3b01      	subs	r3, #1
 8001338:	647b      	str	r3, [r7, #68]	@ 0x44
            osDelay(100);
 800133a:	2064      	movs	r0, #100	@ 0x64
 800133c:	f004 fc29 	bl	8005b92 <osDelay>
        }
        if (in.down) {
 8001340:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001344:	2b00      	cmp	r3, #0
 8001346:	d008      	beq.n	800135a <pong_exit_menu+0x10a>
            if (selection < 2) selection++;
 8001348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800134a:	2b01      	cmp	r3, #1
 800134c:	dc02      	bgt.n	8001354 <pong_exit_menu+0x104>
 800134e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001350:	3301      	adds	r3, #1
 8001352:	647b      	str	r3, [r7, #68]	@ 0x44
            osDelay(100);
 8001354:	2064      	movs	r0, #100	@ 0x64
 8001356:	f004 fc1c 	bl	8005b92 <osDelay>
        }
        if (in.a) {
 800135a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800135e:	2b00      	cmp	r3, #0
 8001360:	d004      	beq.n	800136c <pong_exit_menu+0x11c>
            osDelay(100);
 8001362:	2064      	movs	r0, #100	@ 0x64
 8001364:	f004 fc15 	bl	8005b92 <osDelay>
            return selection;   // 0/1/2
 8001368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800136a:	e003      	b.n	8001374 <pong_exit_menu+0x124>
        }

        osDelay(10);
 800136c:	200a      	movs	r0, #10
 800136e:	f004 fc10 	bl	8005b92 <osDelay>
    {
 8001372:	e77b      	b.n	800126c <pong_exit_menu+0x1c>
    }
}
 8001374:	4618      	mov	r0, r3
 8001376:	3748      	adds	r7, #72	@ 0x48
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	08008450 	.word	0x08008450
 8001380:	08008c10 	.word	0x08008c10
 8001384:	0800841c 	.word	0x0800841c
 8001388:	08008428 	.word	0x08008428
 800138c:	08008434 	.word	0x08008434
 8001390:	08008438 	.word	0x08008438

08001394 <reset_ball>:


/* ------------ Reset Ball ---------------- */
static void reset_ball(int dir)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
    ball_x = SSD1306_WIDTH / 2;
 800139c:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <reset_ball+0x50>)
 800139e:	2240      	movs	r2, #64	@ 0x40
 80013a0:	601a      	str	r2, [r3, #0]
    ball_y = SSD1306_HEIGHT / 2;
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <reset_ball+0x54>)
 80013a4:	2220      	movs	r2, #32
 80013a6:	601a      	str	r2, [r3, #0]

    ball_vx = dir * 2;               // was 1 â†’ now 2x faster
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	4a0f      	ldr	r2, [pc, #60]	@ (80013ec <reset_ball+0x58>)
 80013ae:	6013      	str	r3, [r2, #0]
    ball_vy = (rand() % 3) - 1;
 80013b0:	f005 fe00 	bl	8006fb4 <rand>
 80013b4:	4601      	mov	r1, r0
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <reset_ball+0x5c>)
 80013b8:	fb83 3201 	smull	r3, r2, r3, r1
 80013bc:	17cb      	asrs	r3, r1, #31
 80013be:	1ad2      	subs	r2, r2, r3
 80013c0:	4613      	mov	r3, r2
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	4413      	add	r3, r2
 80013c6:	1aca      	subs	r2, r1, r3
 80013c8:	1e53      	subs	r3, r2, #1
 80013ca:	4a0a      	ldr	r2, [pc, #40]	@ (80013f4 <reset_ball+0x60>)
 80013cc:	6013      	str	r3, [r2, #0]
    if (ball_vy == 0) ball_vy = 1;
 80013ce:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <reset_ball+0x60>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d102      	bne.n	80013dc <reset_ball+0x48>
 80013d6:	4b07      	ldr	r3, [pc, #28]	@ (80013f4 <reset_ball+0x60>)
 80013d8:	2201      	movs	r2, #1
 80013da:	601a      	str	r2, [r3, #0]
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000d14 	.word	0x20000d14
 80013e8:	20000d18 	.word	0x20000d18
 80013ec:	20000d1c 	.word	0x20000d1c
 80013f0:	55555556 	.word	0x55555556
 80013f4:	20000d20 	.word	0x20000d20

080013f8 <draw_pong>:
/* -------------- Draw everything ------------------ */
static int prev_p1_y = -1, prev_p2_y = -1;
static int prev_ball_x = -1, prev_ball_y = -1;


static void draw_pong(void) {
 80013f8:	b590      	push	{r4, r7, lr}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);/* Player Paddle */
 80013fe:	2000      	movs	r0, #0
 8001400:	f000 fa4c 	bl	800189c <ssd1306_Fill>
	ssd1306_FillRectangle( 2, p1_y, 2 + PADDLE_W - 1, p1_y + PADDLE_H - 1, White ); /* AI Paddle */
 8001404:	4b2e      	ldr	r3, [pc, #184]	@ (80014c0 <draw_pong+0xc8>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	b2d9      	uxtb	r1, r3
 800140a:	4b2d      	ldr	r3, [pc, #180]	@ (80014c0 <draw_pong+0xc8>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	b2db      	uxtb	r3, r3
 8001410:	330f      	adds	r3, #15
 8001412:	b2db      	uxtb	r3, r3
 8001414:	2201      	movs	r2, #1
 8001416:	9200      	str	r2, [sp, #0]
 8001418:	2204      	movs	r2, #4
 800141a:	2002      	movs	r0, #2
 800141c:	f000 fba2 	bl	8001b64 <ssd1306_FillRectangle>
	ssd1306_FillRectangle( SSD1306_WIDTH - 2 - PADDLE_W, p2_y, SSD1306_WIDTH - 2 - 1, p2_y + PADDLE_H - 1, White ); /* Ball */
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <draw_pong+0xcc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	b2d9      	uxtb	r1, r3
 8001426:	4b27      	ldr	r3, [pc, #156]	@ (80014c4 <draw_pong+0xcc>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	b2db      	uxtb	r3, r3
 800142c:	330f      	adds	r3, #15
 800142e:	b2db      	uxtb	r3, r3
 8001430:	2201      	movs	r2, #1
 8001432:	9200      	str	r2, [sp, #0]
 8001434:	227d      	movs	r2, #125	@ 0x7d
 8001436:	207b      	movs	r0, #123	@ 0x7b
 8001438:	f000 fb94 	bl	8001b64 <ssd1306_FillRectangle>
	ssd1306_FillRectangle( ball_x - BALL_S/2, ball_y - BALL_S/2, ball_x + BALL_S/2, ball_y + BALL_S/2, White ); /* Score */
 800143c:	4b22      	ldr	r3, [pc, #136]	@ (80014c8 <draw_pong+0xd0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
 8001442:	3b01      	subs	r3, #1
 8001444:	b2d8      	uxtb	r0, r3
 8001446:	4b21      	ldr	r3, [pc, #132]	@ (80014cc <draw_pong+0xd4>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	3b01      	subs	r3, #1
 800144e:	b2d9      	uxtb	r1, r3
 8001450:	4b1d      	ldr	r3, [pc, #116]	@ (80014c8 <draw_pong+0xd0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	3301      	adds	r3, #1
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b1c      	ldr	r3, [pc, #112]	@ (80014cc <draw_pong+0xd4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	3301      	adds	r3, #1
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2401      	movs	r4, #1
 8001466:	9400      	str	r4, [sp, #0]
 8001468:	f000 fb7c 	bl	8001b64 <ssd1306_FillRectangle>
	char buf[8];
	snprintf(buf, sizeof(buf), "%d", p1_score);
 800146c:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <draw_pong+0xd8>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4638      	mov	r0, r7
 8001472:	4a18      	ldr	r2, [pc, #96]	@ (80014d4 <draw_pong+0xdc>)
 8001474:	2108      	movs	r1, #8
 8001476:	f005 fe9d 	bl	80071b4 <sniprintf>
	ssd1306_SetCursor(48, 2);
 800147a:	2102      	movs	r1, #2
 800147c:	2030      	movs	r0, #48	@ 0x30
 800147e:	f000 fb59 	bl	8001b34 <ssd1306_SetCursor>
	ssd1306_WriteString(buf, Font_7x10, White);
 8001482:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <draw_pong+0xe0>)
 8001484:	4638      	mov	r0, r7
 8001486:	2201      	movs	r2, #1
 8001488:	9200      	str	r2, [sp, #0]
 800148a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800148c:	f000 fb2c 	bl	8001ae8 <ssd1306_WriteString>
	snprintf(buf, sizeof(buf), "%d", p2_score);
 8001490:	4b12      	ldr	r3, [pc, #72]	@ (80014dc <draw_pong+0xe4>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4638      	mov	r0, r7
 8001496:	4a0f      	ldr	r2, [pc, #60]	@ (80014d4 <draw_pong+0xdc>)
 8001498:	2108      	movs	r1, #8
 800149a:	f005 fe8b 	bl	80071b4 <sniprintf>
	ssd1306_SetCursor(128 - 48 - 7, 2);
 800149e:	2102      	movs	r1, #2
 80014a0:	2049      	movs	r0, #73	@ 0x49
 80014a2:	f000 fb47 	bl	8001b34 <ssd1306_SetCursor>
	ssd1306_WriteString(buf, Font_7x10, White);
 80014a6:	4b0c      	ldr	r3, [pc, #48]	@ (80014d8 <draw_pong+0xe0>)
 80014a8:	4638      	mov	r0, r7
 80014aa:	2201      	movs	r2, #1
 80014ac:	9200      	str	r2, [sp, #0]
 80014ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014b0:	f000 fb1a 	bl	8001ae8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80014b4:	f000 fa0a 	bl	80018cc <ssd1306_UpdateScreen>
	}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd90      	pop	{r4, r7, pc}
 80014c0:	20000d0c 	.word	0x20000d0c
 80014c4:	20000d10 	.word	0x20000d10
 80014c8:	20000d14 	.word	0x20000d14
 80014cc:	20000d18 	.word	0x20000d18
 80014d0:	20000d24 	.word	0x20000d24
 80014d4:	0800845c 	.word	0x0800845c
 80014d8:	08008c10 	.word	0x08008c10
 80014dc:	20000d28 	.word	0x20000d28

080014e0 <pong_run>:
}


/* --------------- PONG GAME ------------------- */
int pong_run(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0

	ssd1306_Fill(Black);      // FULL CLEAR
 80014e6:	2000      	movs	r0, #0
 80014e8:	f000 f9d8 	bl	800189c <ssd1306_Fill>
    ssd1306_UpdateScreen();   // IMPORTANT
 80014ec:	f000 f9ee 	bl	80018cc <ssd1306_UpdateScreen>
    osDelay(50);
 80014f0:	2032      	movs	r0, #50	@ 0x32
 80014f2:	f004 fb4e 	bl	8005b92 <osDelay>
    // Initialize once at the start
    p1_y = (64 - PADDLE_H) / 2;
 80014f6:	4b90      	ldr	r3, [pc, #576]	@ (8001738 <pong_run+0x258>)
 80014f8:	2218      	movs	r2, #24
 80014fa:	601a      	str	r2, [r3, #0]
    p2_y = (64 - PADDLE_H) / 2;
 80014fc:	4b8f      	ldr	r3, [pc, #572]	@ (800173c <pong_run+0x25c>)
 80014fe:	2218      	movs	r2, #24
 8001500:	601a      	str	r2, [r3, #0]
    p1_score = 0;
 8001502:	4b8f      	ldr	r3, [pc, #572]	@ (8001740 <pong_run+0x260>)
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
    p2_score = 0;
 8001508:	4b8e      	ldr	r3, [pc, #568]	@ (8001744 <pong_run+0x264>)
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
    reset_ball(1);
 800150e:	2001      	movs	r0, #1
 8001510:	f7ff ff40 	bl	8001394 <reset_ball>

    int paused = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]

    while (1)
    {
        // Read input
        InputState in = input_read();
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fb9e 	bl	8000c5c <input_read>

        // â–º EXIT/PAUSE BUTTON
        if (in.a) {
 8001520:	7a3b      	ldrb	r3, [r7, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d03c      	beq.n	80015a0 <pong_run+0xc0>
        	input_clear();
 8001526:	f7ff fbe5 	bl	8000cf4 <input_clear>
            int choice = pong_exit_menu(p1_score);
 800152a:	4b85      	ldr	r3, [pc, #532]	@ (8001740 <pong_run+0x260>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fe8e 	bl	8001250 <pong_exit_menu>
 8001534:	60f8      	str	r0, [r7, #12]

            if (choice == EXIT_RESUME) {
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d10a      	bne.n	8001552 <pong_run+0x72>
                // Clear entire screen when returning
                ssd1306_Fill(Black);
 800153c:	2000      	movs	r0, #0
 800153e:	f000 f9ad 	bl	800189c <ssd1306_Fill>
                ssd1306_UpdateScreen();
 8001542:	f000 f9c3 	bl	80018cc <ssd1306_UpdateScreen>
                osDelay(50);
 8001546:	2032      	movs	r0, #50	@ 0x32
 8001548:	f004 fb23 	bl	8005b92 <osDelay>
                input_clear();
 800154c:	f7ff fbd2 	bl	8000cf4 <input_clear>
                ssd1306_UpdateScreen();
                return p1_score;
            }

            // IMPORTANT: Skip drawing this frame
            continue;
 8001550:	e0ec      	b.n	800172c <pong_run+0x24c>
            else if (choice == EXIT_RESTART) {
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d117      	bne.n	8001588 <pong_run+0xa8>
                p1_score = 0;
 8001558:	4b79      	ldr	r3, [pc, #484]	@ (8001740 <pong_run+0x260>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
                p2_score = 0;
 800155e:	4b79      	ldr	r3, [pc, #484]	@ (8001744 <pong_run+0x264>)
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
                p1_y = (64 - PADDLE_H)/2;
 8001564:	4b74      	ldr	r3, [pc, #464]	@ (8001738 <pong_run+0x258>)
 8001566:	2218      	movs	r2, #24
 8001568:	601a      	str	r2, [r3, #0]
                p2_y = (64 - PADDLE_H)/2;
 800156a:	4b74      	ldr	r3, [pc, #464]	@ (800173c <pong_run+0x25c>)
 800156c:	2218      	movs	r2, #24
 800156e:	601a      	str	r2, [r3, #0]
                reset_ball(1);
 8001570:	2001      	movs	r0, #1
 8001572:	f7ff ff0f 	bl	8001394 <reset_ball>
                ssd1306_Fill(Black);
 8001576:	2000      	movs	r0, #0
 8001578:	f000 f990 	bl	800189c <ssd1306_Fill>
                ssd1306_UpdateScreen();
 800157c:	f000 f9a6 	bl	80018cc <ssd1306_UpdateScreen>
                osDelay(50);
 8001580:	2032      	movs	r0, #50	@ 0x32
 8001582:	f004 fb06 	bl	8005b92 <osDelay>
            continue;
 8001586:	e0d1      	b.n	800172c <pong_run+0x24c>
            else if (choice == EXIT_END) {
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2b02      	cmp	r3, #2
 800158c:	f040 80ce 	bne.w	800172c <pong_run+0x24c>
                ssd1306_Fill(Black);
 8001590:	2000      	movs	r0, #0
 8001592:	f000 f983 	bl	800189c <ssd1306_Fill>
                ssd1306_UpdateScreen();
 8001596:	f000 f999 	bl	80018cc <ssd1306_UpdateScreen>
                return p1_score;
 800159a:	4b69      	ldr	r3, [pc, #420]	@ (8001740 <pong_run+0x260>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	e0c7      	b.n	8001730 <pong_run+0x250>
        }


        // Player input
        if (in.up)   p1_y -= 4;
 80015a0:	793b      	ldrb	r3, [r7, #4]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d004      	beq.n	80015b0 <pong_run+0xd0>
 80015a6:	4b64      	ldr	r3, [pc, #400]	@ (8001738 <pong_run+0x258>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	3b04      	subs	r3, #4
 80015ac:	4a62      	ldr	r2, [pc, #392]	@ (8001738 <pong_run+0x258>)
 80015ae:	6013      	str	r3, [r2, #0]
        if (in.down) p1_y += 4;
 80015b0:	797b      	ldrb	r3, [r7, #5]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d004      	beq.n	80015c0 <pong_run+0xe0>
 80015b6:	4b60      	ldr	r3, [pc, #384]	@ (8001738 <pong_run+0x258>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	3304      	adds	r3, #4
 80015bc:	4a5e      	ldr	r2, [pc, #376]	@ (8001738 <pong_run+0x258>)
 80015be:	6013      	str	r3, [r2, #0]


        if (p1_y < 0) p1_y = 0;
 80015c0:	4b5d      	ldr	r3, [pc, #372]	@ (8001738 <pong_run+0x258>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	da02      	bge.n	80015ce <pong_run+0xee>
 80015c8:	4b5b      	ldr	r3, [pc, #364]	@ (8001738 <pong_run+0x258>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
        if (p1_y > (64 - PADDLE_H)) p1_y = 64 - PADDLE_H;
 80015ce:	4b5a      	ldr	r3, [pc, #360]	@ (8001738 <pong_run+0x258>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2b30      	cmp	r3, #48	@ 0x30
 80015d4:	dd02      	ble.n	80015dc <pong_run+0xfc>
 80015d6:	4b58      	ldr	r3, [pc, #352]	@ (8001738 <pong_run+0x258>)
 80015d8:	2230      	movs	r2, #48	@ 0x30
 80015da:	601a      	str	r2, [r3, #0]

        // AI
        int p2_center = p2_y + PADDLE_H/2;
 80015dc:	4b57      	ldr	r3, [pc, #348]	@ (800173c <pong_run+0x25c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	3308      	adds	r3, #8
 80015e2:	613b      	str	r3, [r7, #16]
        if (p2_center < ball_y - 3) p2_y += 3;
 80015e4:	4b58      	ldr	r3, [pc, #352]	@ (8001748 <pong_run+0x268>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	3b03      	subs	r3, #3
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	da04      	bge.n	80015fa <pong_run+0x11a>
 80015f0:	4b52      	ldr	r3, [pc, #328]	@ (800173c <pong_run+0x25c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	3303      	adds	r3, #3
 80015f6:	4a51      	ldr	r2, [pc, #324]	@ (800173c <pong_run+0x25c>)
 80015f8:	6013      	str	r3, [r2, #0]
        if (p2_center > ball_y + 3) p2_y -= 3;
 80015fa:	4b53      	ldr	r3, [pc, #332]	@ (8001748 <pong_run+0x268>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	3303      	adds	r3, #3
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	429a      	cmp	r2, r3
 8001604:	dd04      	ble.n	8001610 <pong_run+0x130>
 8001606:	4b4d      	ldr	r3, [pc, #308]	@ (800173c <pong_run+0x25c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	3b03      	subs	r3, #3
 800160c:	4a4b      	ldr	r2, [pc, #300]	@ (800173c <pong_run+0x25c>)
 800160e:	6013      	str	r3, [r2, #0]
        if (p2_y < 0) p2_y = 0;
 8001610:	4b4a      	ldr	r3, [pc, #296]	@ (800173c <pong_run+0x25c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	da02      	bge.n	800161e <pong_run+0x13e>
 8001618:	4b48      	ldr	r3, [pc, #288]	@ (800173c <pong_run+0x25c>)
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
        if (p2_y > 64 - PADDLE_H) p2_y = 64 - PADDLE_H;
 800161e:	4b47      	ldr	r3, [pc, #284]	@ (800173c <pong_run+0x25c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b30      	cmp	r3, #48	@ 0x30
 8001624:	dd02      	ble.n	800162c <pong_run+0x14c>
 8001626:	4b45      	ldr	r3, [pc, #276]	@ (800173c <pong_run+0x25c>)
 8001628:	2230      	movs	r2, #48	@ 0x30
 800162a:	601a      	str	r2, [r3, #0]

        // Ball physics
        ball_x += ball_vx * 2;
 800162c:	4b47      	ldr	r3, [pc, #284]	@ (800174c <pong_run+0x26c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	005a      	lsls	r2, r3, #1
 8001632:	4b47      	ldr	r3, [pc, #284]	@ (8001750 <pong_run+0x270>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4413      	add	r3, r2
 8001638:	4a45      	ldr	r2, [pc, #276]	@ (8001750 <pong_run+0x270>)
 800163a:	6013      	str	r3, [r2, #0]
        ball_y += ball_vy * 2;
 800163c:	4b45      	ldr	r3, [pc, #276]	@ (8001754 <pong_run+0x274>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	005a      	lsls	r2, r3, #1
 8001642:	4b41      	ldr	r3, [pc, #260]	@ (8001748 <pong_run+0x268>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4413      	add	r3, r2
 8001648:	4a3f      	ldr	r2, [pc, #252]	@ (8001748 <pong_run+0x268>)
 800164a:	6013      	str	r3, [r2, #0]


        // Bounce top/bottom
        if (ball_y <= 0 || ball_y >= 63) {
 800164c:	4b3e      	ldr	r3, [pc, #248]	@ (8001748 <pong_run+0x268>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	dd03      	ble.n	800165c <pong_run+0x17c>
 8001654:	4b3c      	ldr	r3, [pc, #240]	@ (8001748 <pong_run+0x268>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b3e      	cmp	r3, #62	@ 0x3e
 800165a:	dd06      	ble.n	800166a <pong_run+0x18a>
            ball_vy = -ball_vy;
 800165c:	4b3d      	ldr	r3, [pc, #244]	@ (8001754 <pong_run+0x274>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	425b      	negs	r3, r3
 8001662:	4a3c      	ldr	r2, [pc, #240]	@ (8001754 <pong_run+0x274>)
 8001664:	6013      	str	r3, [r2, #0]
            buzzer_beep();
 8001666:	f7fe fffd 	bl	8000664 <buzzer_beep>
        }

        // Paddles
        if (ball_x <= (2 + PADDLE_W) &&
 800166a:	4b39      	ldr	r3, [pc, #228]	@ (8001750 <pong_run+0x270>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2b05      	cmp	r3, #5
 8001670:	dc17      	bgt.n	80016a2 <pong_run+0x1c2>
            ball_y >= p1_y && ball_y <= p1_y + PADDLE_H)
 8001672:	4b35      	ldr	r3, [pc, #212]	@ (8001748 <pong_run+0x268>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	4b30      	ldr	r3, [pc, #192]	@ (8001738 <pong_run+0x258>)
 8001678:	681b      	ldr	r3, [r3, #0]
        if (ball_x <= (2 + PADDLE_W) &&
 800167a:	429a      	cmp	r2, r3
 800167c:	db11      	blt.n	80016a2 <pong_run+0x1c2>
            ball_y >= p1_y && ball_y <= p1_y + PADDLE_H)
 800167e:	4b2e      	ldr	r3, [pc, #184]	@ (8001738 <pong_run+0x258>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f103 0210 	add.w	r2, r3, #16
 8001686:	4b30      	ldr	r3, [pc, #192]	@ (8001748 <pong_run+0x268>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	429a      	cmp	r2, r3
 800168c:	db09      	blt.n	80016a2 <pong_run+0x1c2>
        {
            ball_vx = -ball_vx;
 800168e:	4b2f      	ldr	r3, [pc, #188]	@ (800174c <pong_run+0x26c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	425b      	negs	r3, r3
 8001694:	4a2d      	ldr	r2, [pc, #180]	@ (800174c <pong_run+0x26c>)
 8001696:	6013      	str	r3, [r2, #0]
            ball_x = 2 + PADDLE_W + 1;
 8001698:	4b2d      	ldr	r3, [pc, #180]	@ (8001750 <pong_run+0x270>)
 800169a:	2206      	movs	r2, #6
 800169c:	601a      	str	r2, [r3, #0]
            buzzer_beep();
 800169e:	f7fe ffe1 	bl	8000664 <buzzer_beep>
        }

        if (ball_x >= (128 - PADDLE_W - 2) &&
 80016a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001750 <pong_run+0x270>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b7a      	cmp	r3, #122	@ 0x7a
 80016a8:	dd17      	ble.n	80016da <pong_run+0x1fa>
            ball_y >= p2_y && ball_y <= p2_y + PADDLE_H)
 80016aa:	4b27      	ldr	r3, [pc, #156]	@ (8001748 <pong_run+0x268>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	4b23      	ldr	r3, [pc, #140]	@ (800173c <pong_run+0x25c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
        if (ball_x >= (128 - PADDLE_W - 2) &&
 80016b2:	429a      	cmp	r2, r3
 80016b4:	db11      	blt.n	80016da <pong_run+0x1fa>
            ball_y >= p2_y && ball_y <= p2_y + PADDLE_H)
 80016b6:	4b21      	ldr	r3, [pc, #132]	@ (800173c <pong_run+0x25c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f103 0210 	add.w	r2, r3, #16
 80016be:	4b22      	ldr	r3, [pc, #136]	@ (8001748 <pong_run+0x268>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	db09      	blt.n	80016da <pong_run+0x1fa>
        {
            ball_vx = -ball_vx;
 80016c6:	4b21      	ldr	r3, [pc, #132]	@ (800174c <pong_run+0x26c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	425b      	negs	r3, r3
 80016cc:	4a1f      	ldr	r2, [pc, #124]	@ (800174c <pong_run+0x26c>)
 80016ce:	6013      	str	r3, [r2, #0]
            ball_x = 128 - PADDLE_W - 3;
 80016d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001750 <pong_run+0x270>)
 80016d2:	227a      	movs	r2, #122	@ 0x7a
 80016d4:	601a      	str	r2, [r3, #0]
            buzzer_beep();
 80016d6:	f7fe ffc5 	bl	8000664 <buzzer_beep>
        }

        // Scoring
        if (ball_x < 0) {
 80016da:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <pong_run+0x270>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	da0c      	bge.n	80016fc <pong_run+0x21c>
            p2_score++;
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <pong_run+0x264>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	3301      	adds	r3, #1
 80016e8:	4a16      	ldr	r2, [pc, #88]	@ (8001744 <pong_run+0x264>)
 80016ea:	6013      	str	r3, [r2, #0]
            buzzer_fail();
 80016ec:	f7fe ffde 	bl	80006ac <buzzer_fail>
            reset_ball(1);
 80016f0:	2001      	movs	r0, #1
 80016f2:	f7ff fe4f 	bl	8001394 <reset_ball>
            osDelay(200);
 80016f6:	20c8      	movs	r0, #200	@ 0xc8
 80016f8:	f004 fa4b 	bl	8005b92 <osDelay>
        }
        if (ball_x > 127) {
 80016fc:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <pong_run+0x270>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b7f      	cmp	r3, #127	@ 0x7f
 8001702:	dd0d      	ble.n	8001720 <pong_run+0x240>
            p1_score++;
 8001704:	4b0e      	ldr	r3, [pc, #56]	@ (8001740 <pong_run+0x260>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	4a0d      	ldr	r2, [pc, #52]	@ (8001740 <pong_run+0x260>)
 800170c:	6013      	str	r3, [r2, #0]
            buzzer_food();
 800170e:	f7fe ffb7 	bl	8000680 <buzzer_food>
            reset_ball(-1);
 8001712:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001716:	f7ff fe3d 	bl	8001394 <reset_ball>
            osDelay(200);
 800171a:	20c8      	movs	r0, #200	@ 0xc8
 800171c:	f004 fa39 	bl	8005b92 <osDelay>
        }

        draw_pong();
 8001720:	f7ff fe6a 	bl	80013f8 <draw_pong>
        osDelay(1);   // smaller delay = smoother animation
 8001724:	2001      	movs	r0, #1
 8001726:	f004 fa34 	bl	8005b92 <osDelay>
 800172a:	e6f5      	b.n	8001518 <pong_run+0x38>
            continue;
 800172c:	bf00      	nop
    {
 800172e:	e6f3      	b.n	8001518 <pong_run+0x38>

    }
}
 8001730:	4618      	mov	r0, r3
 8001732:	3718      	adds	r7, #24
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000d0c 	.word	0x20000d0c
 800173c:	20000d10 	.word	0x20000d10
 8001740:	20000d24 	.word	0x20000d24
 8001744:	20000d28 	.word	0x20000d28
 8001748:	20000d18 	.word	0x20000d18
 800174c:	20000d1c 	.word	0x20000d1c
 8001750:	20000d14 	.word	0x20000d14
 8001754:	20000d20 	.word	0x20000d20

08001758 <ssd1306_Reset>:

#define SSD1306_I2C_TIMEOUT  20

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <ssd1306_WriteCommand>:

// Send a byte to the command register (non-blocking-ish)
void ssd1306_WriteCommand(uint8_t byte) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af04      	add	r7, sp, #16
 800176e:	4603      	mov	r3, r0
 8001770:	71fb      	strb	r3, [r7, #7]
    (void)HAL_I2C_Mem_Write(&SSD1306_I2C_PORT,
 8001772:	2314      	movs	r3, #20
 8001774:	9302      	str	r3, [sp, #8]
 8001776:	2301      	movs	r3, #1
 8001778:	9301      	str	r3, [sp, #4]
 800177a:	1dfb      	adds	r3, r7, #7
 800177c:	9300      	str	r3, [sp, #0]
 800177e:	2301      	movs	r3, #1
 8001780:	2200      	movs	r2, #0
 8001782:	2178      	movs	r1, #120	@ 0x78
 8001784:	4803      	ldr	r0, [pc, #12]	@ (8001794 <ssd1306_WriteCommand+0x2c>)
 8001786:	f001 fae5 	bl	8002d54 <HAL_I2C_Mem_Write>
                            SSD1306_I2C_ADDR,
                            0x00, 1,
                            &byte, 1,
                            SSD1306_I2C_TIMEOUT);
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000c24 	.word	0x20000c24

08001798 <ssd1306_WriteData>:

// Send data (non-blocking-ish)
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af04      	add	r7, sp, #16
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
    (void)HAL_I2C_Mem_Write(&SSD1306_I2C_PORT,
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	2214      	movs	r2, #20
 80017a8:	9202      	str	r2, [sp, #8]
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2301      	movs	r3, #1
 80017b2:	2240      	movs	r2, #64	@ 0x40
 80017b4:	2178      	movs	r1, #120	@ 0x78
 80017b6:	4803      	ldr	r0, [pc, #12]	@ (80017c4 <ssd1306_WriteData+0x2c>)
 80017b8:	f001 facc 	bl	8002d54 <HAL_I2C_Mem_Write>
                            SSD1306_I2C_ADDR,
                            0x40, 1,
                            buffer, buff_size,
                            SSD1306_I2C_TIMEOUT);
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20000c24 	.word	0x20000c24

080017c8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80017cc:	f7ff ffc4 	bl	8001758 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80017d0:	2064      	movs	r0, #100	@ 0x64
 80017d2:	f000 fe17 	bl	8002404 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80017d6:	2000      	movs	r0, #0
 80017d8:	f000 fa26 	bl	8001c28 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80017dc:	2020      	movs	r0, #32
 80017de:	f7ff ffc3 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80017e2:	2000      	movs	r0, #0
 80017e4:	f7ff ffc0 	bl	8001768 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80017e8:	20b0      	movs	r0, #176	@ 0xb0
 80017ea:	f7ff ffbd 	bl	8001768 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80017ee:	20c8      	movs	r0, #200	@ 0xc8
 80017f0:	f7ff ffba 	bl	8001768 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80017f4:	2000      	movs	r0, #0
 80017f6:	f7ff ffb7 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80017fa:	2010      	movs	r0, #16
 80017fc:	f7ff ffb4 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001800:	2040      	movs	r0, #64	@ 0x40
 8001802:	f7ff ffb1 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001806:	20ff      	movs	r0, #255	@ 0xff
 8001808:	f000 f9fa 	bl	8001c00 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800180c:	20a1      	movs	r0, #161	@ 0xa1
 800180e:	f7ff ffab 	bl	8001768 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001812:	20a6      	movs	r0, #166	@ 0xa6
 8001814:	f7ff ffa8 	bl	8001768 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001818:	20a8      	movs	r0, #168	@ 0xa8
 800181a:	f7ff ffa5 	bl	8001768 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800181e:	203f      	movs	r0, #63	@ 0x3f
 8001820:	f7ff ffa2 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001824:	20a4      	movs	r0, #164	@ 0xa4
 8001826:	f7ff ff9f 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800182a:	20d3      	movs	r0, #211	@ 0xd3
 800182c:	f7ff ff9c 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001830:	2000      	movs	r0, #0
 8001832:	f7ff ff99 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001836:	20d5      	movs	r0, #213	@ 0xd5
 8001838:	f7ff ff96 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800183c:	20f0      	movs	r0, #240	@ 0xf0
 800183e:	f7ff ff93 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001842:	20d9      	movs	r0, #217	@ 0xd9
 8001844:	f7ff ff90 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001848:	2022      	movs	r0, #34	@ 0x22
 800184a:	f7ff ff8d 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800184e:	20da      	movs	r0, #218	@ 0xda
 8001850:	f7ff ff8a 	bl	8001768 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001854:	2012      	movs	r0, #18
 8001856:	f7ff ff87 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800185a:	20db      	movs	r0, #219	@ 0xdb
 800185c:	f7ff ff84 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001860:	2020      	movs	r0, #32
 8001862:	f7ff ff81 	bl	8001768 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001866:	208d      	movs	r0, #141	@ 0x8d
 8001868:	f7ff ff7e 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800186c:	2014      	movs	r0, #20
 800186e:	f7ff ff7b 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001872:	2001      	movs	r0, #1
 8001874:	f000 f9d8 	bl	8001c28 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001878:	2000      	movs	r0, #0
 800187a:	f000 f80f 	bl	800189c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800187e:	f000 f825 	bl	80018cc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001882:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <ssd1306_Init+0xd0>)
 8001884:	2200      	movs	r2, #0
 8001886:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001888:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <ssd1306_Init+0xd0>)
 800188a:	2200      	movs	r2, #0
 800188c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800188e:	4b02      	ldr	r3, [pc, #8]	@ (8001898 <ssd1306_Init+0xd0>)
 8001890:	2201      	movs	r2, #1
 8001892:	711a      	strb	r2, [r3, #4]
}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000112c 	.word	0x2000112c

0800189c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d101      	bne.n	80018b0 <ssd1306_Fill+0x14>
 80018ac:	2300      	movs	r3, #0
 80018ae:	e000      	b.n	80018b2 <ssd1306_Fill+0x16>
 80018b0:	23ff      	movs	r3, #255	@ 0xff
 80018b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018b6:	4619      	mov	r1, r3
 80018b8:	4803      	ldr	r0, [pc, #12]	@ (80018c8 <ssd1306_Fill+0x2c>)
 80018ba:	f005 fcf4 	bl	80072a6 <memset>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000d2c 	.word	0x20000d2c

080018cc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80018d2:	2300      	movs	r3, #0
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	e016      	b.n	8001906 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	3b50      	subs	r3, #80	@ 0x50
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff ff42 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80018e4:	2002      	movs	r0, #2
 80018e6:	f7ff ff3f 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80018ea:	2010      	movs	r0, #16
 80018ec:	f7ff ff3c 	bl	8001768 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	01db      	lsls	r3, r3, #7
 80018f4:	4a08      	ldr	r2, [pc, #32]	@ (8001918 <ssd1306_UpdateScreen+0x4c>)
 80018f6:	4413      	add	r3, r2
 80018f8:	2180      	movs	r1, #128	@ 0x80
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ff4c 	bl	8001798 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	3301      	adds	r3, #1
 8001904:	71fb      	strb	r3, [r7, #7]
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b07      	cmp	r3, #7
 800190a:	d9e5      	bls.n	80018d8 <ssd1306_UpdateScreen+0xc>
    }
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000d2c 	.word	0x20000d2c

0800191c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
 8001926:	460b      	mov	r3, r1
 8001928:	71bb      	strb	r3, [r7, #6]
 800192a:	4613      	mov	r3, r2
 800192c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	2b00      	cmp	r3, #0
 8001934:	db3d      	blt.n	80019b2 <ssd1306_DrawPixel+0x96>
 8001936:	79bb      	ldrb	r3, [r7, #6]
 8001938:	2b3f      	cmp	r3, #63	@ 0x3f
 800193a:	d83a      	bhi.n	80019b2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800193c:	797b      	ldrb	r3, [r7, #5]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d11a      	bne.n	8001978 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001942:	79fa      	ldrb	r2, [r7, #7]
 8001944:	79bb      	ldrb	r3, [r7, #6]
 8001946:	08db      	lsrs	r3, r3, #3
 8001948:	b2d8      	uxtb	r0, r3
 800194a:	4603      	mov	r3, r0
 800194c:	01db      	lsls	r3, r3, #7
 800194e:	4413      	add	r3, r2
 8001950:	4a1b      	ldr	r2, [pc, #108]	@ (80019c0 <ssd1306_DrawPixel+0xa4>)
 8001952:	5cd3      	ldrb	r3, [r2, r3]
 8001954:	b25a      	sxtb	r2, r3
 8001956:	79bb      	ldrb	r3, [r7, #6]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	2101      	movs	r1, #1
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	b25b      	sxtb	r3, r3
 8001964:	4313      	orrs	r3, r2
 8001966:	b259      	sxtb	r1, r3
 8001968:	79fa      	ldrb	r2, [r7, #7]
 800196a:	4603      	mov	r3, r0
 800196c:	01db      	lsls	r3, r3, #7
 800196e:	4413      	add	r3, r2
 8001970:	b2c9      	uxtb	r1, r1
 8001972:	4a13      	ldr	r2, [pc, #76]	@ (80019c0 <ssd1306_DrawPixel+0xa4>)
 8001974:	54d1      	strb	r1, [r2, r3]
 8001976:	e01d      	b.n	80019b4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001978:	79fa      	ldrb	r2, [r7, #7]
 800197a:	79bb      	ldrb	r3, [r7, #6]
 800197c:	08db      	lsrs	r3, r3, #3
 800197e:	b2d8      	uxtb	r0, r3
 8001980:	4603      	mov	r3, r0
 8001982:	01db      	lsls	r3, r3, #7
 8001984:	4413      	add	r3, r2
 8001986:	4a0e      	ldr	r2, [pc, #56]	@ (80019c0 <ssd1306_DrawPixel+0xa4>)
 8001988:	5cd3      	ldrb	r3, [r2, r3]
 800198a:	b25a      	sxtb	r2, r3
 800198c:	79bb      	ldrb	r3, [r7, #6]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	2101      	movs	r1, #1
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	b25b      	sxtb	r3, r3
 800199a:	43db      	mvns	r3, r3
 800199c:	b25b      	sxtb	r3, r3
 800199e:	4013      	ands	r3, r2
 80019a0:	b259      	sxtb	r1, r3
 80019a2:	79fa      	ldrb	r2, [r7, #7]
 80019a4:	4603      	mov	r3, r0
 80019a6:	01db      	lsls	r3, r3, #7
 80019a8:	4413      	add	r3, r2
 80019aa:	b2c9      	uxtb	r1, r1
 80019ac:	4a04      	ldr	r2, [pc, #16]	@ (80019c0 <ssd1306_DrawPixel+0xa4>)
 80019ae:	54d1      	strb	r1, [r2, r3]
 80019b0:	e000      	b.n	80019b4 <ssd1306_DrawPixel+0x98>
        return;
 80019b2:	bf00      	nop
    }
}
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	20000d2c 	.word	0x20000d2c

080019c4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019c4:	b590      	push	{r4, r7, lr}
 80019c6:	b089      	sub	sp, #36	@ 0x24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4604      	mov	r4, r0
 80019cc:	4638      	mov	r0, r7
 80019ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80019d2:	4623      	mov	r3, r4
 80019d4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	2b1f      	cmp	r3, #31
 80019da:	d902      	bls.n	80019e2 <ssd1306_WriteChar+0x1e>
 80019dc:	7bfb      	ldrb	r3, [r7, #15]
 80019de:	2b7e      	cmp	r3, #126	@ 0x7e
 80019e0:	d901      	bls.n	80019e6 <ssd1306_WriteChar+0x22>
        return 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	e079      	b.n	8001ada <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <ssd1306_WriteChar+0x34>
 80019ec:	68ba      	ldr	r2, [r7, #8]
 80019ee:	7bfb      	ldrb	r3, [r7, #15]
 80019f0:	3b20      	subs	r3, #32
 80019f2:	4413      	add	r3, r2
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	e000      	b.n	80019fa <ssd1306_WriteChar+0x36>
 80019f8:	783b      	ldrb	r3, [r7, #0]
 80019fa:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80019fc:	4b39      	ldr	r3, [pc, #228]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	7dfb      	ldrb	r3, [r7, #23]
 8001a04:	4413      	add	r3, r2
 8001a06:	2b80      	cmp	r3, #128	@ 0x80
 8001a08:	dc06      	bgt.n	8001a18 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001a0a:	4b36      	ldr	r3, [pc, #216]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 8001a0c:	885b      	ldrh	r3, [r3, #2]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	787b      	ldrb	r3, [r7, #1]
 8001a12:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001a14:	2b40      	cmp	r3, #64	@ 0x40
 8001a16:	dd01      	ble.n	8001a1c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	e05e      	b.n	8001ada <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
 8001a20:	e04d      	b.n	8001abe <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	3b20      	subs	r3, #32
 8001a28:	7879      	ldrb	r1, [r7, #1]
 8001a2a:	fb01 f303 	mul.w	r3, r1, r3
 8001a2e:	4619      	mov	r1, r3
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	440b      	add	r3, r1
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	881b      	ldrh	r3, [r3, #0]
 8001a3a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	e036      	b.n	8001ab0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d013      	beq.n	8001a7a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a52:	4b24      	ldr	r3, [pc, #144]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b2d8      	uxtb	r0, r3
 8001a60:	4b20      	ldr	r3, [pc, #128]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 8001a62:	885b      	ldrh	r3, [r3, #2]
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a72:	4619      	mov	r1, r3
 8001a74:	f7ff ff52 	bl	800191c <ssd1306_DrawPixel>
 8001a78:	e017      	b.n	8001aaa <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 8001a7c:	881b      	ldrh	r3, [r3, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	b2d8      	uxtb	r0, r3
 8001a88:	4b16      	ldr	r3, [pc, #88]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 8001a8a:	885b      	ldrh	r3, [r3, #2]
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4413      	add	r3, r2
 8001a94:	b2d9      	uxtb	r1, r3
 8001a96:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	bf0c      	ite	eq
 8001a9e:	2301      	moveq	r3, #1
 8001aa0:	2300      	movne	r3, #0
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f7ff ff39 	bl	800191c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	3301      	adds	r3, #1
 8001aae:	61bb      	str	r3, [r7, #24]
 8001ab0:	7dfb      	ldrb	r3, [r7, #23]
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d3c4      	bcc.n	8001a42 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	3301      	adds	r3, #1
 8001abc:	61fb      	str	r3, [r7, #28]
 8001abe:	787b      	ldrb	r3, [r7, #1]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d3ac      	bcc.n	8001a22 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001ac8:	4b06      	ldr	r3, [pc, #24]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 8001aca:	881a      	ldrh	r2, [r3, #0]
 8001acc:	7dfb      	ldrb	r3, [r7, #23]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	4413      	add	r3, r2
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <ssd1306_WriteChar+0x120>)
 8001ad6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3724      	adds	r7, #36	@ 0x24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd90      	pop	{r4, r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	2000112c 	.word	0x2000112c

08001ae8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af02      	add	r7, sp, #8
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	4638      	mov	r0, r7
 8001af2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001af6:	e013      	b.n	8001b20 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	7818      	ldrb	r0, [r3, #0]
 8001afc:	7e3b      	ldrb	r3, [r7, #24]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	463b      	mov	r3, r7
 8001b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b04:	f7ff ff5e 	bl	80019c4 <ssd1306_WriteChar>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d002      	beq.n	8001b1a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	e008      	b.n	8001b2c <ssd1306_WriteString+0x44>
        }
        str++;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1e7      	bne.n	8001af8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	781b      	ldrb	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	460a      	mov	r2, r1
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	4613      	mov	r3, r2
 8001b42:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <ssd1306_SetCursor+0x2c>)
 8001b4a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001b4c:	79bb      	ldrb	r3, [r7, #6]
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	4b03      	ldr	r3, [pc, #12]	@ (8001b60 <ssd1306_SetCursor+0x2c>)
 8001b52:	805a      	strh	r2, [r3, #2]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	2000112c 	.word	0x2000112c

08001b64 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001b64:	b590      	push	{r4, r7, lr}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4604      	mov	r4, r0
 8001b6c:	4608      	mov	r0, r1
 8001b6e:	4611      	mov	r1, r2
 8001b70:	461a      	mov	r2, r3
 8001b72:	4623      	mov	r3, r4
 8001b74:	71fb      	strb	r3, [r7, #7]
 8001b76:	4603      	mov	r3, r0
 8001b78:	71bb      	strb	r3, [r7, #6]
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	717b      	strb	r3, [r7, #5]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001b82:	79fa      	ldrb	r2, [r7, #7]
 8001b84:	797b      	ldrb	r3, [r7, #5]
 8001b86:	4293      	cmp	r3, r2
 8001b88:	bf28      	it	cs
 8001b8a:	4613      	movcs	r3, r2
 8001b8c:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001b8e:	797a      	ldrb	r2, [r7, #5]
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	4293      	cmp	r3, r2
 8001b94:	bf38      	it	cc
 8001b96:	4613      	movcc	r3, r2
 8001b98:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001b9a:	79ba      	ldrb	r2, [r7, #6]
 8001b9c:	793b      	ldrb	r3, [r7, #4]
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	bf28      	it	cs
 8001ba2:	4613      	movcs	r3, r2
 8001ba4:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001ba6:	793a      	ldrb	r2, [r7, #4]
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	4293      	cmp	r3, r2
 8001bac:	bf38      	it	cc
 8001bae:	4613      	movcc	r3, r2
 8001bb0:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001bb2:	7afb      	ldrb	r3, [r7, #11]
 8001bb4:	73fb      	strb	r3, [r7, #15]
 8001bb6:	e017      	b.n	8001be8 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001bb8:	7b7b      	ldrb	r3, [r7, #13]
 8001bba:	73bb      	strb	r3, [r7, #14]
 8001bbc:	e009      	b.n	8001bd2 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001bbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bc2:	7bf9      	ldrb	r1, [r7, #15]
 8001bc4:	7bbb      	ldrb	r3, [r7, #14]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff fea8 	bl	800191c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001bcc:	7bbb      	ldrb	r3, [r7, #14]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	73bb      	strb	r3, [r7, #14]
 8001bd2:	7bba      	ldrb	r2, [r7, #14]
 8001bd4:	7b3b      	ldrb	r3, [r7, #12]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d803      	bhi.n	8001be2 <ssd1306_FillRectangle+0x7e>
 8001bda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	daed      	bge.n	8001bbe <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	3301      	adds	r3, #1
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	7bfa      	ldrb	r2, [r7, #15]
 8001bea:	7abb      	ldrb	r3, [r7, #10]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d803      	bhi.n	8001bf8 <ssd1306_FillRectangle+0x94>
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bf4:	d9e0      	bls.n	8001bb8 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001bf6:	bf00      	nop
 8001bf8:	bf00      	nop
}
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd90      	pop	{r4, r7, pc}

08001c00 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001c0a:	2381      	movs	r3, #129	@ 0x81
 8001c0c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001c0e:	7bfb      	ldrb	r3, [r7, #15]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fda9 	bl	8001768 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fda5 	bl	8001768 <ssd1306_WriteCommand>
}
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001c38:	23af      	movs	r3, #175	@ 0xaf
 8001c3a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001c3c:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <ssd1306_SetDisplayOn+0x38>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	715a      	strb	r2, [r3, #5]
 8001c42:	e004      	b.n	8001c4e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001c44:	23ae      	movs	r3, #174	@ 0xae
 8001c46:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001c48:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <ssd1306_SetDisplayOn+0x38>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fd89 	bl	8001768 <ssd1306_WriteCommand>
}
 8001c56:	bf00      	nop
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	2000112c 	.word	0x2000112c

08001c64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_MspInit+0x54>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c72:	4a11      	ldr	r2, [pc, #68]	@ (8001cb8 <HAL_MspInit+0x54>)
 8001c74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <HAL_MspInit+0x54>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	603b      	str	r3, [r7, #0]
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <HAL_MspInit+0x54>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb8 <HAL_MspInit+0x54>)
 8001c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c96:	4b08      	ldr	r3, [pc, #32]	@ (8001cb8 <HAL_MspInit+0x54>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	603b      	str	r3, [r7, #0]
 8001ca0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	210f      	movs	r1, #15
 8001ca6:	f06f 0001 	mvn.w	r0, #1
 8001caa:	f000 fcaa 	bl	8002602 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40023800 	.word	0x40023800

08001cbc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	@ 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a19      	ldr	r2, [pc, #100]	@ (8001d40 <HAL_I2C_MspInit+0x84>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d12b      	bne.n	8001d36 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	4b18      	ldr	r3, [pc, #96]	@ (8001d44 <HAL_I2C_MspInit+0x88>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	4a17      	ldr	r2, [pc, #92]	@ (8001d44 <HAL_I2C_MspInit+0x88>)
 8001ce8:	f043 0302 	orr.w	r3, r3, #2
 8001cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cee:	4b15      	ldr	r3, [pc, #84]	@ (8001d44 <HAL_I2C_MspInit+0x88>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cfa:	23c0      	movs	r3, #192	@ 0xc0
 8001cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cfe:	2312      	movs	r3, #18
 8001d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	480c      	ldr	r0, [pc, #48]	@ (8001d48 <HAL_I2C_MspInit+0x8c>)
 8001d16:	f000 fd3d 	bl	8002794 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <HAL_I2C_MspInit+0x88>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	4a08      	ldr	r2, [pc, #32]	@ (8001d44 <HAL_I2C_MspInit+0x88>)
 8001d24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <HAL_I2C_MspInit+0x88>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001d36:	bf00      	nop
 8001d38:	3728      	adds	r7, #40	@ 0x28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40005400 	.word	0x40005400
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020400 	.word	0x40020400

08001d4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d5c:	d10d      	bne.n	8001d7a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <HAL_TIM_Base_MspInit+0x3c>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	4a08      	ldr	r2, [pc, #32]	@ (8001d88 <HAL_TIM_Base_MspInit+0x3c>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <HAL_TIM_Base_MspInit+0x3c>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d7a:	bf00      	nop
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800

08001d8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d94:	f107 030c 	add.w	r3, r7, #12
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dac:	d11d      	bne.n	8001dea <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	4b10      	ldr	r3, [pc, #64]	@ (8001df4 <HAL_TIM_MspPostInit+0x68>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db6:	4a0f      	ldr	r2, [pc, #60]	@ (8001df4 <HAL_TIM_MspPostInit+0x68>)
 8001db8:	f043 0302 	orr.w	r3, r3, #2
 8001dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <HAL_TIM_MspPostInit+0x68>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001dca:	2308      	movs	r3, #8
 8001dcc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	4619      	mov	r1, r3
 8001de4:	4804      	ldr	r0, [pc, #16]	@ (8001df8 <HAL_TIM_MspPostInit+0x6c>)
 8001de6:	f000 fcd5 	bl	8002794 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001dea:	bf00      	nop
 8001dec:	3720      	adds	r7, #32
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40020400 	.word	0x40020400

08001dfc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	@ 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a1d      	ldr	r2, [pc, #116]	@ (8001e90 <HAL_UART_MspInit+0x94>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d133      	bne.n	8001e86 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <HAL_UART_MspInit+0x98>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	4a1b      	ldr	r2, [pc, #108]	@ (8001e94 <HAL_UART_MspInit+0x98>)
 8001e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2e:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <HAL_UART_MspInit+0x98>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e36:	613b      	str	r3, [r7, #16]
 8001e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <HAL_UART_MspInit+0x98>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	4a14      	ldr	r2, [pc, #80]	@ (8001e94 <HAL_UART_MspInit+0x98>)
 8001e44:	f043 0301 	orr.w	r3, r3, #1
 8001e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4a:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <HAL_UART_MspInit+0x98>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e56:	230c      	movs	r3, #12
 8001e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e62:	2303      	movs	r3, #3
 8001e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e66:	2307      	movs	r3, #7
 8001e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4809      	ldr	r0, [pc, #36]	@ (8001e98 <HAL_UART_MspInit+0x9c>)
 8001e72:	f000 fc8f 	bl	8002794 <HAL_GPIO_Init>

    /* USER CODE BEGIN USART2_MspInit 1 */
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001e76:	2200      	movs	r2, #0
 8001e78:	2105      	movs	r1, #5
 8001e7a:	2026      	movs	r0, #38	@ 0x26
 8001e7c:	f000 fbc1 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e80:	2026      	movs	r0, #38	@ 0x26
 8001e82:	f000 fbda 	bl	800263a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001e86:	bf00      	nop
 8001e88:	3728      	adds	r7, #40	@ 0x28
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40004400 	.word	0x40004400
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020000 	.word	0x40020000

08001e9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ea0:	bf00      	nop
 8001ea2:	e7fd      	b.n	8001ea0 <NMI_Handler+0x4>

08001ea4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <HardFault_Handler+0x4>

08001eac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <MemManage_Handler+0x4>

08001eb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <BusFault_Handler+0x4>

08001ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <UsageFault_Handler+0x4>

08001ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ec8:	bf00      	nop
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ed6:	f000 fa75 	bl	80023c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001eda:	f004 fbe9 	bl	80066b0 <xTaskGetSchedulerState>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d001      	beq.n	8001ee8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001ee4:	f004 fe28 	bl	8006b38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}

08001eec <USART2_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void USART2_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <USART2_IRQHandler+0x10>)
 8001ef2:	f002 fe77 	bl	8004be4 <HAL_UART_IRQHandler>
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000cc0 	.word	0x20000cc0

08001f00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  return 1;
 8001f04:	2301      	movs	r3, #1
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <_kill>:

int _kill(int pid, int sig)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f1a:	f005 fa13 	bl	8007344 <__errno>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2216      	movs	r2, #22
 8001f22:	601a      	str	r2, [r3, #0]
  return -1;
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <_exit>:

void _exit (int status)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f38:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7ff ffe7 	bl	8001f10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f42:	bf00      	nop
 8001f44:	e7fd      	b.n	8001f42 <_exit+0x12>

08001f46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	60f8      	str	r0, [r7, #12]
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	e00a      	b.n	8001f6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f58:	f3af 8000 	nop.w
 8001f5c:	4601      	mov	r1, r0
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	1c5a      	adds	r2, r3, #1
 8001f62:	60ba      	str	r2, [r7, #8]
 8001f64:	b2ca      	uxtb	r2, r1
 8001f66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	dbf0      	blt.n	8001f58 <_read+0x12>
  }

  return len;
 8001f76:	687b      	ldr	r3, [r7, #4]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	e009      	b.n	8001fa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	1c5a      	adds	r2, r3, #1
 8001f96:	60ba      	str	r2, [r7, #8]
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	dbf1      	blt.n	8001f92 <_write+0x12>
  }
  return len;
 8001fae:	687b      	ldr	r3, [r7, #4]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3718      	adds	r7, #24
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <_close>:

int _close(int file)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fe0:	605a      	str	r2, [r3, #4]
  return 0;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_isatty>:

int _isatty(int file)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ff8:	2301      	movs	r3, #1
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002006:	b480      	push	{r7}
 8002008:	b085      	sub	sp, #20
 800200a:	af00      	add	r7, sp, #0
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	3714      	adds	r7, #20
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002028:	4a14      	ldr	r2, [pc, #80]	@ (800207c <_sbrk+0x5c>)
 800202a:	4b15      	ldr	r3, [pc, #84]	@ (8002080 <_sbrk+0x60>)
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002034:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <_sbrk+0x64>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d102      	bne.n	8002042 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <_sbrk+0x64>)
 800203e:	4a12      	ldr	r2, [pc, #72]	@ (8002088 <_sbrk+0x68>)
 8002040:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <_sbrk+0x64>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	429a      	cmp	r2, r3
 800204e:	d207      	bcs.n	8002060 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002050:	f005 f978 	bl	8007344 <__errno>
 8002054:	4603      	mov	r3, r0
 8002056:	220c      	movs	r2, #12
 8002058:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800205a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800205e:	e009      	b.n	8002074 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002060:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <_sbrk+0x64>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002066:	4b07      	ldr	r3, [pc, #28]	@ (8002084 <_sbrk+0x64>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	4a05      	ldr	r2, [pc, #20]	@ (8002084 <_sbrk+0x64>)
 8002070:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002072:	68fb      	ldr	r3, [r7, #12]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20020000 	.word	0x20020000
 8002080:	00000400 	.word	0x00000400
 8002084:	20001134 	.word	0x20001134
 8002088:	20004fe0 	.word	0x20004fe0

0800208c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002090:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <SystemInit+0x20>)
 8002092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002096:	4a05      	ldr	r2, [pc, #20]	@ (80020ac <SystemInit+0x20>)
 8002098:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800209c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <todo_run>:
#include "comm.h"
#include "cmsis_os.h"
#include <stdio.h>

int todo_run(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08c      	sub	sp, #48	@ 0x30
 80020b4:	af02      	add	r7, sp, #8
    int selected = 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24

    input_clear();
 80020ba:	f7fe fe1b 	bl	8000cf4 <input_clear>

    // Ask ESP32 to send current To-Do list
    comm_request_todos();
 80020be:	f7fe fcdf 	bl	8000a80 <comm_request_todos>
    osDelay(200);
 80020c2:	20c8      	movs	r0, #200	@ 0xc8
 80020c4:	f003 fd65 	bl	8005b92 <osDelay>

    while (1) {
        // -------- Draw UI ----------
        ssd1306_Fill(Black);
 80020c8:	2000      	movs	r0, #0
 80020ca:	f7ff fbe7 	bl	800189c <ssd1306_Fill>
        ssd1306_SetCursor(0, 0);
 80020ce:	2100      	movs	r1, #0
 80020d0:	2000      	movs	r0, #0
 80020d2:	f7ff fd2f 	bl	8001b34 <ssd1306_SetCursor>
        ssd1306_WriteString("To-Do", Font_7x10, White);
 80020d6:	4b73      	ldr	r3, [pc, #460]	@ (80022a4 <todo_run+0x1f4>)
 80020d8:	2201      	movs	r2, #1
 80020da:	9200      	str	r2, [sp, #0]
 80020dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020de:	4872      	ldr	r0, [pc, #456]	@ (80022a8 <todo_run+0x1f8>)
 80020e0:	f7ff fd02 	bl	8001ae8 <ssd1306_WriteString>

        if (g_todo_count == 0) {
 80020e4:	4b71      	ldr	r3, [pc, #452]	@ (80022ac <todo_run+0x1fc>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d116      	bne.n	800211a <todo_run+0x6a>
            ssd1306_SetCursor(0, 15);
 80020ec:	210f      	movs	r1, #15
 80020ee:	2000      	movs	r0, #0
 80020f0:	f7ff fd20 	bl	8001b34 <ssd1306_SetCursor>
            ssd1306_WriteString("No tasks.", Font_7x10, White);
 80020f4:	4b6b      	ldr	r3, [pc, #428]	@ (80022a4 <todo_run+0x1f4>)
 80020f6:	2201      	movs	r2, #1
 80020f8:	9200      	str	r2, [sp, #0]
 80020fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020fc:	486c      	ldr	r0, [pc, #432]	@ (80022b0 <todo_run+0x200>)
 80020fe:	f7ff fcf3 	bl	8001ae8 <ssd1306_WriteString>
            ssd1306_SetCursor(0, 25);
 8002102:	2119      	movs	r1, #25
 8002104:	2000      	movs	r0, #0
 8002106:	f7ff fd15 	bl	8001b34 <ssd1306_SetCursor>
            ssd1306_WriteString("Use web to add.", Font_7x10, White);
 800210a:	4b66      	ldr	r3, [pc, #408]	@ (80022a4 <todo_run+0x1f4>)
 800210c:	2201      	movs	r2, #1
 800210e:	9200      	str	r2, [sp, #0]
 8002110:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002112:	4868      	ldr	r0, [pc, #416]	@ (80022b4 <todo_run+0x204>)
 8002114:	f7ff fce8 	bl	8001ae8 <ssd1306_WriteString>
 8002118:	e06b      	b.n	80021f2 <todo_run+0x142>
        } else {
            if (selected >= g_todo_count) selected = g_todo_count - 1;
 800211a:	4b64      	ldr	r3, [pc, #400]	@ (80022ac <todo_run+0x1fc>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	461a      	mov	r2, r3
 8002120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002122:	4293      	cmp	r3, r2
 8002124:	db03      	blt.n	800212e <todo_run+0x7e>
 8002126:	4b61      	ldr	r3, [pc, #388]	@ (80022ac <todo_run+0x1fc>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	3b01      	subs	r3, #1
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24

            // Show at most 5 tasks on screen
            int max_on_screen = 5;
 800212e:	2305      	movs	r3, #5
 8002130:	61bb      	str	r3, [r7, #24]
            int start = 0;
 8002132:	2300      	movs	r3, #0
 8002134:	623b      	str	r3, [r7, #32]
            if (selected >= max_on_screen) {
 8002136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	429a      	cmp	r2, r3
 800213c:	db04      	blt.n	8002148 <todo_run+0x98>
                start = selected - (max_on_screen - 1);
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	3b01      	subs	r3, #1
 8002142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	623b      	str	r3, [r7, #32]
            }

            for (int i = 0; i < max_on_screen; i++) {
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
 800214c:	e04b      	b.n	80021e6 <todo_run+0x136>
                int idx = start + i;
 800214e:	6a3a      	ldr	r2, [r7, #32]
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	4413      	add	r3, r2
 8002154:	617b      	str	r3, [r7, #20]
                if (idx >= g_todo_count) break;
 8002156:	4b55      	ldr	r3, [pc, #340]	@ (80022ac <todo_run+0x1fc>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	461a      	mov	r2, r3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	4293      	cmp	r3, r2
 8002160:	da46      	bge.n	80021f0 <todo_run+0x140>

                int y = 12 + i * 10;
 8002162:	69fa      	ldr	r2, [r7, #28]
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	330c      	adds	r3, #12
 800216e:	613b      	str	r3, [r7, #16]
                ssd1306_SetCursor(0, y);
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	4619      	mov	r1, r3
 8002176:	2000      	movs	r0, #0
 8002178:	f7ff fcdc 	bl	8001b34 <ssd1306_SetCursor>

                if (idx == selected) {
 800217c:	697a      	ldr	r2, [r7, #20]
 800217e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002180:	429a      	cmp	r2, r3
 8002182:	d107      	bne.n	8002194 <todo_run+0xe4>
                    ssd1306_WriteString(">", Font_7x10, White);
 8002184:	4b47      	ldr	r3, [pc, #284]	@ (80022a4 <todo_run+0x1f4>)
 8002186:	2201      	movs	r2, #1
 8002188:	9200      	str	r2, [sp, #0]
 800218a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800218c:	484a      	ldr	r0, [pc, #296]	@ (80022b8 <todo_run+0x208>)
 800218e:	f7ff fcab 	bl	8001ae8 <ssd1306_WriteString>
 8002192:	e006      	b.n	80021a2 <todo_run+0xf2>
                } else {
                    ssd1306_WriteString(" ", Font_7x10, White);
 8002194:	4b43      	ldr	r3, [pc, #268]	@ (80022a4 <todo_run+0x1f4>)
 8002196:	2201      	movs	r2, #1
 8002198:	9200      	str	r2, [sp, #0]
 800219a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800219c:	4847      	ldr	r0, [pc, #284]	@ (80022bc <todo_run+0x20c>)
 800219e:	f7ff fca3 	bl	8001ae8 <ssd1306_WriteString>
                }

                ssd1306_WriteString(g_todos[idx].done ? "[x] " : "[ ] ", Font_7x10, White);
 80021a2:	4a47      	ldr	r2, [pc, #284]	@ (80022c0 <todo_run+0x210>)
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	211a      	movs	r1, #26
 80021a8:	fb01 f303 	mul.w	r3, r1, r3
 80021ac:	4413      	add	r3, r2
 80021ae:	3318      	adds	r3, #24
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <todo_run+0x10a>
 80021b6:	4843      	ldr	r0, [pc, #268]	@ (80022c4 <todo_run+0x214>)
 80021b8:	e000      	b.n	80021bc <todo_run+0x10c>
 80021ba:	4843      	ldr	r0, [pc, #268]	@ (80022c8 <todo_run+0x218>)
 80021bc:	4b39      	ldr	r3, [pc, #228]	@ (80022a4 <todo_run+0x1f4>)
 80021be:	2201      	movs	r2, #1
 80021c0:	9200      	str	r2, [sp, #0]
 80021c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021c4:	f7ff fc90 	bl	8001ae8 <ssd1306_WriteString>
                ssd1306_WriteString(g_todos[idx].text, Font_7x10, White);
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	221a      	movs	r2, #26
 80021cc:	fb02 f303 	mul.w	r3, r2, r3
 80021d0:	4a3b      	ldr	r2, [pc, #236]	@ (80022c0 <todo_run+0x210>)
 80021d2:	1898      	adds	r0, r3, r2
 80021d4:	4b33      	ldr	r3, [pc, #204]	@ (80022a4 <todo_run+0x1f4>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	9200      	str	r2, [sp, #0]
 80021da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021dc:	f7ff fc84 	bl	8001ae8 <ssd1306_WriteString>
            for (int i = 0; i < max_on_screen; i++) {
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	3301      	adds	r3, #1
 80021e4:	61fb      	str	r3, [r7, #28]
 80021e6:	69fa      	ldr	r2, [r7, #28]
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	dbaf      	blt.n	800214e <todo_run+0x9e>
 80021ee:	e000      	b.n	80021f2 <todo_run+0x142>
                if (idx >= g_todo_count) break;
 80021f0:	bf00      	nop
            }
        }

        ssd1306_UpdateScreen();
 80021f2:	f7ff fb6b 	bl	80018cc <ssd1306_UpdateScreen>

        // ---------- Input ----------
        InputState in = input_read();
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7fe fd2f 	bl	8000c5c <input_read>

        if (in.up && g_todo_count > 0) {
 80021fe:	793b      	ldrb	r3, [r7, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00c      	beq.n	800221e <todo_run+0x16e>
 8002204:	4b29      	ldr	r3, [pc, #164]	@ (80022ac <todo_run+0x1fc>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d008      	beq.n	800221e <todo_run+0x16e>
            if (selected > 0) selected--;
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	2b00      	cmp	r3, #0
 8002210:	dd02      	ble.n	8002218 <todo_run+0x168>
 8002212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002214:	3b01      	subs	r3, #1
 8002216:	627b      	str	r3, [r7, #36]	@ 0x24
            osDelay(120);
 8002218:	2078      	movs	r0, #120	@ 0x78
 800221a:	f003 fcba 	bl	8005b92 <osDelay>
        }
        if (in.down && g_todo_count > 0) {
 800221e:	797b      	ldrb	r3, [r7, #5]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00f      	beq.n	8002244 <todo_run+0x194>
 8002224:	4b21      	ldr	r3, [pc, #132]	@ (80022ac <todo_run+0x1fc>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00b      	beq.n	8002244 <todo_run+0x194>
            if (selected < g_todo_count - 1) selected++;
 800222c:	4b1f      	ldr	r3, [pc, #124]	@ (80022ac <todo_run+0x1fc>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	3b01      	subs	r3, #1
 8002232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002234:	429a      	cmp	r2, r3
 8002236:	da02      	bge.n	800223e <todo_run+0x18e>
 8002238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223a:	3301      	adds	r3, #1
 800223c:	627b      	str	r3, [r7, #36]	@ 0x24
            osDelay(120);
 800223e:	2078      	movs	r0, #120	@ 0x78
 8002240:	f003 fca7 	bl	8005b92 <osDelay>
        }

        // Toggle with A
        if (in.a && g_todo_count > 0) {
 8002244:	7a3b      	ldrb	r3, [r7, #8]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d019      	beq.n	800227e <todo_run+0x1ce>
 800224a:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <todo_run+0x1fc>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d015      	beq.n	800227e <todo_run+0x1ce>
            TodoItem *t = &g_todos[selected];
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	221a      	movs	r2, #26
 8002256:	fb02 f303 	mul.w	r3, r2, r3
 800225a:	4a19      	ldr	r2, [pc, #100]	@ (80022c0 <todo_run+0x210>)
 800225c:	4413      	add	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
            t->done ^= 1;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	7e1b      	ldrb	r3, [r3, #24]
 8002264:	f083 0301 	eor.w	r3, r3, #1
 8002268:	b2da      	uxtb	r2, r3
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	761a      	strb	r2, [r3, #24]
            comm_send_todo_toggle(t->id);   // notify ESP32 / backend
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	7e5b      	ldrb	r3, [r3, #25]
 8002272:	4618      	mov	r0, r3
 8002274:	f7fe fbec 	bl	8000a50 <comm_send_todo_toggle>
            osDelay(150);
 8002278:	2096      	movs	r0, #150	@ 0x96
 800227a:	f003 fc8a 	bl	8005b92 <osDelay>
        }

        // Exit with RIGHT
        if (in.right) {
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d006      	beq.n	8002292 <todo_run+0x1e2>
            osDelay(120);
 8002284:	2078      	movs	r0, #120	@ 0x78
 8002286:	f003 fc84 	bl	8005b92 <osDelay>
            input_clear();
 800228a:	f7fe fd33 	bl	8000cf4 <input_clear>
            return 0;
 800228e:	2300      	movs	r3, #0
 8002290:	e003      	b.n	800229a <todo_run+0x1ea>
        }

        osDelay(30);
 8002292:	201e      	movs	r0, #30
 8002294:	f003 fc7d 	bl	8005b92 <osDelay>
    while (1) {
 8002298:	e716      	b.n	80020c8 <todo_run+0x18>
    }
}
 800229a:	4618      	mov	r0, r3
 800229c:	3728      	adds	r7, #40	@ 0x28
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	08008c10 	.word	0x08008c10
 80022a8:	08008460 	.word	0x08008460
 80022ac:	20000578 	.word	0x20000578
 80022b0:	08008468 	.word	0x08008468
 80022b4:	08008474 	.word	0x08008474
 80022b8:	08008484 	.word	0x08008484
 80022bc:	08008488 	.word	0x08008488
 80022c0:	200004a8 	.word	0x200004a8
 80022c4:	0800848c 	.word	0x0800848c
 80022c8:	08008494 	.word	0x08008494

080022cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80022cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002304 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022d0:	f7ff fedc 	bl	800208c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022d4:	480c      	ldr	r0, [pc, #48]	@ (8002308 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022d6:	490d      	ldr	r1, [pc, #52]	@ (800230c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002310 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022dc:	e002      	b.n	80022e4 <LoopCopyDataInit>

080022de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022e2:	3304      	adds	r3, #4

080022e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022e8:	d3f9      	bcc.n	80022de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002314 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002318 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f0:	e001      	b.n	80022f6 <LoopFillZerobss>

080022f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022f4:	3204      	adds	r2, #4

080022f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022f8:	d3fb      	bcc.n	80022f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022fa:	f005 f829 	bl	8007350 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022fe:	f7fe fd07 	bl	8000d10 <main>
  bx  lr    
 8002302:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002304:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800230c:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8002310:	08008d24 	.word	0x08008d24
  ldr r2, =_sbss
 8002314:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8002318:	20004fdc 	.word	0x20004fdc

0800231c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800231c:	e7fe      	b.n	800231c <ADC_IRQHandler>
	...

08002320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002324:	4b0e      	ldr	r3, [pc, #56]	@ (8002360 <HAL_Init+0x40>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a0d      	ldr	r2, [pc, #52]	@ (8002360 <HAL_Init+0x40>)
 800232a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800232e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002330:	4b0b      	ldr	r3, [pc, #44]	@ (8002360 <HAL_Init+0x40>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a0a      	ldr	r2, [pc, #40]	@ (8002360 <HAL_Init+0x40>)
 8002336:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800233a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_Init+0x40>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a07      	ldr	r2, [pc, #28]	@ (8002360 <HAL_Init+0x40>)
 8002342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002346:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002348:	2003      	movs	r0, #3
 800234a:	f000 f94f 	bl	80025ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800234e:	200f      	movs	r0, #15
 8002350:	f000 f808 	bl	8002364 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002354:	f7ff fc86 	bl	8001c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40023c00 	.word	0x40023c00

08002364 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800236c:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <HAL_InitTick+0x54>)
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	4b12      	ldr	r3, [pc, #72]	@ (80023bc <HAL_InitTick+0x58>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	4619      	mov	r1, r3
 8002376:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800237a:	fbb3 f3f1 	udiv	r3, r3, r1
 800237e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002382:	4618      	mov	r0, r3
 8002384:	f000 f967 	bl	8002656 <HAL_SYSTICK_Config>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e00e      	b.n	80023b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2b0f      	cmp	r3, #15
 8002396:	d80a      	bhi.n	80023ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002398:	2200      	movs	r2, #0
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023a0:	f000 f92f 	bl	8002602 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023a4:	4a06      	ldr	r2, [pc, #24]	@ (80023c0 <HAL_InitTick+0x5c>)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
 80023ac:	e000      	b.n	80023b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	2000001c 	.word	0x2000001c
 80023bc:	20000024 	.word	0x20000024
 80023c0:	20000020 	.word	0x20000020

080023c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <HAL_IncTick+0x20>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	461a      	mov	r2, r3
 80023ce:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <HAL_IncTick+0x24>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4413      	add	r3, r2
 80023d4:	4a04      	ldr	r2, [pc, #16]	@ (80023e8 <HAL_IncTick+0x24>)
 80023d6:	6013      	str	r3, [r2, #0]
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	20000024 	.word	0x20000024
 80023e8:	20001138 	.word	0x20001138

080023ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return uwTick;
 80023f0:	4b03      	ldr	r3, [pc, #12]	@ (8002400 <HAL_GetTick+0x14>)
 80023f2:	681b      	ldr	r3, [r3, #0]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	20001138 	.word	0x20001138

08002404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800240c:	f7ff ffee 	bl	80023ec <HAL_GetTick>
 8002410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800241c:	d005      	beq.n	800242a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800241e:	4b0a      	ldr	r3, [pc, #40]	@ (8002448 <HAL_Delay+0x44>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	4413      	add	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800242a:	bf00      	nop
 800242c:	f7ff ffde 	bl	80023ec <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	429a      	cmp	r2, r3
 800243a:	d8f7      	bhi.n	800242c <HAL_Delay+0x28>
  {
  }
}
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000024 	.word	0x20000024

0800244c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800245c:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002468:	4013      	ands	r3, r2
 800246a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002474:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800247c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247e:	4a04      	ldr	r2, [pc, #16]	@ (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	60d3      	str	r3, [r2, #12]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <__NVIC_GetPriorityGrouping+0x18>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	f003 0307 	and.w	r3, r3, #7
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	db0b      	blt.n	80024da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	4907      	ldr	r1, [pc, #28]	@ (80024e8 <__NVIC_EnableIRQ+0x38>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2001      	movs	r0, #1
 80024d2:	fa00 f202 	lsl.w	r2, r0, r2
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000e100 	.word	0xe000e100

080024ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	6039      	str	r1, [r7, #0]
 80024f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	db0a      	blt.n	8002516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	b2da      	uxtb	r2, r3
 8002504:	490c      	ldr	r1, [pc, #48]	@ (8002538 <__NVIC_SetPriority+0x4c>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	0112      	lsls	r2, r2, #4
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	440b      	add	r3, r1
 8002510:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002514:	e00a      	b.n	800252c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	b2da      	uxtb	r2, r3
 800251a:	4908      	ldr	r1, [pc, #32]	@ (800253c <__NVIC_SetPriority+0x50>)
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	3b04      	subs	r3, #4
 8002524:	0112      	lsls	r2, r2, #4
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	440b      	add	r3, r1
 800252a:	761a      	strb	r2, [r3, #24]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000e100 	.word	0xe000e100
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002540:	b480      	push	{r7}
 8002542:	b089      	sub	sp, #36	@ 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f1c3 0307 	rsb	r3, r3, #7
 800255a:	2b04      	cmp	r3, #4
 800255c:	bf28      	it	cs
 800255e:	2304      	movcs	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3304      	adds	r3, #4
 8002566:	2b06      	cmp	r3, #6
 8002568:	d902      	bls.n	8002570 <NVIC_EncodePriority+0x30>
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3b03      	subs	r3, #3
 800256e:	e000      	b.n	8002572 <NVIC_EncodePriority+0x32>
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43da      	mvns	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	401a      	ands	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002588:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	43d9      	mvns	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002598:	4313      	orrs	r3, r2
         );
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	@ 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025b8:	d301      	bcc.n	80025be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ba:	2301      	movs	r3, #1
 80025bc:	e00f      	b.n	80025de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025be:	4a0a      	ldr	r2, [pc, #40]	@ (80025e8 <SysTick_Config+0x40>)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025c6:	210f      	movs	r1, #15
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025cc:	f7ff ff8e 	bl	80024ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d0:	4b05      	ldr	r3, [pc, #20]	@ (80025e8 <SysTick_Config+0x40>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025d6:	4b04      	ldr	r3, [pc, #16]	@ (80025e8 <SysTick_Config+0x40>)
 80025d8:	2207      	movs	r2, #7
 80025da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	e000e010 	.word	0xe000e010

080025ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff ff29 	bl	800244c <__NVIC_SetPriorityGrouping>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002614:	f7ff ff3e 	bl	8002494 <__NVIC_GetPriorityGrouping>
 8002618:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	68b9      	ldr	r1, [r7, #8]
 800261e:	6978      	ldr	r0, [r7, #20]
 8002620:	f7ff ff8e 	bl	8002540 <NVIC_EncodePriority>
 8002624:	4602      	mov	r2, r0
 8002626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800262a:	4611      	mov	r1, r2
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff ff5d 	bl	80024ec <__NVIC_SetPriority>
}
 8002632:	bf00      	nop
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff31 	bl	80024b0 <__NVIC_EnableIRQ>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ffa2 	bl	80025a8 <SysTick_Config>
 8002664:	4603      	mov	r3, r0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b084      	sub	sp, #16
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800267a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800267c:	f7ff feb6 	bl	80023ec <HAL_GetTick>
 8002680:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d008      	beq.n	80026a0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2280      	movs	r2, #128	@ 0x80
 8002692:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e052      	b.n	8002746 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0216 	bic.w	r2, r2, #22
 80026ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	695a      	ldr	r2, [r3, #20]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026be:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d103      	bne.n	80026d0 <HAL_DMA_Abort+0x62>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d007      	beq.n	80026e0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0208 	bic.w	r2, r2, #8
 80026de:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0201 	bic.w	r2, r2, #1
 80026ee:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026f0:	e013      	b.n	800271a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026f2:	f7ff fe7b 	bl	80023ec <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b05      	cmp	r3, #5
 80026fe:	d90c      	bls.n	800271a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2220      	movs	r2, #32
 8002704:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2203      	movs	r2, #3
 800270a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e015      	b.n	8002746 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1e4      	bne.n	80026f2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272c:	223f      	movs	r2, #63	@ 0x3f
 800272e:	409a      	lsls	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d004      	beq.n	800276c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2280      	movs	r2, #128	@ 0x80
 8002766:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e00c      	b.n	8002786 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2205      	movs	r2, #5
 8002770:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0201 	bic.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
	...

08002794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002794:	b480      	push	{r7}
 8002796:	b089      	sub	sp, #36	@ 0x24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027aa:	2300      	movs	r3, #0
 80027ac:	61fb      	str	r3, [r7, #28]
 80027ae:	e159      	b.n	8002a64 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027b0:	2201      	movs	r2, #1
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	4013      	ands	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	f040 8148 	bne.w	8002a5e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f003 0303 	and.w	r3, r3, #3
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d005      	beq.n	80027e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d130      	bne.n	8002848 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	2203      	movs	r2, #3
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43db      	mvns	r3, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4013      	ands	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68da      	ldr	r2, [r3, #12]
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4313      	orrs	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800281c:	2201      	movs	r2, #1
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	4013      	ands	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	091b      	lsrs	r3, r3, #4
 8002832:	f003 0201 	and.w	r2, r3, #1
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b03      	cmp	r3, #3
 8002852:	d017      	beq.n	8002884 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	2203      	movs	r2, #3
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	43db      	mvns	r3, r3
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4013      	ands	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4313      	orrs	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f003 0303 	and.w	r3, r3, #3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d123      	bne.n	80028d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	08da      	lsrs	r2, r3, #3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	3208      	adds	r2, #8
 8002898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800289c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	220f      	movs	r2, #15
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	691a      	ldr	r2, [r3, #16]
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	08da      	lsrs	r2, r3, #3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	3208      	adds	r2, #8
 80028d2:	69b9      	ldr	r1, [r7, #24]
 80028d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	2203      	movs	r2, #3
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4013      	ands	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 0203 	and.w	r2, r3, #3
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4313      	orrs	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 80a2 	beq.w	8002a5e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	4b57      	ldr	r3, [pc, #348]	@ (8002a7c <HAL_GPIO_Init+0x2e8>)
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	4a56      	ldr	r2, [pc, #344]	@ (8002a7c <HAL_GPIO_Init+0x2e8>)
 8002924:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002928:	6453      	str	r3, [r2, #68]	@ 0x44
 800292a:	4b54      	ldr	r3, [pc, #336]	@ (8002a7c <HAL_GPIO_Init+0x2e8>)
 800292c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800292e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002936:	4a52      	ldr	r2, [pc, #328]	@ (8002a80 <HAL_GPIO_Init+0x2ec>)
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	089b      	lsrs	r3, r3, #2
 800293c:	3302      	adds	r3, #2
 800293e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002942:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	220f      	movs	r2, #15
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	43db      	mvns	r3, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4013      	ands	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a49      	ldr	r2, [pc, #292]	@ (8002a84 <HAL_GPIO_Init+0x2f0>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d019      	beq.n	8002996 <HAL_GPIO_Init+0x202>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a48      	ldr	r2, [pc, #288]	@ (8002a88 <HAL_GPIO_Init+0x2f4>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d013      	beq.n	8002992 <HAL_GPIO_Init+0x1fe>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a47      	ldr	r2, [pc, #284]	@ (8002a8c <HAL_GPIO_Init+0x2f8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d00d      	beq.n	800298e <HAL_GPIO_Init+0x1fa>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a46      	ldr	r2, [pc, #280]	@ (8002a90 <HAL_GPIO_Init+0x2fc>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d007      	beq.n	800298a <HAL_GPIO_Init+0x1f6>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a45      	ldr	r2, [pc, #276]	@ (8002a94 <HAL_GPIO_Init+0x300>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d101      	bne.n	8002986 <HAL_GPIO_Init+0x1f2>
 8002982:	2304      	movs	r3, #4
 8002984:	e008      	b.n	8002998 <HAL_GPIO_Init+0x204>
 8002986:	2307      	movs	r3, #7
 8002988:	e006      	b.n	8002998 <HAL_GPIO_Init+0x204>
 800298a:	2303      	movs	r3, #3
 800298c:	e004      	b.n	8002998 <HAL_GPIO_Init+0x204>
 800298e:	2302      	movs	r3, #2
 8002990:	e002      	b.n	8002998 <HAL_GPIO_Init+0x204>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <HAL_GPIO_Init+0x204>
 8002996:	2300      	movs	r3, #0
 8002998:	69fa      	ldr	r2, [r7, #28]
 800299a:	f002 0203 	and.w	r2, r2, #3
 800299e:	0092      	lsls	r2, r2, #2
 80029a0:	4093      	lsls	r3, r2
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029a8:	4935      	ldr	r1, [pc, #212]	@ (8002a80 <HAL_GPIO_Init+0x2ec>)
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	089b      	lsrs	r3, r3, #2
 80029ae:	3302      	adds	r3, #2
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029b6:	4b38      	ldr	r3, [pc, #224]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	43db      	mvns	r3, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4013      	ands	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029da:	4a2f      	ldr	r2, [pc, #188]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a04:	4a24      	ldr	r2, [pc, #144]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a0a:	4b23      	ldr	r3, [pc, #140]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	43db      	mvns	r3, r3
 8002a14:	69ba      	ldr	r2, [r7, #24]
 8002a16:	4013      	ands	r3, r2
 8002a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a34:	4b18      	ldr	r3, [pc, #96]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d003      	beq.n	8002a58 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a58:	4a0f      	ldr	r2, [pc, #60]	@ (8002a98 <HAL_GPIO_Init+0x304>)
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3301      	adds	r3, #1
 8002a62:	61fb      	str	r3, [r7, #28]
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	2b0f      	cmp	r3, #15
 8002a68:	f67f aea2 	bls.w	80027b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a6c:	bf00      	nop
 8002a6e:	bf00      	nop
 8002a70:	3724      	adds	r7, #36	@ 0x24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	40013800 	.word	0x40013800
 8002a84:	40020000 	.word	0x40020000
 8002a88:	40020400 	.word	0x40020400
 8002a8c:	40020800 	.word	0x40020800
 8002a90:	40020c00 	.word	0x40020c00
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40013c00 	.word	0x40013c00

08002a9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691a      	ldr	r2, [r3, #16]
 8002aac:	887b      	ldrh	r3, [r7, #2]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
 8002ab8:	e001      	b.n	8002abe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002aba:	2300      	movs	r3, #0
 8002abc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3714      	adds	r7, #20
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e12b      	b.n	8002d36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d106      	bne.n	8002af8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7ff f8e2 	bl	8001cbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2224      	movs	r2, #36	@ 0x24
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0201 	bic.w	r2, r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b30:	f001 f8aa 	bl	8003c88 <HAL_RCC_GetPCLK1Freq>
 8002b34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	4a81      	ldr	r2, [pc, #516]	@ (8002d40 <HAL_I2C_Init+0x274>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d807      	bhi.n	8002b50 <HAL_I2C_Init+0x84>
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4a80      	ldr	r2, [pc, #512]	@ (8002d44 <HAL_I2C_Init+0x278>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	bf94      	ite	ls
 8002b48:	2301      	movls	r3, #1
 8002b4a:	2300      	movhi	r3, #0
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	e006      	b.n	8002b5e <HAL_I2C_Init+0x92>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4a7d      	ldr	r2, [pc, #500]	@ (8002d48 <HAL_I2C_Init+0x27c>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	bf94      	ite	ls
 8002b58:	2301      	movls	r3, #1
 8002b5a:	2300      	movhi	r3, #0
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e0e7      	b.n	8002d36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4a78      	ldr	r2, [pc, #480]	@ (8002d4c <HAL_I2C_Init+0x280>)
 8002b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6e:	0c9b      	lsrs	r3, r3, #18
 8002b70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	4a6a      	ldr	r2, [pc, #424]	@ (8002d40 <HAL_I2C_Init+0x274>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d802      	bhi.n	8002ba0 <HAL_I2C_Init+0xd4>
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	e009      	b.n	8002bb4 <HAL_I2C_Init+0xe8>
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ba6:	fb02 f303 	mul.w	r3, r2, r3
 8002baa:	4a69      	ldr	r2, [pc, #420]	@ (8002d50 <HAL_I2C_Init+0x284>)
 8002bac:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb0:	099b      	lsrs	r3, r3, #6
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002bc6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	495c      	ldr	r1, [pc, #368]	@ (8002d40 <HAL_I2C_Init+0x274>)
 8002bd0:	428b      	cmp	r3, r1
 8002bd2:	d819      	bhi.n	8002c08 <HAL_I2C_Init+0x13c>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1e59      	subs	r1, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002be2:	1c59      	adds	r1, r3, #1
 8002be4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002be8:	400b      	ands	r3, r1
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00a      	beq.n	8002c04 <HAL_I2C_Init+0x138>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	1e59      	subs	r1, r3, #1
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c02:	e051      	b.n	8002ca8 <HAL_I2C_Init+0x1dc>
 8002c04:	2304      	movs	r3, #4
 8002c06:	e04f      	b.n	8002ca8 <HAL_I2C_Init+0x1dc>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d111      	bne.n	8002c34 <HAL_I2C_Init+0x168>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1e58      	subs	r0, r3, #1
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6859      	ldr	r1, [r3, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	440b      	add	r3, r1
 8002c1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c22:	3301      	adds	r3, #1
 8002c24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	bf0c      	ite	eq
 8002c2c:	2301      	moveq	r3, #1
 8002c2e:	2300      	movne	r3, #0
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	e012      	b.n	8002c5a <HAL_I2C_Init+0x18e>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	1e58      	subs	r0, r3, #1
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6859      	ldr	r1, [r3, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	0099      	lsls	r1, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	bf0c      	ite	eq
 8002c54:	2301      	moveq	r3, #1
 8002c56:	2300      	movne	r3, #0
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_I2C_Init+0x196>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e022      	b.n	8002ca8 <HAL_I2C_Init+0x1dc>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10e      	bne.n	8002c88 <HAL_I2C_Init+0x1bc>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	1e58      	subs	r0, r3, #1
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6859      	ldr	r1, [r3, #4]
 8002c72:	460b      	mov	r3, r1
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	440b      	add	r3, r1
 8002c78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c86:	e00f      	b.n	8002ca8 <HAL_I2C_Init+0x1dc>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	1e58      	subs	r0, r3, #1
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6859      	ldr	r1, [r3, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	440b      	add	r3, r1
 8002c96:	0099      	lsls	r1, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ca8:	6879      	ldr	r1, [r7, #4]
 8002caa:	6809      	ldr	r1, [r1, #0]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69da      	ldr	r2, [r3, #28]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cd6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6911      	ldr	r1, [r2, #16]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	68d2      	ldr	r2, [r2, #12]
 8002ce2:	4311      	orrs	r1, r2
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	6812      	ldr	r2, [r2, #0]
 8002ce8:	430b      	orrs	r3, r1
 8002cea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	695a      	ldr	r2, [r3, #20]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0201 	orr.w	r2, r2, #1
 8002d16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2220      	movs	r2, #32
 8002d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	000186a0 	.word	0x000186a0
 8002d44:	001e847f 	.word	0x001e847f
 8002d48:	003d08ff 	.word	0x003d08ff
 8002d4c:	431bde83 	.word	0x431bde83
 8002d50:	10624dd3 	.word	0x10624dd3

08002d54 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b088      	sub	sp, #32
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	4608      	mov	r0, r1
 8002d5e:	4611      	mov	r1, r2
 8002d60:	461a      	mov	r2, r3
 8002d62:	4603      	mov	r3, r0
 8002d64:	817b      	strh	r3, [r7, #10]
 8002d66:	460b      	mov	r3, r1
 8002d68:	813b      	strh	r3, [r7, #8]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d6e:	f7ff fb3d 	bl	80023ec <HAL_GetTick>
 8002d72:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b20      	cmp	r3, #32
 8002d7e:	f040 80d9 	bne.w	8002f34 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	2319      	movs	r3, #25
 8002d88:	2201      	movs	r2, #1
 8002d8a:	496d      	ldr	r1, [pc, #436]	@ (8002f40 <HAL_I2C_Mem_Write+0x1ec>)
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 f971 	bl	8003074 <I2C_WaitOnFlagUntilTimeout>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d98:	2302      	movs	r3, #2
 8002d9a:	e0cc      	b.n	8002f36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d101      	bne.n	8002daa <HAL_I2C_Mem_Write+0x56>
 8002da6:	2302      	movs	r3, #2
 8002da8:	e0c5      	b.n	8002f36 <HAL_I2C_Mem_Write+0x1e2>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d007      	beq.n	8002dd0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0201 	orr.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dde:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2221      	movs	r2, #33	@ 0x21
 8002de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2240      	movs	r2, #64	@ 0x40
 8002dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6a3a      	ldr	r2, [r7, #32]
 8002dfa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002e00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4a4d      	ldr	r2, [pc, #308]	@ (8002f44 <HAL_I2C_Mem_Write+0x1f0>)
 8002e10:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e12:	88f8      	ldrh	r0, [r7, #6]
 8002e14:	893a      	ldrh	r2, [r7, #8]
 8002e16:	8979      	ldrh	r1, [r7, #10]
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	9301      	str	r3, [sp, #4]
 8002e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	4603      	mov	r3, r0
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 f890 	bl	8002f48 <I2C_RequestMemoryWrite>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d052      	beq.n	8002ed4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e081      	b.n	8002f36 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f000 fa36 	bl	80032a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00d      	beq.n	8002e5e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d107      	bne.n	8002e5a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e06b      	b.n	8002f36 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	781a      	ldrb	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6e:	1c5a      	adds	r2, r3, #1
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b04      	cmp	r3, #4
 8002e9a:	d11b      	bne.n	8002ed4 <HAL_I2C_Mem_Write+0x180>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d017      	beq.n	8002ed4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	781a      	ldrb	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1aa      	bne.n	8002e32 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f000 fa29 	bl	8003338 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00d      	beq.n	8002f08 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	d107      	bne.n	8002f04 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f02:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e016      	b.n	8002f36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e000      	b.n	8002f36 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
  }
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3718      	adds	r7, #24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	00100002 	.word	0x00100002
 8002f44:	ffff0000 	.word	0xffff0000

08002f48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	4608      	mov	r0, r1
 8002f52:	4611      	mov	r1, r2
 8002f54:	461a      	mov	r2, r3
 8002f56:	4603      	mov	r3, r0
 8002f58:	817b      	strh	r3, [r7, #10]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	813b      	strh	r3, [r7, #8]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	6a3b      	ldr	r3, [r7, #32]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f000 f878 	bl	8003074 <I2C_WaitOnFlagUntilTimeout>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00d      	beq.n	8002fa6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f98:	d103      	bne.n	8002fa2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fa0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e05f      	b.n	8003066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fa6:	897b      	ldrh	r3, [r7, #10]
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	461a      	mov	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002fb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb8:	6a3a      	ldr	r2, [r7, #32]
 8002fba:	492d      	ldr	r1, [pc, #180]	@ (8003070 <I2C_RequestMemoryWrite+0x128>)
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f000 f8d3 	bl	8003168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e04c      	b.n	8003066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fcc:	2300      	movs	r3, #0
 8002fce:	617b      	str	r3, [r7, #20]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	617b      	str	r3, [r7, #20]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	617b      	str	r3, [r7, #20]
 8002fe0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fe4:	6a39      	ldr	r1, [r7, #32]
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f95e 	bl	80032a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00d      	beq.n	800300e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d107      	bne.n	800300a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003008:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e02b      	b.n	8003066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800300e:	88fb      	ldrh	r3, [r7, #6]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d105      	bne.n	8003020 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003014:	893b      	ldrh	r3, [r7, #8]
 8003016:	b2da      	uxtb	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	611a      	str	r2, [r3, #16]
 800301e:	e021      	b.n	8003064 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003020:	893b      	ldrh	r3, [r7, #8]
 8003022:	0a1b      	lsrs	r3, r3, #8
 8003024:	b29b      	uxth	r3, r3
 8003026:	b2da      	uxtb	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800302e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003030:	6a39      	ldr	r1, [r7, #32]
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f000 f938 	bl	80032a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00d      	beq.n	800305a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	2b04      	cmp	r3, #4
 8003044:	d107      	bne.n	8003056 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003054:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e005      	b.n	8003066 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800305a:	893b      	ldrh	r3, [r7, #8]
 800305c:	b2da      	uxtb	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	00010002 	.word	0x00010002

08003074 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	4613      	mov	r3, r2
 8003082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003084:	e048      	b.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800308c:	d044      	beq.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800308e:	f7ff f9ad 	bl	80023ec <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	429a      	cmp	r2, r3
 800309c:	d302      	bcc.n	80030a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d139      	bne.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	0c1b      	lsrs	r3, r3, #16
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d10d      	bne.n	80030ca <I2C_WaitOnFlagUntilTimeout+0x56>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	43da      	mvns	r2, r3
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	4013      	ands	r3, r2
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf0c      	ite	eq
 80030c0:	2301      	moveq	r3, #1
 80030c2:	2300      	movne	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	461a      	mov	r2, r3
 80030c8:	e00c      	b.n	80030e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	43da      	mvns	r2, r3
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	4013      	ands	r3, r2
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	bf0c      	ite	eq
 80030dc:	2301      	moveq	r3, #1
 80030de:	2300      	movne	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	461a      	mov	r2, r3
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d116      	bne.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2220      	movs	r2, #32
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	f043 0220 	orr.w	r2, r3, #32
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e023      	b.n	8003160 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	0c1b      	lsrs	r3, r3, #16
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b01      	cmp	r3, #1
 8003120:	d10d      	bne.n	800313e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	695b      	ldr	r3, [r3, #20]
 8003128:	43da      	mvns	r2, r3
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	4013      	ands	r3, r2
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	461a      	mov	r2, r3
 800313c:	e00c      	b.n	8003158 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	43da      	mvns	r2, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	4013      	ands	r3, r2
 800314a:	b29b      	uxth	r3, r3
 800314c:	2b00      	cmp	r3, #0
 800314e:	bf0c      	ite	eq
 8003150:	2301      	moveq	r3, #1
 8003152:	2300      	movne	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	461a      	mov	r2, r3
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	429a      	cmp	r2, r3
 800315c:	d093      	beq.n	8003086 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003176:	e071      	b.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003186:	d123      	bne.n	80031d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003196:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	f043 0204 	orr.w	r2, r3, #4
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e067      	b.n	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031d6:	d041      	beq.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031d8:	f7ff f908 	bl	80023ec <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d302      	bcc.n	80031ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d136      	bne.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	0c1b      	lsrs	r3, r3, #16
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d10c      	bne.n	8003212 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	43da      	mvns	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	4013      	ands	r3, r2
 8003204:	b29b      	uxth	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	bf14      	ite	ne
 800320a:	2301      	movne	r3, #1
 800320c:	2300      	moveq	r3, #0
 800320e:	b2db      	uxtb	r3, r3
 8003210:	e00b      	b.n	800322a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	43da      	mvns	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	4013      	ands	r3, r2
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	bf14      	ite	ne
 8003224:	2301      	movne	r3, #1
 8003226:	2300      	moveq	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d016      	beq.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003248:	f043 0220 	orr.w	r2, r3, #32
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e021      	b.n	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	0c1b      	lsrs	r3, r3, #16
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b01      	cmp	r3, #1
 8003264:	d10c      	bne.n	8003280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	43da      	mvns	r2, r3
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	4013      	ands	r3, r2
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	bf14      	ite	ne
 8003278:	2301      	movne	r3, #1
 800327a:	2300      	moveq	r3, #0
 800327c:	b2db      	uxtb	r3, r3
 800327e:	e00b      	b.n	8003298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	43da      	mvns	r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	4013      	ands	r3, r2
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	bf14      	ite	ne
 8003292:	2301      	movne	r3, #1
 8003294:	2300      	moveq	r3, #0
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	f47f af6d 	bne.w	8003178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032b4:	e034      	b.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f886 	bl	80033c8 <I2C_IsAcknowledgeFailed>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e034      	b.n	8003330 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032cc:	d028      	beq.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ce:	f7ff f88d 	bl	80023ec <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d302      	bcc.n	80032e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d11d      	bne.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ee:	2b80      	cmp	r3, #128	@ 0x80
 80032f0:	d016      	beq.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330c:	f043 0220 	orr.w	r2, r3, #32
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e007      	b.n	8003330 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800332a:	2b80      	cmp	r3, #128	@ 0x80
 800332c:	d1c3      	bne.n	80032b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003344:	e034      	b.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f000 f83e 	bl	80033c8 <I2C_IsAcknowledgeFailed>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e034      	b.n	80033c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800335c:	d028      	beq.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800335e:	f7ff f845 	bl	80023ec <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	429a      	cmp	r2, r3
 800336c:	d302      	bcc.n	8003374 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d11d      	bne.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	f003 0304 	and.w	r3, r3, #4
 800337e:	2b04      	cmp	r3, #4
 8003380:	d016      	beq.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339c:	f043 0220 	orr.w	r2, r3, #32
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e007      	b.n	80033c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d1c3      	bne.n	8003346 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033de:	d11b      	bne.n	8003418 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003404:	f043 0204 	orr.w	r2, r3, #4
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e000      	b.n	800341a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
	...

08003428 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e267      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d075      	beq.n	8003532 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003446:	4b88      	ldr	r3, [pc, #544]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f003 030c 	and.w	r3, r3, #12
 800344e:	2b04      	cmp	r3, #4
 8003450:	d00c      	beq.n	800346c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003452:	4b85      	ldr	r3, [pc, #532]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800345a:	2b08      	cmp	r3, #8
 800345c:	d112      	bne.n	8003484 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800345e:	4b82      	ldr	r3, [pc, #520]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003466:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800346a:	d10b      	bne.n	8003484 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800346c:	4b7e      	ldr	r3, [pc, #504]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d05b      	beq.n	8003530 <HAL_RCC_OscConfig+0x108>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d157      	bne.n	8003530 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e242      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800348c:	d106      	bne.n	800349c <HAL_RCC_OscConfig+0x74>
 800348e:	4b76      	ldr	r3, [pc, #472]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a75      	ldr	r2, [pc, #468]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003498:	6013      	str	r3, [r2, #0]
 800349a:	e01d      	b.n	80034d8 <HAL_RCC_OscConfig+0xb0>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034a4:	d10c      	bne.n	80034c0 <HAL_RCC_OscConfig+0x98>
 80034a6:	4b70      	ldr	r3, [pc, #448]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a6f      	ldr	r2, [pc, #444]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	4b6d      	ldr	r3, [pc, #436]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a6c      	ldr	r2, [pc, #432]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034bc:	6013      	str	r3, [r2, #0]
 80034be:	e00b      	b.n	80034d8 <HAL_RCC_OscConfig+0xb0>
 80034c0:	4b69      	ldr	r3, [pc, #420]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a68      	ldr	r2, [pc, #416]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034ca:	6013      	str	r3, [r2, #0]
 80034cc:	4b66      	ldr	r3, [pc, #408]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a65      	ldr	r2, [pc, #404]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d013      	beq.n	8003508 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e0:	f7fe ff84 	bl	80023ec <HAL_GetTick>
 80034e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034e6:	e008      	b.n	80034fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034e8:	f7fe ff80 	bl	80023ec <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b64      	cmp	r3, #100	@ 0x64
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e207      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fa:	4b5b      	ldr	r3, [pc, #364]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d0f0      	beq.n	80034e8 <HAL_RCC_OscConfig+0xc0>
 8003506:	e014      	b.n	8003532 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003508:	f7fe ff70 	bl	80023ec <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003510:	f7fe ff6c 	bl	80023ec <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b64      	cmp	r3, #100	@ 0x64
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e1f3      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003522:	4b51      	ldr	r3, [pc, #324]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1f0      	bne.n	8003510 <HAL_RCC_OscConfig+0xe8>
 800352e:	e000      	b.n	8003532 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003530:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d063      	beq.n	8003606 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800353e:	4b4a      	ldr	r3, [pc, #296]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 030c 	and.w	r3, r3, #12
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00b      	beq.n	8003562 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800354a:	4b47      	ldr	r3, [pc, #284]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003552:	2b08      	cmp	r3, #8
 8003554:	d11c      	bne.n	8003590 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003556:	4b44      	ldr	r3, [pc, #272]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d116      	bne.n	8003590 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003562:	4b41      	ldr	r3, [pc, #260]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d005      	beq.n	800357a <HAL_RCC_OscConfig+0x152>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d001      	beq.n	800357a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e1c7      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800357a:	4b3b      	ldr	r3, [pc, #236]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	4937      	ldr	r1, [pc, #220]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 800358a:	4313      	orrs	r3, r2
 800358c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800358e:	e03a      	b.n	8003606 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d020      	beq.n	80035da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003598:	4b34      	ldr	r3, [pc, #208]	@ (800366c <HAL_RCC_OscConfig+0x244>)
 800359a:	2201      	movs	r2, #1
 800359c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800359e:	f7fe ff25 	bl	80023ec <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035a6:	f7fe ff21 	bl	80023ec <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e1a8      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0f0      	beq.n	80035a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035c4:	4b28      	ldr	r3, [pc, #160]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	00db      	lsls	r3, r3, #3
 80035d2:	4925      	ldr	r1, [pc, #148]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	600b      	str	r3, [r1, #0]
 80035d8:	e015      	b.n	8003606 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035da:	4b24      	ldr	r3, [pc, #144]	@ (800366c <HAL_RCC_OscConfig+0x244>)
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e0:	f7fe ff04 	bl	80023ec <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035e8:	f7fe ff00 	bl	80023ec <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e187      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	2b00      	cmp	r3, #0
 8003610:	d036      	beq.n	8003680 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d016      	beq.n	8003648 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800361a:	4b15      	ldr	r3, [pc, #84]	@ (8003670 <HAL_RCC_OscConfig+0x248>)
 800361c:	2201      	movs	r2, #1
 800361e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003620:	f7fe fee4 	bl	80023ec <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003628:	f7fe fee0 	bl	80023ec <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e167      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800363a:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <HAL_RCC_OscConfig+0x240>)
 800363c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d0f0      	beq.n	8003628 <HAL_RCC_OscConfig+0x200>
 8003646:	e01b      	b.n	8003680 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003648:	4b09      	ldr	r3, [pc, #36]	@ (8003670 <HAL_RCC_OscConfig+0x248>)
 800364a:	2200      	movs	r2, #0
 800364c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800364e:	f7fe fecd 	bl	80023ec <HAL_GetTick>
 8003652:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003654:	e00e      	b.n	8003674 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003656:	f7fe fec9 	bl	80023ec <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d907      	bls.n	8003674 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e150      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
 8003668:	40023800 	.word	0x40023800
 800366c:	42470000 	.word	0x42470000
 8003670:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003674:	4b88      	ldr	r3, [pc, #544]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1ea      	bne.n	8003656 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 8097 	beq.w	80037bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800368e:	2300      	movs	r3, #0
 8003690:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003692:	4b81      	ldr	r3, [pc, #516]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10f      	bne.n	80036be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	4b7d      	ldr	r3, [pc, #500]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	4a7c      	ldr	r2, [pc, #496]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80036a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80036ae:	4b7a      	ldr	r3, [pc, #488]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ba:	2301      	movs	r3, #1
 80036bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036be:	4b77      	ldr	r3, [pc, #476]	@ (800389c <HAL_RCC_OscConfig+0x474>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d118      	bne.n	80036fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ca:	4b74      	ldr	r3, [pc, #464]	@ (800389c <HAL_RCC_OscConfig+0x474>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a73      	ldr	r2, [pc, #460]	@ (800389c <HAL_RCC_OscConfig+0x474>)
 80036d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036d6:	f7fe fe89 	bl	80023ec <HAL_GetTick>
 80036da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036dc:	e008      	b.n	80036f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036de:	f7fe fe85 	bl	80023ec <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e10c      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f0:	4b6a      	ldr	r3, [pc, #424]	@ (800389c <HAL_RCC_OscConfig+0x474>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0f0      	beq.n	80036de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d106      	bne.n	8003712 <HAL_RCC_OscConfig+0x2ea>
 8003704:	4b64      	ldr	r3, [pc, #400]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003708:	4a63      	ldr	r2, [pc, #396]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003710:	e01c      	b.n	800374c <HAL_RCC_OscConfig+0x324>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	2b05      	cmp	r3, #5
 8003718:	d10c      	bne.n	8003734 <HAL_RCC_OscConfig+0x30c>
 800371a:	4b5f      	ldr	r3, [pc, #380]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 800371c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800371e:	4a5e      	ldr	r2, [pc, #376]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003720:	f043 0304 	orr.w	r3, r3, #4
 8003724:	6713      	str	r3, [r2, #112]	@ 0x70
 8003726:	4b5c      	ldr	r3, [pc, #368]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800372a:	4a5b      	ldr	r2, [pc, #364]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	6713      	str	r3, [r2, #112]	@ 0x70
 8003732:	e00b      	b.n	800374c <HAL_RCC_OscConfig+0x324>
 8003734:	4b58      	ldr	r3, [pc, #352]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003738:	4a57      	ldr	r2, [pc, #348]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 800373a:	f023 0301 	bic.w	r3, r3, #1
 800373e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003740:	4b55      	ldr	r3, [pc, #340]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003744:	4a54      	ldr	r2, [pc, #336]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003746:	f023 0304 	bic.w	r3, r3, #4
 800374a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d015      	beq.n	8003780 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003754:	f7fe fe4a 	bl	80023ec <HAL_GetTick>
 8003758:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800375a:	e00a      	b.n	8003772 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375c:	f7fe fe46 	bl	80023ec <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800376a:	4293      	cmp	r3, r2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e0cb      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003772:	4b49      	ldr	r3, [pc, #292]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0ee      	beq.n	800375c <HAL_RCC_OscConfig+0x334>
 800377e:	e014      	b.n	80037aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003780:	f7fe fe34 	bl	80023ec <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003786:	e00a      	b.n	800379e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003788:	f7fe fe30 	bl	80023ec <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003796:	4293      	cmp	r3, r2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e0b5      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800379e:	4b3e      	ldr	r3, [pc, #248]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80037a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1ee      	bne.n	8003788 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037aa:	7dfb      	ldrb	r3, [r7, #23]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d105      	bne.n	80037bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b0:	4b39      	ldr	r3, [pc, #228]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80037b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b4:	4a38      	ldr	r2, [pc, #224]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80037b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f000 80a1 	beq.w	8003908 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037c6:	4b34      	ldr	r3, [pc, #208]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 030c 	and.w	r3, r3, #12
 80037ce:	2b08      	cmp	r3, #8
 80037d0:	d05c      	beq.n	800388c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d141      	bne.n	800385e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037da:	4b31      	ldr	r3, [pc, #196]	@ (80038a0 <HAL_RCC_OscConfig+0x478>)
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e0:	f7fe fe04 	bl	80023ec <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037e8:	f7fe fe00 	bl	80023ec <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e087      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fa:	4b27      	ldr	r3, [pc, #156]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	69da      	ldr	r2, [r3, #28]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	019b      	lsls	r3, r3, #6
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381c:	085b      	lsrs	r3, r3, #1
 800381e:	3b01      	subs	r3, #1
 8003820:	041b      	lsls	r3, r3, #16
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	061b      	lsls	r3, r3, #24
 800382a:	491b      	ldr	r1, [pc, #108]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 800382c:	4313      	orrs	r3, r2
 800382e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003830:	4b1b      	ldr	r3, [pc, #108]	@ (80038a0 <HAL_RCC_OscConfig+0x478>)
 8003832:	2201      	movs	r2, #1
 8003834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003836:	f7fe fdd9 	bl	80023ec <HAL_GetTick>
 800383a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800383c:	e008      	b.n	8003850 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800383e:	f7fe fdd5 	bl	80023ec <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e05c      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003850:	4b11      	ldr	r3, [pc, #68]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0f0      	beq.n	800383e <HAL_RCC_OscConfig+0x416>
 800385c:	e054      	b.n	8003908 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800385e:	4b10      	ldr	r3, [pc, #64]	@ (80038a0 <HAL_RCC_OscConfig+0x478>)
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003864:	f7fe fdc2 	bl	80023ec <HAL_GetTick>
 8003868:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800386a:	e008      	b.n	800387e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800386c:	f7fe fdbe 	bl	80023ec <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e045      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800387e:	4b06      	ldr	r3, [pc, #24]	@ (8003898 <HAL_RCC_OscConfig+0x470>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1f0      	bne.n	800386c <HAL_RCC_OscConfig+0x444>
 800388a:	e03d      	b.n	8003908 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d107      	bne.n	80038a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e038      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
 8003898:	40023800 	.word	0x40023800
 800389c:	40007000 	.word	0x40007000
 80038a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003914 <HAL_RCC_OscConfig+0x4ec>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d028      	beq.n	8003904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038bc:	429a      	cmp	r2, r3
 80038be:	d121      	bne.n	8003904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d11a      	bne.n	8003904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80038d4:	4013      	ands	r3, r2
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80038da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038dc:	4293      	cmp	r3, r2
 80038de:	d111      	bne.n	8003904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ea:	085b      	lsrs	r3, r3, #1
 80038ec:	3b01      	subs	r3, #1
 80038ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d107      	bne.n	8003904 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003900:	429a      	cmp	r2, r3
 8003902:	d001      	beq.n	8003908 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e000      	b.n	800390a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40023800 	.word	0x40023800

08003918 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e0cc      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800392c:	4b68      	ldr	r3, [pc, #416]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1b8>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0307 	and.w	r3, r3, #7
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	429a      	cmp	r2, r3
 8003938:	d90c      	bls.n	8003954 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800393a:	4b65      	ldr	r3, [pc, #404]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1b8>)
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	b2d2      	uxtb	r2, r2
 8003940:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003942:	4b63      	ldr	r3, [pc, #396]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0307 	and.w	r3, r3, #7
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	429a      	cmp	r2, r3
 800394e:	d001      	beq.n	8003954 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e0b8      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d020      	beq.n	80039a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b00      	cmp	r3, #0
 800396a:	d005      	beq.n	8003978 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800396c:	4b59      	ldr	r3, [pc, #356]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	4a58      	ldr	r2, [pc, #352]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003972:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003976:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0308 	and.w	r3, r3, #8
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003984:	4b53      	ldr	r3, [pc, #332]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	4a52      	ldr	r2, [pc, #328]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800398a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800398e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003990:	4b50      	ldr	r3, [pc, #320]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	494d      	ldr	r1, [pc, #308]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d044      	beq.n	8003a38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d107      	bne.n	80039c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b6:	4b47      	ldr	r3, [pc, #284]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d119      	bne.n	80039f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e07f      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d003      	beq.n	80039d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039d2:	2b03      	cmp	r3, #3
 80039d4:	d107      	bne.n	80039e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039d6:	4b3f      	ldr	r3, [pc, #252]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d109      	bne.n	80039f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e06f      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e6:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e067      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039f6:	4b37      	ldr	r3, [pc, #220]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f023 0203 	bic.w	r2, r3, #3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	4934      	ldr	r1, [pc, #208]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a08:	f7fe fcf0 	bl	80023ec <HAL_GetTick>
 8003a0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a0e:	e00a      	b.n	8003a26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a10:	f7fe fcec 	bl	80023ec <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e04f      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a26:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 020c 	and.w	r2, r3, #12
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d1eb      	bne.n	8003a10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a38:	4b25      	ldr	r3, [pc, #148]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0307 	and.w	r3, r3, #7
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d20c      	bcs.n	8003a60 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a46:	4b22      	ldr	r3, [pc, #136]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	b2d2      	uxtb	r2, r2
 8003a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4e:	4b20      	ldr	r3, [pc, #128]	@ (8003ad0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0307 	and.w	r3, r3, #7
 8003a56:	683a      	ldr	r2, [r7, #0]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d001      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e032      	b.n	8003ac6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d008      	beq.n	8003a7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a6c:	4b19      	ldr	r3, [pc, #100]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	4916      	ldr	r1, [pc, #88]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0308 	and.w	r3, r3, #8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d009      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a8a:	4b12      	ldr	r3, [pc, #72]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	490e      	ldr	r1, [pc, #56]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a9e:	f000 f821 	bl	8003ae4 <HAL_RCC_GetSysClockFreq>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad4 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	091b      	lsrs	r3, r3, #4
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	490a      	ldr	r1, [pc, #40]	@ (8003ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8003ab0:	5ccb      	ldrb	r3, [r1, r3]
 8003ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab6:	4a09      	ldr	r2, [pc, #36]	@ (8003adc <HAL_RCC_ClockConfig+0x1c4>)
 8003ab8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003aba:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <HAL_RCC_ClockConfig+0x1c8>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fe fc50 	bl	8002364 <HAL_InitTick>

  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	40023c00 	.word	0x40023c00
 8003ad4:	40023800 	.word	0x40023800
 8003ad8:	08008c1c 	.word	0x08008c1c
 8003adc:	2000001c 	.word	0x2000001c
 8003ae0:	20000020 	.word	0x20000020

08003ae4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ae8:	b090      	sub	sp, #64	@ 0x40
 8003aea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003af4:	2300      	movs	r3, #0
 8003af6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003af8:	2300      	movs	r3, #0
 8003afa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003afc:	4b59      	ldr	r3, [pc, #356]	@ (8003c64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 030c 	and.w	r3, r3, #12
 8003b04:	2b08      	cmp	r3, #8
 8003b06:	d00d      	beq.n	8003b24 <HAL_RCC_GetSysClockFreq+0x40>
 8003b08:	2b08      	cmp	r3, #8
 8003b0a:	f200 80a1 	bhi.w	8003c50 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d002      	beq.n	8003b18 <HAL_RCC_GetSysClockFreq+0x34>
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d003      	beq.n	8003b1e <HAL_RCC_GetSysClockFreq+0x3a>
 8003b16:	e09b      	b.n	8003c50 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b18:	4b53      	ldr	r3, [pc, #332]	@ (8003c68 <HAL_RCC_GetSysClockFreq+0x184>)
 8003b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b1c:	e09b      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b1e:	4b53      	ldr	r3, [pc, #332]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x188>)
 8003b20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b22:	e098      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b24:	4b4f      	ldr	r3, [pc, #316]	@ (8003c64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b2e:	4b4d      	ldr	r3, [pc, #308]	@ (8003c64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d028      	beq.n	8003b8c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b3a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	099b      	lsrs	r3, r3, #6
 8003b40:	2200      	movs	r2, #0
 8003b42:	623b      	str	r3, [r7, #32]
 8003b44:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b46:	6a3b      	ldr	r3, [r7, #32]
 8003b48:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	4b47      	ldr	r3, [pc, #284]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x188>)
 8003b50:	fb03 f201 	mul.w	r2, r3, r1
 8003b54:	2300      	movs	r3, #0
 8003b56:	fb00 f303 	mul.w	r3, r0, r3
 8003b5a:	4413      	add	r3, r2
 8003b5c:	4a43      	ldr	r2, [pc, #268]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x188>)
 8003b5e:	fba0 1202 	umull	r1, r2, r0, r2
 8003b62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b64:	460a      	mov	r2, r1
 8003b66:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b6a:	4413      	add	r3, r2
 8003b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b70:	2200      	movs	r2, #0
 8003b72:	61bb      	str	r3, [r7, #24]
 8003b74:	61fa      	str	r2, [r7, #28]
 8003b76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003b7e:	f7fc fb7f 	bl	8000280 <__aeabi_uldivmod>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4613      	mov	r3, r2
 8003b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b8a:	e053      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b8c:	4b35      	ldr	r3, [pc, #212]	@ (8003c64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	099b      	lsrs	r3, r3, #6
 8003b92:	2200      	movs	r2, #0
 8003b94:	613b      	str	r3, [r7, #16]
 8003b96:	617a      	str	r2, [r7, #20]
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b9e:	f04f 0b00 	mov.w	fp, #0
 8003ba2:	4652      	mov	r2, sl
 8003ba4:	465b      	mov	r3, fp
 8003ba6:	f04f 0000 	mov.w	r0, #0
 8003baa:	f04f 0100 	mov.w	r1, #0
 8003bae:	0159      	lsls	r1, r3, #5
 8003bb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bb4:	0150      	lsls	r0, r2, #5
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	ebb2 080a 	subs.w	r8, r2, sl
 8003bbe:	eb63 090b 	sbc.w	r9, r3, fp
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	f04f 0300 	mov.w	r3, #0
 8003bca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003bce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003bd2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003bd6:	ebb2 0408 	subs.w	r4, r2, r8
 8003bda:	eb63 0509 	sbc.w	r5, r3, r9
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	f04f 0300 	mov.w	r3, #0
 8003be6:	00eb      	lsls	r3, r5, #3
 8003be8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bec:	00e2      	lsls	r2, r4, #3
 8003bee:	4614      	mov	r4, r2
 8003bf0:	461d      	mov	r5, r3
 8003bf2:	eb14 030a 	adds.w	r3, r4, sl
 8003bf6:	603b      	str	r3, [r7, #0]
 8003bf8:	eb45 030b 	adc.w	r3, r5, fp
 8003bfc:	607b      	str	r3, [r7, #4]
 8003bfe:	f04f 0200 	mov.w	r2, #0
 8003c02:	f04f 0300 	mov.w	r3, #0
 8003c06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c0a:	4629      	mov	r1, r5
 8003c0c:	028b      	lsls	r3, r1, #10
 8003c0e:	4621      	mov	r1, r4
 8003c10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c14:	4621      	mov	r1, r4
 8003c16:	028a      	lsls	r2, r1, #10
 8003c18:	4610      	mov	r0, r2
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c1e:	2200      	movs	r2, #0
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	60fa      	str	r2, [r7, #12]
 8003c24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c28:	f7fc fb2a 	bl	8000280 <__aeabi_uldivmod>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4613      	mov	r3, r2
 8003c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c34:	4b0b      	ldr	r3, [pc, #44]	@ (8003c64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	0c1b      	lsrs	r3, r3, #16
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	3301      	adds	r3, #1
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c44:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c4e:	e002      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c50:	4b05      	ldr	r3, [pc, #20]	@ (8003c68 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c52:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3740      	adds	r7, #64	@ 0x40
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c62:	bf00      	nop
 8003c64:	40023800 	.word	0x40023800
 8003c68:	00f42400 	.word	0x00f42400
 8003c6c:	017d7840 	.word	0x017d7840

08003c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c74:	4b03      	ldr	r3, [pc, #12]	@ (8003c84 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c76:	681b      	ldr	r3, [r3, #0]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	2000001c 	.word	0x2000001c

08003c88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c8c:	f7ff fff0 	bl	8003c70 <HAL_RCC_GetHCLKFreq>
 8003c90:	4602      	mov	r2, r0
 8003c92:	4b05      	ldr	r3, [pc, #20]	@ (8003ca8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	0a9b      	lsrs	r3, r3, #10
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	4903      	ldr	r1, [pc, #12]	@ (8003cac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40023800 	.word	0x40023800
 8003cac:	08008c2c 	.word	0x08008c2c

08003cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003cb4:	f7ff ffdc 	bl	8003c70 <HAL_RCC_GetHCLKFreq>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	4b05      	ldr	r3, [pc, #20]	@ (8003cd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	0b5b      	lsrs	r3, r3, #13
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	4903      	ldr	r1, [pc, #12]	@ (8003cd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cc6:	5ccb      	ldrb	r3, [r1, r3]
 8003cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	08008c2c 	.word	0x08008c2c

08003cd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e041      	b.n	8003d6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fe f824 	bl	8001d4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3304      	adds	r3, #4
 8003d14:	4619      	mov	r1, r3
 8003d16:	4610      	mov	r0, r2
 8003d18:	f000 fb24 	bl	8004364 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e041      	b.n	8003e0c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d106      	bne.n	8003da2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 f839 	bl	8003e14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2202      	movs	r2, #2
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	3304      	adds	r3, #4
 8003db2:	4619      	mov	r1, r3
 8003db4:	4610      	mov	r0, r2
 8003db6:	f000 fad5 	bl	8004364 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d109      	bne.n	8003e4c <HAL_TIM_PWM_Start+0x24>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	bf14      	ite	ne
 8003e44:	2301      	movne	r3, #1
 8003e46:	2300      	moveq	r3, #0
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	e022      	b.n	8003e92 <HAL_TIM_PWM_Start+0x6a>
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d109      	bne.n	8003e66 <HAL_TIM_PWM_Start+0x3e>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	bf14      	ite	ne
 8003e5e:	2301      	movne	r3, #1
 8003e60:	2300      	moveq	r3, #0
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	e015      	b.n	8003e92 <HAL_TIM_PWM_Start+0x6a>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d109      	bne.n	8003e80 <HAL_TIM_PWM_Start+0x58>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	bf14      	ite	ne
 8003e78:	2301      	movne	r3, #1
 8003e7a:	2300      	moveq	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	e008      	b.n	8003e92 <HAL_TIM_PWM_Start+0x6a>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	bf14      	ite	ne
 8003e8c:	2301      	movne	r3, #1
 8003e8e:	2300      	moveq	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e068      	b.n	8003f6c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d104      	bne.n	8003eaa <HAL_TIM_PWM_Start+0x82>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ea8:	e013      	b.n	8003ed2 <HAL_TIM_PWM_Start+0xaa>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d104      	bne.n	8003eba <HAL_TIM_PWM_Start+0x92>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eb8:	e00b      	b.n	8003ed2 <HAL_TIM_PWM_Start+0xaa>
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	2b08      	cmp	r3, #8
 8003ebe:	d104      	bne.n	8003eca <HAL_TIM_PWM_Start+0xa2>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ec8:	e003      	b.n	8003ed2 <HAL_TIM_PWM_Start+0xaa>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2202      	movs	r2, #2
 8003ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	6839      	ldr	r1, [r7, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 fcee 	bl	80048bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a23      	ldr	r2, [pc, #140]	@ (8003f74 <HAL_TIM_PWM_Start+0x14c>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d107      	bne.n	8003efa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ef8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a1d      	ldr	r2, [pc, #116]	@ (8003f74 <HAL_TIM_PWM_Start+0x14c>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d018      	beq.n	8003f36 <HAL_TIM_PWM_Start+0x10e>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f0c:	d013      	beq.n	8003f36 <HAL_TIM_PWM_Start+0x10e>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a19      	ldr	r2, [pc, #100]	@ (8003f78 <HAL_TIM_PWM_Start+0x150>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d00e      	beq.n	8003f36 <HAL_TIM_PWM_Start+0x10e>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a17      	ldr	r2, [pc, #92]	@ (8003f7c <HAL_TIM_PWM_Start+0x154>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d009      	beq.n	8003f36 <HAL_TIM_PWM_Start+0x10e>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a16      	ldr	r2, [pc, #88]	@ (8003f80 <HAL_TIM_PWM_Start+0x158>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d004      	beq.n	8003f36 <HAL_TIM_PWM_Start+0x10e>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a14      	ldr	r2, [pc, #80]	@ (8003f84 <HAL_TIM_PWM_Start+0x15c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d111      	bne.n	8003f5a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2b06      	cmp	r3, #6
 8003f46:	d010      	beq.n	8003f6a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f042 0201 	orr.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f58:	e007      	b.n	8003f6a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f042 0201 	orr.w	r2, r2, #1
 8003f68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40010000 	.word	0x40010000
 8003f78:	40000400 	.word	0x40000400
 8003f7c:	40000800 	.word	0x40000800
 8003f80:	40000c00 	.word	0x40000c00
 8003f84:	40014000 	.word	0x40014000

08003f88 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2200      	movs	r2, #0
 8003f98:	6839      	ldr	r1, [r7, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 fc8e 	bl	80048bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a29      	ldr	r2, [pc, #164]	@ (800404c <HAL_TIM_PWM_Stop+0xc4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d117      	bne.n	8003fda <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6a1a      	ldr	r2, [r3, #32]
 8003fb0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10f      	bne.n	8003fda <HAL_TIM_PWM_Stop+0x52>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6a1a      	ldr	r2, [r3, #32]
 8003fc0:	f240 4344 	movw	r3, #1092	@ 0x444
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d107      	bne.n	8003fda <HAL_TIM_PWM_Stop+0x52>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6a1a      	ldr	r2, [r3, #32]
 8003fe0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10f      	bne.n	800400a <HAL_TIM_PWM_Stop+0x82>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	6a1a      	ldr	r2, [r3, #32]
 8003ff0:	f240 4344 	movw	r3, #1092	@ 0x444
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d107      	bne.n	800400a <HAL_TIM_PWM_Stop+0x82>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0201 	bic.w	r2, r2, #1
 8004008:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d104      	bne.n	800401a <HAL_TIM_PWM_Stop+0x92>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004018:	e013      	b.n	8004042 <HAL_TIM_PWM_Stop+0xba>
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2b04      	cmp	r3, #4
 800401e:	d104      	bne.n	800402a <HAL_TIM_PWM_Stop+0xa2>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004028:	e00b      	b.n	8004042 <HAL_TIM_PWM_Stop+0xba>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2b08      	cmp	r3, #8
 800402e:	d104      	bne.n	800403a <HAL_TIM_PWM_Stop+0xb2>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004038:	e003      	b.n	8004042 <HAL_TIM_PWM_Stop+0xba>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40010000 	.word	0x40010000

08004050 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004066:	2b01      	cmp	r3, #1
 8004068:	d101      	bne.n	800406e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800406a:	2302      	movs	r3, #2
 800406c:	e0ae      	b.n	80041cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2b0c      	cmp	r3, #12
 800407a:	f200 809f 	bhi.w	80041bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800407e:	a201      	add	r2, pc, #4	@ (adr r2, 8004084 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004084:	080040b9 	.word	0x080040b9
 8004088:	080041bd 	.word	0x080041bd
 800408c:	080041bd 	.word	0x080041bd
 8004090:	080041bd 	.word	0x080041bd
 8004094:	080040f9 	.word	0x080040f9
 8004098:	080041bd 	.word	0x080041bd
 800409c:	080041bd 	.word	0x080041bd
 80040a0:	080041bd 	.word	0x080041bd
 80040a4:	0800413b 	.word	0x0800413b
 80040a8:	080041bd 	.word	0x080041bd
 80040ac:	080041bd 	.word	0x080041bd
 80040b0:	080041bd 	.word	0x080041bd
 80040b4:	0800417b 	.word	0x0800417b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68b9      	ldr	r1, [r7, #8]
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 f9d6 	bl	8004470 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	699a      	ldr	r2, [r3, #24]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0208 	orr.w	r2, r2, #8
 80040d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	699a      	ldr	r2, [r3, #24]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0204 	bic.w	r2, r2, #4
 80040e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6999      	ldr	r1, [r3, #24]
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	691a      	ldr	r2, [r3, #16]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	619a      	str	r2, [r3, #24]
      break;
 80040f6:	e064      	b.n	80041c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68b9      	ldr	r1, [r7, #8]
 80040fe:	4618      	mov	r0, r3
 8004100:	f000 fa1c 	bl	800453c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	699a      	ldr	r2, [r3, #24]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004112:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	699a      	ldr	r2, [r3, #24]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004122:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6999      	ldr	r1, [r3, #24]
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	021a      	lsls	r2, r3, #8
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	430a      	orrs	r2, r1
 8004136:	619a      	str	r2, [r3, #24]
      break;
 8004138:	e043      	b.n	80041c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68b9      	ldr	r1, [r7, #8]
 8004140:	4618      	mov	r0, r3
 8004142:	f000 fa67 	bl	8004614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69da      	ldr	r2, [r3, #28]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f042 0208 	orr.w	r2, r2, #8
 8004154:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	69da      	ldr	r2, [r3, #28]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0204 	bic.w	r2, r2, #4
 8004164:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	69d9      	ldr	r1, [r3, #28]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	691a      	ldr	r2, [r3, #16]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	430a      	orrs	r2, r1
 8004176:	61da      	str	r2, [r3, #28]
      break;
 8004178:	e023      	b.n	80041c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68b9      	ldr	r1, [r7, #8]
 8004180:	4618      	mov	r0, r3
 8004182:	f000 fab1 	bl	80046e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	69da      	ldr	r2, [r3, #28]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004194:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	69da      	ldr	r2, [r3, #28]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	69d9      	ldr	r1, [r3, #28]
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	021a      	lsls	r2, r3, #8
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	61da      	str	r2, [r3, #28]
      break;
 80041ba:	e002      	b.n	80041c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	75fb      	strb	r3, [r7, #23]
      break;
 80041c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041de:	2300      	movs	r3, #0
 80041e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d101      	bne.n	80041f0 <HAL_TIM_ConfigClockSource+0x1c>
 80041ec:	2302      	movs	r3, #2
 80041ee:	e0b4      	b.n	800435a <HAL_TIM_ConfigClockSource+0x186>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800420e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004216:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68ba      	ldr	r2, [r7, #8]
 800421e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004228:	d03e      	beq.n	80042a8 <HAL_TIM_ConfigClockSource+0xd4>
 800422a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800422e:	f200 8087 	bhi.w	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004236:	f000 8086 	beq.w	8004346 <HAL_TIM_ConfigClockSource+0x172>
 800423a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800423e:	d87f      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004240:	2b70      	cmp	r3, #112	@ 0x70
 8004242:	d01a      	beq.n	800427a <HAL_TIM_ConfigClockSource+0xa6>
 8004244:	2b70      	cmp	r3, #112	@ 0x70
 8004246:	d87b      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004248:	2b60      	cmp	r3, #96	@ 0x60
 800424a:	d050      	beq.n	80042ee <HAL_TIM_ConfigClockSource+0x11a>
 800424c:	2b60      	cmp	r3, #96	@ 0x60
 800424e:	d877      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004250:	2b50      	cmp	r3, #80	@ 0x50
 8004252:	d03c      	beq.n	80042ce <HAL_TIM_ConfigClockSource+0xfa>
 8004254:	2b50      	cmp	r3, #80	@ 0x50
 8004256:	d873      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004258:	2b40      	cmp	r3, #64	@ 0x40
 800425a:	d058      	beq.n	800430e <HAL_TIM_ConfigClockSource+0x13a>
 800425c:	2b40      	cmp	r3, #64	@ 0x40
 800425e:	d86f      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004260:	2b30      	cmp	r3, #48	@ 0x30
 8004262:	d064      	beq.n	800432e <HAL_TIM_ConfigClockSource+0x15a>
 8004264:	2b30      	cmp	r3, #48	@ 0x30
 8004266:	d86b      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004268:	2b20      	cmp	r3, #32
 800426a:	d060      	beq.n	800432e <HAL_TIM_ConfigClockSource+0x15a>
 800426c:	2b20      	cmp	r3, #32
 800426e:	d867      	bhi.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
 8004270:	2b00      	cmp	r3, #0
 8004272:	d05c      	beq.n	800432e <HAL_TIM_ConfigClockSource+0x15a>
 8004274:	2b10      	cmp	r3, #16
 8004276:	d05a      	beq.n	800432e <HAL_TIM_ConfigClockSource+0x15a>
 8004278:	e062      	b.n	8004340 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800428a:	f000 faf7 	bl	800487c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800429c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	609a      	str	r2, [r3, #8]
      break;
 80042a6:	e04f      	b.n	8004348 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042b8:	f000 fae0 	bl	800487c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689a      	ldr	r2, [r3, #8]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042ca:	609a      	str	r2, [r3, #8]
      break;
 80042cc:	e03c      	b.n	8004348 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042da:	461a      	mov	r2, r3
 80042dc:	f000 fa54 	bl	8004788 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2150      	movs	r1, #80	@ 0x50
 80042e6:	4618      	mov	r0, r3
 80042e8:	f000 faad 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 80042ec:	e02c      	b.n	8004348 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042fa:	461a      	mov	r2, r3
 80042fc:	f000 fa73 	bl	80047e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2160      	movs	r1, #96	@ 0x60
 8004306:	4618      	mov	r0, r3
 8004308:	f000 fa9d 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 800430c:	e01c      	b.n	8004348 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800431a:	461a      	mov	r2, r3
 800431c:	f000 fa34 	bl	8004788 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2140      	movs	r1, #64	@ 0x40
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fa8d 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 800432c:	e00c      	b.n	8004348 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4619      	mov	r1, r3
 8004338:	4610      	mov	r0, r2
 800433a:	f000 fa84 	bl	8004846 <TIM_ITRx_SetConfig>
      break;
 800433e:	e003      	b.n	8004348 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	73fb      	strb	r3, [r7, #15]
      break;
 8004344:	e000      	b.n	8004348 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004346:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004358:	7bfb      	ldrb	r3, [r7, #15]
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
	...

08004364 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a37      	ldr	r2, [pc, #220]	@ (8004454 <TIM_Base_SetConfig+0xf0>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00f      	beq.n	800439c <TIM_Base_SetConfig+0x38>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004382:	d00b      	beq.n	800439c <TIM_Base_SetConfig+0x38>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a34      	ldr	r2, [pc, #208]	@ (8004458 <TIM_Base_SetConfig+0xf4>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d007      	beq.n	800439c <TIM_Base_SetConfig+0x38>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a33      	ldr	r2, [pc, #204]	@ (800445c <TIM_Base_SetConfig+0xf8>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d003      	beq.n	800439c <TIM_Base_SetConfig+0x38>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a32      	ldr	r2, [pc, #200]	@ (8004460 <TIM_Base_SetConfig+0xfc>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d108      	bne.n	80043ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a28      	ldr	r2, [pc, #160]	@ (8004454 <TIM_Base_SetConfig+0xf0>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d01b      	beq.n	80043ee <TIM_Base_SetConfig+0x8a>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043bc:	d017      	beq.n	80043ee <TIM_Base_SetConfig+0x8a>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a25      	ldr	r2, [pc, #148]	@ (8004458 <TIM_Base_SetConfig+0xf4>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d013      	beq.n	80043ee <TIM_Base_SetConfig+0x8a>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a24      	ldr	r2, [pc, #144]	@ (800445c <TIM_Base_SetConfig+0xf8>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d00f      	beq.n	80043ee <TIM_Base_SetConfig+0x8a>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a23      	ldr	r2, [pc, #140]	@ (8004460 <TIM_Base_SetConfig+0xfc>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d00b      	beq.n	80043ee <TIM_Base_SetConfig+0x8a>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a22      	ldr	r2, [pc, #136]	@ (8004464 <TIM_Base_SetConfig+0x100>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d007      	beq.n	80043ee <TIM_Base_SetConfig+0x8a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a21      	ldr	r2, [pc, #132]	@ (8004468 <TIM_Base_SetConfig+0x104>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d003      	beq.n	80043ee <TIM_Base_SetConfig+0x8a>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a20      	ldr	r2, [pc, #128]	@ (800446c <TIM_Base_SetConfig+0x108>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d108      	bne.n	8004400 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	4313      	orrs	r3, r2
 800440c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a0c      	ldr	r2, [pc, #48]	@ (8004454 <TIM_Base_SetConfig+0xf0>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d103      	bne.n	800442e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	691a      	ldr	r2, [r3, #16]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f043 0204 	orr.w	r2, r3, #4
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	601a      	str	r2, [r3, #0]
}
 8004446:	bf00      	nop
 8004448:	3714      	adds	r7, #20
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	40010000 	.word	0x40010000
 8004458:	40000400 	.word	0x40000400
 800445c:	40000800 	.word	0x40000800
 8004460:	40000c00 	.word	0x40000c00
 8004464:	40014000 	.word	0x40014000
 8004468:	40014400 	.word	0x40014400
 800446c:	40014800 	.word	0x40014800

08004470 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	f023 0201 	bic.w	r2, r3, #1
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800449e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f023 0303 	bic.w	r3, r3, #3
 80044a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f023 0302 	bic.w	r3, r3, #2
 80044b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004538 <TIM_OC1_SetConfig+0xc8>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d10c      	bne.n	80044e6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f023 0308 	bic.w	r3, r3, #8
 80044d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	4313      	orrs	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	f023 0304 	bic.w	r3, r3, #4
 80044e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a13      	ldr	r2, [pc, #76]	@ (8004538 <TIM_OC1_SetConfig+0xc8>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d111      	bne.n	8004512 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4313      	orrs	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	621a      	str	r2, [r3, #32]
}
 800452c:	bf00      	nop
 800452e:	371c      	adds	r7, #28
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	40010000 	.word	0x40010000

0800453c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f023 0210 	bic.w	r2, r3, #16
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800456a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	021b      	lsls	r3, r3, #8
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	f023 0320 	bic.w	r3, r3, #32
 8004586:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	4313      	orrs	r3, r2
 8004592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a1e      	ldr	r2, [pc, #120]	@ (8004610 <TIM_OC2_SetConfig+0xd4>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d10d      	bne.n	80045b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	011b      	lsls	r3, r3, #4
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a15      	ldr	r2, [pc, #84]	@ (8004610 <TIM_OC2_SetConfig+0xd4>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d113      	bne.n	80045e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	621a      	str	r2, [r3, #32]
}
 8004602:	bf00      	nop
 8004604:	371c      	adds	r7, #28
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	40010000 	.word	0x40010000

08004614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004614:	b480      	push	{r7}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0303 	bic.w	r3, r3, #3
 800464a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800465c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	021b      	lsls	r3, r3, #8
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	4313      	orrs	r3, r2
 8004668:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a1d      	ldr	r2, [pc, #116]	@ (80046e4 <TIM_OC3_SetConfig+0xd0>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d10d      	bne.n	800468e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004678:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	021b      	lsls	r3, r3, #8
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	4313      	orrs	r3, r2
 8004684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800468c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a14      	ldr	r2, [pc, #80]	@ (80046e4 <TIM_OC3_SetConfig+0xd0>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d113      	bne.n	80046be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800469c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	621a      	str	r2, [r3, #32]
}
 80046d8:	bf00      	nop
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	40010000 	.word	0x40010000

080046e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b087      	sub	sp, #28
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a1b      	ldr	r3, [r3, #32]
 80046fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	69db      	ldr	r3, [r3, #28]
 800470e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800471e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	021b      	lsls	r3, r3, #8
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4313      	orrs	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004732:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	031b      	lsls	r3, r3, #12
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a10      	ldr	r2, [pc, #64]	@ (8004784 <TIM_OC4_SetConfig+0x9c>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d109      	bne.n	800475c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800474e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	019b      	lsls	r3, r3, #6
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	4313      	orrs	r3, r2
 800475a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	621a      	str	r2, [r3, #32]
}
 8004776:	bf00      	nop
 8004778:	371c      	adds	r7, #28
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40010000 	.word	0x40010000

08004788 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	f023 0201 	bic.w	r2, r3, #1
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f023 030a 	bic.w	r3, r3, #10
 80047c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	621a      	str	r2, [r3, #32]
}
 80047da:	bf00      	nop
 80047dc:	371c      	adds	r7, #28
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b087      	sub	sp, #28
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	60f8      	str	r0, [r7, #12]
 80047ee:	60b9      	str	r1, [r7, #8]
 80047f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f023 0210 	bic.w	r2, r3, #16
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004810:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	031b      	lsls	r3, r3, #12
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	4313      	orrs	r3, r2
 800481a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004822:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	4313      	orrs	r3, r2
 800482c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	621a      	str	r2, [r3, #32]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004846:	b480      	push	{r7}
 8004848:	b085      	sub	sp, #20
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
 800484e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800485c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4313      	orrs	r3, r2
 8004864:	f043 0307 	orr.w	r3, r3, #7
 8004868:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	609a      	str	r2, [r3, #8]
}
 8004870:	bf00      	nop
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800487c:	b480      	push	{r7}
 800487e:	b087      	sub	sp, #28
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
 8004888:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004896:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	021a      	lsls	r2, r3, #8
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	431a      	orrs	r2, r3
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	609a      	str	r2, [r3, #8]
}
 80048b0:	bf00      	nop
 80048b2:	371c      	adds	r7, #28
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048bc:	b480      	push	{r7}
 80048be:	b087      	sub	sp, #28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	f003 031f 	and.w	r3, r3, #31
 80048ce:	2201      	movs	r2, #1
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6a1a      	ldr	r2, [r3, #32]
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	43db      	mvns	r3, r3
 80048de:	401a      	ands	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6a1a      	ldr	r2, [r3, #32]
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f003 031f 	and.w	r3, r3, #31
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	fa01 f303 	lsl.w	r3, r1, r3
 80048f4:	431a      	orrs	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	621a      	str	r2, [r3, #32]
}
 80048fa:	bf00      	nop
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
	...

08004908 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800491c:	2302      	movs	r3, #2
 800491e:	e050      	b.n	80049c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2202      	movs	r2, #2
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004946:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	4313      	orrs	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a1c      	ldr	r2, [pc, #112]	@ (80049d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d018      	beq.n	8004996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496c:	d013      	beq.n	8004996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a18      	ldr	r2, [pc, #96]	@ (80049d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d00e      	beq.n	8004996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a16      	ldr	r2, [pc, #88]	@ (80049d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d009      	beq.n	8004996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a15      	ldr	r2, [pc, #84]	@ (80049dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d004      	beq.n	8004996 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a13      	ldr	r2, [pc, #76]	@ (80049e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d10c      	bne.n	80049b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800499c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	68ba      	ldr	r2, [r7, #8]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3714      	adds	r7, #20
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	40010000 	.word	0x40010000
 80049d4:	40000400 	.word	0x40000400
 80049d8:	40000800 	.word	0x40000800
 80049dc:	40000c00 	.word	0x40000c00
 80049e0:	40014000 	.word	0x40014000

080049e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e042      	b.n	8004a7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d106      	bne.n	8004a10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7fd f9f6 	bl	8001dfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2224      	movs	r2, #36	@ 0x24
 8004a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68da      	ldr	r2, [r3, #12]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fdd3 	bl	80055d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	695a      	ldr	r2, [r3, #20]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68da      	ldr	r2, [r3, #12]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2220      	movs	r2, #32
 8004a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3708      	adds	r7, #8
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b08a      	sub	sp, #40	@ 0x28
 8004a88:	af02      	add	r7, sp, #8
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	603b      	str	r3, [r7, #0]
 8004a90:	4613      	mov	r3, r2
 8004a92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d175      	bne.n	8004b90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d002      	beq.n	8004ab0 <HAL_UART_Transmit+0x2c>
 8004aaa:	88fb      	ldrh	r3, [r7, #6]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e06e      	b.n	8004b92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2221      	movs	r2, #33	@ 0x21
 8004abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ac2:	f7fd fc93 	bl	80023ec <HAL_GetTick>
 8004ac6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	88fa      	ldrh	r2, [r7, #6]
 8004acc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	88fa      	ldrh	r2, [r7, #6]
 8004ad2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004adc:	d108      	bne.n	8004af0 <HAL_UART_Transmit+0x6c>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d104      	bne.n	8004af0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	61bb      	str	r3, [r7, #24]
 8004aee:	e003      	b.n	8004af8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004af4:	2300      	movs	r3, #0
 8004af6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004af8:	e02e      	b.n	8004b58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	9300      	str	r3, [sp, #0]
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	2200      	movs	r2, #0
 8004b02:	2180      	movs	r1, #128	@ 0x80
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f000 fb37 	bl	8005178 <UART_WaitOnFlagUntilTimeout>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e03a      	b.n	8004b92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d10b      	bne.n	8004b3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	881b      	ldrh	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	3302      	adds	r3, #2
 8004b36:	61bb      	str	r3, [r7, #24]
 8004b38:	e007      	b.n	8004b4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	781a      	ldrb	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	3301      	adds	r3, #1
 8004b48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b29a      	uxth	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1cb      	bne.n	8004afa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	2140      	movs	r1, #64	@ 0x40
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 fb03 	bl	8005178 <UART_WaitOnFlagUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d005      	beq.n	8004b84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e006      	b.n	8004b92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	e000      	b.n	8004b92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b90:	2302      	movs	r3, #2
  }
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3720      	adds	r7, #32
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	b084      	sub	sp, #16
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	60f8      	str	r0, [r7, #12]
 8004ba2:	60b9      	str	r1, [r7, #8]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b20      	cmp	r3, #32
 8004bb2:	d112      	bne.n	8004bda <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d002      	beq.n	8004bc0 <HAL_UART_Receive_IT+0x26>
 8004bba:	88fb      	ldrh	r3, [r7, #6]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e00b      	b.n	8004bdc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004bca:	88fb      	ldrh	r3, [r7, #6]
 8004bcc:	461a      	mov	r2, r3
 8004bce:	68b9      	ldr	r1, [r7, #8]
 8004bd0:	68f8      	ldr	r0, [r7, #12]
 8004bd2:	f000 fb2a 	bl	800522a <UART_Start_Receive_IT>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	e000      	b.n	8004bdc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004bda:	2302      	movs	r3, #2
  }
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b0ba      	sub	sp, #232	@ 0xe8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004c10:	2300      	movs	r3, #0
 8004c12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c1a:	f003 030f 	and.w	r3, r3, #15
 8004c1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004c22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10f      	bne.n	8004c4a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c2e:	f003 0320 	and.w	r3, r3, #32
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d009      	beq.n	8004c4a <HAL_UART_IRQHandler+0x66>
 8004c36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c3a:	f003 0320 	and.w	r3, r3, #32
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 fc07 	bl	8005456 <UART_Receive_IT>
      return;
 8004c48:	e273      	b.n	8005132 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004c4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f000 80de 	beq.w	8004e10 <HAL_UART_IRQHandler+0x22c>
 8004c54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c58:	f003 0301 	and.w	r3, r3, #1
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d106      	bne.n	8004c6e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c64:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 80d1 	beq.w	8004e10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00b      	beq.n	8004c92 <HAL_UART_IRQHandler+0xae>
 8004c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d005      	beq.n	8004c92 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8a:	f043 0201 	orr.w	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c96:	f003 0304 	and.w	r3, r3, #4
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00b      	beq.n	8004cb6 <HAL_UART_IRQHandler+0xd2>
 8004c9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d005      	beq.n	8004cb6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cae:	f043 0202 	orr.w	r2, r3, #2
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00b      	beq.n	8004cda <HAL_UART_IRQHandler+0xf6>
 8004cc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cc6:	f003 0301 	and.w	r3, r3, #1
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d005      	beq.n	8004cda <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd2:	f043 0204 	orr.w	r2, r3, #4
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cde:	f003 0308 	and.w	r3, r3, #8
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d011      	beq.n	8004d0a <HAL_UART_IRQHandler+0x126>
 8004ce6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cea:	f003 0320 	and.w	r3, r3, #32
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d105      	bne.n	8004cfe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004cf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d005      	beq.n	8004d0a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d02:	f043 0208 	orr.w	r2, r3, #8
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 820a 	beq.w	8005128 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d18:	f003 0320 	and.w	r3, r3, #32
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d008      	beq.n	8004d32 <HAL_UART_IRQHandler+0x14e>
 8004d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d24:	f003 0320 	and.w	r3, r3, #32
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 fb92 	bl	8005456 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d3c:	2b40      	cmp	r3, #64	@ 0x40
 8004d3e:	bf0c      	ite	eq
 8004d40:	2301      	moveq	r3, #1
 8004d42:	2300      	movne	r3, #0
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4e:	f003 0308 	and.w	r3, r3, #8
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d103      	bne.n	8004d5e <HAL_UART_IRQHandler+0x17a>
 8004d56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d04f      	beq.n	8004dfe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 fa9d 	bl	800529e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d6e:	2b40      	cmp	r3, #64	@ 0x40
 8004d70:	d141      	bne.n	8004df6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3314      	adds	r3, #20
 8004d78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d80:	e853 3f00 	ldrex	r3, [r3]
 8004d84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	3314      	adds	r3, #20
 8004d9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d9e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004da2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004daa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004dae:	e841 2300 	strex	r3, r2, [r1]
 8004db2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004db6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1d9      	bne.n	8004d72 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d013      	beq.n	8004dee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dca:	4a8a      	ldr	r2, [pc, #552]	@ (8004ff4 <HAL_UART_IRQHandler+0x410>)
 8004dcc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fd fcbb 	bl	800274e <HAL_DMA_Abort_IT>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d016      	beq.n	8004e0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004de8:	4610      	mov	r0, r2
 8004dea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dec:	e00e      	b.n	8004e0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f9ac 	bl	800514c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df4:	e00a      	b.n	8004e0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 f9a8 	bl	800514c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dfc:	e006      	b.n	8004e0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 f9a4 	bl	800514c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004e0a:	e18d      	b.n	8005128 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e0c:	bf00      	nop
    return;
 8004e0e:	e18b      	b.n	8005128 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	f040 8167 	bne.w	80050e8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e1e:	f003 0310 	and.w	r3, r3, #16
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	f000 8160 	beq.w	80050e8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004e28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e2c:	f003 0310 	and.w	r3, r3, #16
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 8159 	beq.w	80050e8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e36:	2300      	movs	r3, #0
 8004e38:	60bb      	str	r3, [r7, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	60bb      	str	r3, [r7, #8]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	60bb      	str	r3, [r7, #8]
 8004e4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e56:	2b40      	cmp	r3, #64	@ 0x40
 8004e58:	f040 80ce 	bne.w	8004ff8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 80a9 	beq.w	8004fc4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	f080 80a2 	bcs.w	8004fc4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e86:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e92:	f000 8088 	beq.w	8004fa6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ea4:	e853 3f00 	ldrex	r3, [r3]
 8004ea8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004eac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004eb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	330c      	adds	r3, #12
 8004ebe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ec2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ec6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004ece:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ed2:	e841 2300 	strex	r3, r2, [r1]
 8004ed6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004eda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1d9      	bne.n	8004e96 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	3314      	adds	r3, #20
 8004ee8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004eec:	e853 3f00 	ldrex	r3, [r3]
 8004ef0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004ef2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ef4:	f023 0301 	bic.w	r3, r3, #1
 8004ef8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3314      	adds	r3, #20
 8004f02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f06:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e1      	bne.n	8004ee2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	3314      	adds	r3, #20
 8004f24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f28:	e853 3f00 	ldrex	r3, [r3]
 8004f2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3314      	adds	r3, #20
 8004f3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f4a:	e841 2300 	strex	r3, r2, [r1]
 8004f4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1e3      	bne.n	8004f1e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	330c      	adds	r3, #12
 8004f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f6e:	e853 3f00 	ldrex	r3, [r3]
 8004f72:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f76:	f023 0310 	bic.w	r3, r3, #16
 8004f7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	330c      	adds	r3, #12
 8004f84:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004f88:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004f8a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f8e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f90:	e841 2300 	strex	r3, r2, [r1]
 8004f94:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1e3      	bne.n	8004f64 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f7fd fb64 	bl	800266e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2202      	movs	r2, #2
 8004faa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	4619      	mov	r1, r3
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f000 f8cf 	bl	8005160 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004fc2:	e0b3      	b.n	800512c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fc8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	f040 80ad 	bne.w	800512c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fdc:	f040 80a6 	bne.w	800512c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fea:	4619      	mov	r1, r3
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 f8b7 	bl	8005160 <HAL_UARTEx_RxEventCallback>
      return;
 8004ff2:	e09b      	b.n	800512c <HAL_UART_IRQHandler+0x548>
 8004ff4:	08005365 	.word	0x08005365
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005000:	b29b      	uxth	r3, r3
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800500c:	b29b      	uxth	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	f000 808e 	beq.w	8005130 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005014:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005018:	2b00      	cmp	r3, #0
 800501a:	f000 8089 	beq.w	8005130 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	330c      	adds	r3, #12
 8005024:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005028:	e853 3f00 	ldrex	r3, [r3]
 800502c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800502e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005030:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005034:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	330c      	adds	r3, #12
 800503e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005042:	647a      	str	r2, [r7, #68]	@ 0x44
 8005044:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005046:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005048:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800504a:	e841 2300 	strex	r3, r2, [r1]
 800504e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1e3      	bne.n	800501e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3314      	adds	r3, #20
 800505c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	623b      	str	r3, [r7, #32]
   return(result);
 8005066:	6a3b      	ldr	r3, [r7, #32]
 8005068:	f023 0301 	bic.w	r3, r3, #1
 800506c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3314      	adds	r3, #20
 8005076:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800507a:	633a      	str	r2, [r7, #48]	@ 0x30
 800507c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005082:	e841 2300 	strex	r3, r2, [r1]
 8005086:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1e3      	bne.n	8005056 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2220      	movs	r2, #32
 8005092:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	330c      	adds	r3, #12
 80050a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	e853 3f00 	ldrex	r3, [r3]
 80050aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 0310 	bic.w	r3, r3, #16
 80050b2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	330c      	adds	r3, #12
 80050bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80050c0:	61fa      	str	r2, [r7, #28]
 80050c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c4:	69b9      	ldr	r1, [r7, #24]
 80050c6:	69fa      	ldr	r2, [r7, #28]
 80050c8:	e841 2300 	strex	r3, r2, [r1]
 80050cc:	617b      	str	r3, [r7, #20]
   return(result);
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1e3      	bne.n	800509c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2202      	movs	r2, #2
 80050d8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80050da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80050de:	4619      	mov	r1, r3
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 f83d 	bl	8005160 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80050e6:	e023      	b.n	8005130 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80050e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d009      	beq.n	8005108 <HAL_UART_IRQHandler+0x524>
 80050f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f940 	bl	8005386 <UART_Transmit_IT>
    return;
 8005106:	e014      	b.n	8005132 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800510c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00e      	beq.n	8005132 <HAL_UART_IRQHandler+0x54e>
 8005114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800511c:	2b00      	cmp	r3, #0
 800511e:	d008      	beq.n	8005132 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 f980 	bl	8005426 <UART_EndTransmit_IT>
    return;
 8005126:	e004      	b.n	8005132 <HAL_UART_IRQHandler+0x54e>
    return;
 8005128:	bf00      	nop
 800512a:	e002      	b.n	8005132 <HAL_UART_IRQHandler+0x54e>
      return;
 800512c:	bf00      	nop
 800512e:	e000      	b.n	8005132 <HAL_UART_IRQHandler+0x54e>
      return;
 8005130:	bf00      	nop
  }
}
 8005132:	37e8      	adds	r7, #232	@ 0xe8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	460b      	mov	r3, r1
 800516a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	603b      	str	r3, [r7, #0]
 8005184:	4613      	mov	r3, r2
 8005186:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005188:	e03b      	b.n	8005202 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005190:	d037      	beq.n	8005202 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005192:	f7fd f92b 	bl	80023ec <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	6a3a      	ldr	r2, [r7, #32]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d302      	bcc.n	80051a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80051a2:	6a3b      	ldr	r3, [r7, #32]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e03a      	b.n	8005222 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f003 0304 	and.w	r3, r3, #4
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d023      	beq.n	8005202 <UART_WaitOnFlagUntilTimeout+0x8a>
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	2b80      	cmp	r3, #128	@ 0x80
 80051be:	d020      	beq.n	8005202 <UART_WaitOnFlagUntilTimeout+0x8a>
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b40      	cmp	r3, #64	@ 0x40
 80051c4:	d01d      	beq.n	8005202 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0308 	and.w	r3, r3, #8
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d116      	bne.n	8005202 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80051d4:	2300      	movs	r3, #0
 80051d6:	617b      	str	r3, [r7, #20]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	617b      	str	r3, [r7, #20]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	617b      	str	r3, [r7, #20]
 80051e8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f000 f857 	bl	800529e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2208      	movs	r2, #8
 80051f4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e00f      	b.n	8005222 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	4013      	ands	r3, r2
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	429a      	cmp	r2, r3
 8005210:	bf0c      	ite	eq
 8005212:	2301      	moveq	r3, #1
 8005214:	2300      	movne	r3, #0
 8005216:	b2db      	uxtb	r3, r3
 8005218:	461a      	mov	r2, r3
 800521a:	79fb      	ldrb	r3, [r7, #7]
 800521c:	429a      	cmp	r2, r3
 800521e:	d0b4      	beq.n	800518a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800522a:	b480      	push	{r7}
 800522c:	b085      	sub	sp, #20
 800522e:	af00      	add	r7, sp, #0
 8005230:	60f8      	str	r0, [r7, #12]
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	4613      	mov	r3, r2
 8005236:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	88fa      	ldrh	r2, [r7, #6]
 8005242:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	88fa      	ldrh	r2, [r7, #6]
 8005248:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2200      	movs	r2, #0
 800524e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2222      	movs	r2, #34	@ 0x22
 8005254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d007      	beq.n	8005270 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800526e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	695a      	ldr	r2, [r3, #20]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68da      	ldr	r2, [r3, #12]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f042 0220 	orr.w	r2, r2, #32
 800528e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3714      	adds	r7, #20
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800529e:	b480      	push	{r7}
 80052a0:	b095      	sub	sp, #84	@ 0x54
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	330c      	adds	r3, #12
 80052ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052b0:	e853 3f00 	ldrex	r3, [r3]
 80052b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	330c      	adds	r3, #12
 80052c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80052c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052ce:	e841 2300 	strex	r3, r2, [r1]
 80052d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1e5      	bne.n	80052a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	3314      	adds	r3, #20
 80052e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e2:	6a3b      	ldr	r3, [r7, #32]
 80052e4:	e853 3f00 	ldrex	r3, [r3]
 80052e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	f023 0301 	bic.w	r3, r3, #1
 80052f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3314      	adds	r3, #20
 80052f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005300:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005302:	e841 2300 	strex	r3, r2, [r1]
 8005306:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1e5      	bne.n	80052da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005312:	2b01      	cmp	r3, #1
 8005314:	d119      	bne.n	800534a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	330c      	adds	r3, #12
 800531c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	e853 3f00 	ldrex	r3, [r3]
 8005324:	60bb      	str	r3, [r7, #8]
   return(result);
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	f023 0310 	bic.w	r3, r3, #16
 800532c:	647b      	str	r3, [r7, #68]	@ 0x44
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	330c      	adds	r3, #12
 8005334:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005336:	61ba      	str	r2, [r7, #24]
 8005338:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533a:	6979      	ldr	r1, [r7, #20]
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	e841 2300 	strex	r3, r2, [r1]
 8005342:	613b      	str	r3, [r7, #16]
   return(result);
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1e5      	bne.n	8005316 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2220      	movs	r2, #32
 800534e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005358:	bf00      	nop
 800535a:	3754      	adds	r7, #84	@ 0x54
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005370:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f7ff fee7 	bl	800514c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800537e:	bf00      	nop
 8005380:	3710      	adds	r7, #16
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005386:	b480      	push	{r7}
 8005388:	b085      	sub	sp, #20
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b21      	cmp	r3, #33	@ 0x21
 8005398:	d13e      	bne.n	8005418 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a2:	d114      	bne.n	80053ce <UART_Transmit_IT+0x48>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d110      	bne.n	80053ce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	881b      	ldrh	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	1c9a      	adds	r2, r3, #2
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	621a      	str	r2, [r3, #32]
 80053cc:	e008      	b.n	80053e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	1c59      	adds	r1, r3, #1
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	6211      	str	r1, [r2, #32]
 80053d8:	781a      	ldrb	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	3b01      	subs	r3, #1
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	4619      	mov	r1, r3
 80053ee:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10f      	bne.n	8005414 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005402:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005412:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005414:	2300      	movs	r3, #0
 8005416:	e000      	b.n	800541a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005418:	2302      	movs	r3, #2
  }
}
 800541a:	4618      	mov	r0, r3
 800541c:	3714      	adds	r7, #20
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b082      	sub	sp, #8
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68da      	ldr	r2, [r3, #12]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800543c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2220      	movs	r2, #32
 8005442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff fe76 	bl	8005138 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3708      	adds	r7, #8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b08c      	sub	sp, #48	@ 0x30
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800545e:	2300      	movs	r3, #0
 8005460:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005462:	2300      	movs	r3, #0
 8005464:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b22      	cmp	r3, #34	@ 0x22
 8005470:	f040 80aa 	bne.w	80055c8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800547c:	d115      	bne.n	80054aa <UART_Receive_IT+0x54>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d111      	bne.n	80054aa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800548a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	b29b      	uxth	r3, r3
 8005494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005498:	b29a      	uxth	r2, r3
 800549a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a2:	1c9a      	adds	r2, r3, #2
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80054a8:	e024      	b.n	80054f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b8:	d007      	beq.n	80054ca <UART_Receive_IT+0x74>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10a      	bne.n	80054d8 <UART_Receive_IT+0x82>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d106      	bne.n	80054d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d4:	701a      	strb	r2, [r3, #0]
 80054d6:	e008      	b.n	80054ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054e4:	b2da      	uxtb	r2, r3
 80054e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ee:	1c5a      	adds	r2, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	4619      	mov	r1, r3
 8005502:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005504:	2b00      	cmp	r3, #0
 8005506:	d15d      	bne.n	80055c4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0220 	bic.w	r2, r2, #32
 8005516:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68da      	ldr	r2, [r3, #12]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005526:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	695a      	ldr	r2, [r3, #20]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 0201 	bic.w	r2, r2, #1
 8005536:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554a:	2b01      	cmp	r3, #1
 800554c:	d135      	bne.n	80055ba <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	330c      	adds	r3, #12
 800555a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	e853 3f00 	ldrex	r3, [r3]
 8005562:	613b      	str	r3, [r7, #16]
   return(result);
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	f023 0310 	bic.w	r3, r3, #16
 800556a:	627b      	str	r3, [r7, #36]	@ 0x24
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	330c      	adds	r3, #12
 8005572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005574:	623a      	str	r2, [r7, #32]
 8005576:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005578:	69f9      	ldr	r1, [r7, #28]
 800557a:	6a3a      	ldr	r2, [r7, #32]
 800557c:	e841 2300 	strex	r3, r2, [r1]
 8005580:	61bb      	str	r3, [r7, #24]
   return(result);
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d1e5      	bne.n	8005554 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0310 	and.w	r3, r3, #16
 8005592:	2b10      	cmp	r3, #16
 8005594:	d10a      	bne.n	80055ac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005596:	2300      	movs	r3, #0
 8005598:	60fb      	str	r3, [r7, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	60fb      	str	r3, [r7, #12]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	60fb      	str	r3, [r7, #12]
 80055aa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055b0:	4619      	mov	r1, r3
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7ff fdd4 	bl	8005160 <HAL_UARTEx_RxEventCallback>
 80055b8:	e002      	b.n	80055c0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f7fb f9d6 	bl	800096c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	e002      	b.n	80055ca <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80055c4:	2300      	movs	r3, #0
 80055c6:	e000      	b.n	80055ca <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80055c8:	2302      	movs	r3, #2
  }
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3730      	adds	r7, #48	@ 0x30
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
	...

080055d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055d8:	b0c0      	sub	sp, #256	@ 0x100
 80055da:	af00      	add	r7, sp, #0
 80055dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80055ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f0:	68d9      	ldr	r1, [r3, #12]
 80055f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	ea40 0301 	orr.w	r3, r0, r1
 80055fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005602:	689a      	ldr	r2, [r3, #8]
 8005604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	431a      	orrs	r2, r3
 800560c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	431a      	orrs	r2, r3
 8005614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	4313      	orrs	r3, r2
 800561c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800562c:	f021 010c 	bic.w	r1, r1, #12
 8005630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800563a:	430b      	orrs	r3, r1
 800563c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800563e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800564a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564e:	6999      	ldr	r1, [r3, #24]
 8005650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	ea40 0301 	orr.w	r3, r0, r1
 800565a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800565c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	4b8f      	ldr	r3, [pc, #572]	@ (80058a0 <UART_SetConfig+0x2cc>)
 8005664:	429a      	cmp	r2, r3
 8005666:	d005      	beq.n	8005674 <UART_SetConfig+0xa0>
 8005668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	4b8d      	ldr	r3, [pc, #564]	@ (80058a4 <UART_SetConfig+0x2d0>)
 8005670:	429a      	cmp	r2, r3
 8005672:	d104      	bne.n	800567e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005674:	f7fe fb1c 	bl	8003cb0 <HAL_RCC_GetPCLK2Freq>
 8005678:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800567c:	e003      	b.n	8005686 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800567e:	f7fe fb03 	bl	8003c88 <HAL_RCC_GetPCLK1Freq>
 8005682:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005690:	f040 810c 	bne.w	80058ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005694:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005698:	2200      	movs	r2, #0
 800569a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800569e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80056a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80056a6:	4622      	mov	r2, r4
 80056a8:	462b      	mov	r3, r5
 80056aa:	1891      	adds	r1, r2, r2
 80056ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056ae:	415b      	adcs	r3, r3
 80056b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80056b6:	4621      	mov	r1, r4
 80056b8:	eb12 0801 	adds.w	r8, r2, r1
 80056bc:	4629      	mov	r1, r5
 80056be:	eb43 0901 	adc.w	r9, r3, r1
 80056c2:	f04f 0200 	mov.w	r2, #0
 80056c6:	f04f 0300 	mov.w	r3, #0
 80056ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056d6:	4690      	mov	r8, r2
 80056d8:	4699      	mov	r9, r3
 80056da:	4623      	mov	r3, r4
 80056dc:	eb18 0303 	adds.w	r3, r8, r3
 80056e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80056e4:	462b      	mov	r3, r5
 80056e6:	eb49 0303 	adc.w	r3, r9, r3
 80056ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80056ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80056fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005702:	460b      	mov	r3, r1
 8005704:	18db      	adds	r3, r3, r3
 8005706:	653b      	str	r3, [r7, #80]	@ 0x50
 8005708:	4613      	mov	r3, r2
 800570a:	eb42 0303 	adc.w	r3, r2, r3
 800570e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005710:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005714:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005718:	f7fa fdb2 	bl	8000280 <__aeabi_uldivmod>
 800571c:	4602      	mov	r2, r0
 800571e:	460b      	mov	r3, r1
 8005720:	4b61      	ldr	r3, [pc, #388]	@ (80058a8 <UART_SetConfig+0x2d4>)
 8005722:	fba3 2302 	umull	r2, r3, r3, r2
 8005726:	095b      	lsrs	r3, r3, #5
 8005728:	011c      	lsls	r4, r3, #4
 800572a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800572e:	2200      	movs	r2, #0
 8005730:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005734:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005738:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800573c:	4642      	mov	r2, r8
 800573e:	464b      	mov	r3, r9
 8005740:	1891      	adds	r1, r2, r2
 8005742:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005744:	415b      	adcs	r3, r3
 8005746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005748:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800574c:	4641      	mov	r1, r8
 800574e:	eb12 0a01 	adds.w	sl, r2, r1
 8005752:	4649      	mov	r1, r9
 8005754:	eb43 0b01 	adc.w	fp, r3, r1
 8005758:	f04f 0200 	mov.w	r2, #0
 800575c:	f04f 0300 	mov.w	r3, #0
 8005760:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005764:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005768:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800576c:	4692      	mov	sl, r2
 800576e:	469b      	mov	fp, r3
 8005770:	4643      	mov	r3, r8
 8005772:	eb1a 0303 	adds.w	r3, sl, r3
 8005776:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800577a:	464b      	mov	r3, r9
 800577c:	eb4b 0303 	adc.w	r3, fp, r3
 8005780:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005790:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005794:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005798:	460b      	mov	r3, r1
 800579a:	18db      	adds	r3, r3, r3
 800579c:	643b      	str	r3, [r7, #64]	@ 0x40
 800579e:	4613      	mov	r3, r2
 80057a0:	eb42 0303 	adc.w	r3, r2, r3
 80057a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80057a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80057aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80057ae:	f7fa fd67 	bl	8000280 <__aeabi_uldivmod>
 80057b2:	4602      	mov	r2, r0
 80057b4:	460b      	mov	r3, r1
 80057b6:	4611      	mov	r1, r2
 80057b8:	4b3b      	ldr	r3, [pc, #236]	@ (80058a8 <UART_SetConfig+0x2d4>)
 80057ba:	fba3 2301 	umull	r2, r3, r3, r1
 80057be:	095b      	lsrs	r3, r3, #5
 80057c0:	2264      	movs	r2, #100	@ 0x64
 80057c2:	fb02 f303 	mul.w	r3, r2, r3
 80057c6:	1acb      	subs	r3, r1, r3
 80057c8:	00db      	lsls	r3, r3, #3
 80057ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80057ce:	4b36      	ldr	r3, [pc, #216]	@ (80058a8 <UART_SetConfig+0x2d4>)
 80057d0:	fba3 2302 	umull	r2, r3, r3, r2
 80057d4:	095b      	lsrs	r3, r3, #5
 80057d6:	005b      	lsls	r3, r3, #1
 80057d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80057dc:	441c      	add	r4, r3
 80057de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057e2:	2200      	movs	r2, #0
 80057e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80057ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80057f0:	4642      	mov	r2, r8
 80057f2:	464b      	mov	r3, r9
 80057f4:	1891      	adds	r1, r2, r2
 80057f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80057f8:	415b      	adcs	r3, r3
 80057fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005800:	4641      	mov	r1, r8
 8005802:	1851      	adds	r1, r2, r1
 8005804:	6339      	str	r1, [r7, #48]	@ 0x30
 8005806:	4649      	mov	r1, r9
 8005808:	414b      	adcs	r3, r1
 800580a:	637b      	str	r3, [r7, #52]	@ 0x34
 800580c:	f04f 0200 	mov.w	r2, #0
 8005810:	f04f 0300 	mov.w	r3, #0
 8005814:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005818:	4659      	mov	r1, fp
 800581a:	00cb      	lsls	r3, r1, #3
 800581c:	4651      	mov	r1, sl
 800581e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005822:	4651      	mov	r1, sl
 8005824:	00ca      	lsls	r2, r1, #3
 8005826:	4610      	mov	r0, r2
 8005828:	4619      	mov	r1, r3
 800582a:	4603      	mov	r3, r0
 800582c:	4642      	mov	r2, r8
 800582e:	189b      	adds	r3, r3, r2
 8005830:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005834:	464b      	mov	r3, r9
 8005836:	460a      	mov	r2, r1
 8005838:	eb42 0303 	adc.w	r3, r2, r3
 800583c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800584c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005850:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005854:	460b      	mov	r3, r1
 8005856:	18db      	adds	r3, r3, r3
 8005858:	62bb      	str	r3, [r7, #40]	@ 0x28
 800585a:	4613      	mov	r3, r2
 800585c:	eb42 0303 	adc.w	r3, r2, r3
 8005860:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005862:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005866:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800586a:	f7fa fd09 	bl	8000280 <__aeabi_uldivmod>
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	4b0d      	ldr	r3, [pc, #52]	@ (80058a8 <UART_SetConfig+0x2d4>)
 8005874:	fba3 1302 	umull	r1, r3, r3, r2
 8005878:	095b      	lsrs	r3, r3, #5
 800587a:	2164      	movs	r1, #100	@ 0x64
 800587c:	fb01 f303 	mul.w	r3, r1, r3
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	00db      	lsls	r3, r3, #3
 8005884:	3332      	adds	r3, #50	@ 0x32
 8005886:	4a08      	ldr	r2, [pc, #32]	@ (80058a8 <UART_SetConfig+0x2d4>)
 8005888:	fba2 2303 	umull	r2, r3, r2, r3
 800588c:	095b      	lsrs	r3, r3, #5
 800588e:	f003 0207 	and.w	r2, r3, #7
 8005892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4422      	add	r2, r4
 800589a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800589c:	e106      	b.n	8005aac <UART_SetConfig+0x4d8>
 800589e:	bf00      	nop
 80058a0:	40011000 	.word	0x40011000
 80058a4:	40011400 	.word	0x40011400
 80058a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058b0:	2200      	movs	r2, #0
 80058b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80058ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80058be:	4642      	mov	r2, r8
 80058c0:	464b      	mov	r3, r9
 80058c2:	1891      	adds	r1, r2, r2
 80058c4:	6239      	str	r1, [r7, #32]
 80058c6:	415b      	adcs	r3, r3
 80058c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80058ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80058ce:	4641      	mov	r1, r8
 80058d0:	1854      	adds	r4, r2, r1
 80058d2:	4649      	mov	r1, r9
 80058d4:	eb43 0501 	adc.w	r5, r3, r1
 80058d8:	f04f 0200 	mov.w	r2, #0
 80058dc:	f04f 0300 	mov.w	r3, #0
 80058e0:	00eb      	lsls	r3, r5, #3
 80058e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058e6:	00e2      	lsls	r2, r4, #3
 80058e8:	4614      	mov	r4, r2
 80058ea:	461d      	mov	r5, r3
 80058ec:	4643      	mov	r3, r8
 80058ee:	18e3      	adds	r3, r4, r3
 80058f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80058f4:	464b      	mov	r3, r9
 80058f6:	eb45 0303 	adc.w	r3, r5, r3
 80058fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800590a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800590e:	f04f 0200 	mov.w	r2, #0
 8005912:	f04f 0300 	mov.w	r3, #0
 8005916:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800591a:	4629      	mov	r1, r5
 800591c:	008b      	lsls	r3, r1, #2
 800591e:	4621      	mov	r1, r4
 8005920:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005924:	4621      	mov	r1, r4
 8005926:	008a      	lsls	r2, r1, #2
 8005928:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800592c:	f7fa fca8 	bl	8000280 <__aeabi_uldivmod>
 8005930:	4602      	mov	r2, r0
 8005932:	460b      	mov	r3, r1
 8005934:	4b60      	ldr	r3, [pc, #384]	@ (8005ab8 <UART_SetConfig+0x4e4>)
 8005936:	fba3 2302 	umull	r2, r3, r3, r2
 800593a:	095b      	lsrs	r3, r3, #5
 800593c:	011c      	lsls	r4, r3, #4
 800593e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005942:	2200      	movs	r2, #0
 8005944:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005948:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800594c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005950:	4642      	mov	r2, r8
 8005952:	464b      	mov	r3, r9
 8005954:	1891      	adds	r1, r2, r2
 8005956:	61b9      	str	r1, [r7, #24]
 8005958:	415b      	adcs	r3, r3
 800595a:	61fb      	str	r3, [r7, #28]
 800595c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005960:	4641      	mov	r1, r8
 8005962:	1851      	adds	r1, r2, r1
 8005964:	6139      	str	r1, [r7, #16]
 8005966:	4649      	mov	r1, r9
 8005968:	414b      	adcs	r3, r1
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005978:	4659      	mov	r1, fp
 800597a:	00cb      	lsls	r3, r1, #3
 800597c:	4651      	mov	r1, sl
 800597e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005982:	4651      	mov	r1, sl
 8005984:	00ca      	lsls	r2, r1, #3
 8005986:	4610      	mov	r0, r2
 8005988:	4619      	mov	r1, r3
 800598a:	4603      	mov	r3, r0
 800598c:	4642      	mov	r2, r8
 800598e:	189b      	adds	r3, r3, r2
 8005990:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005994:	464b      	mov	r3, r9
 8005996:	460a      	mov	r2, r1
 8005998:	eb42 0303 	adc.w	r3, r2, r3
 800599c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80059ac:	f04f 0200 	mov.w	r2, #0
 80059b0:	f04f 0300 	mov.w	r3, #0
 80059b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80059b8:	4649      	mov	r1, r9
 80059ba:	008b      	lsls	r3, r1, #2
 80059bc:	4641      	mov	r1, r8
 80059be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059c2:	4641      	mov	r1, r8
 80059c4:	008a      	lsls	r2, r1, #2
 80059c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80059ca:	f7fa fc59 	bl	8000280 <__aeabi_uldivmod>
 80059ce:	4602      	mov	r2, r0
 80059d0:	460b      	mov	r3, r1
 80059d2:	4611      	mov	r1, r2
 80059d4:	4b38      	ldr	r3, [pc, #224]	@ (8005ab8 <UART_SetConfig+0x4e4>)
 80059d6:	fba3 2301 	umull	r2, r3, r3, r1
 80059da:	095b      	lsrs	r3, r3, #5
 80059dc:	2264      	movs	r2, #100	@ 0x64
 80059de:	fb02 f303 	mul.w	r3, r2, r3
 80059e2:	1acb      	subs	r3, r1, r3
 80059e4:	011b      	lsls	r3, r3, #4
 80059e6:	3332      	adds	r3, #50	@ 0x32
 80059e8:	4a33      	ldr	r2, [pc, #204]	@ (8005ab8 <UART_SetConfig+0x4e4>)
 80059ea:	fba2 2303 	umull	r2, r3, r2, r3
 80059ee:	095b      	lsrs	r3, r3, #5
 80059f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059f4:	441c      	add	r4, r3
 80059f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059fa:	2200      	movs	r2, #0
 80059fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80059fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a00:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a04:	4642      	mov	r2, r8
 8005a06:	464b      	mov	r3, r9
 8005a08:	1891      	adds	r1, r2, r2
 8005a0a:	60b9      	str	r1, [r7, #8]
 8005a0c:	415b      	adcs	r3, r3
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a14:	4641      	mov	r1, r8
 8005a16:	1851      	adds	r1, r2, r1
 8005a18:	6039      	str	r1, [r7, #0]
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	414b      	adcs	r3, r1
 8005a1e:	607b      	str	r3, [r7, #4]
 8005a20:	f04f 0200 	mov.w	r2, #0
 8005a24:	f04f 0300 	mov.w	r3, #0
 8005a28:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a2c:	4659      	mov	r1, fp
 8005a2e:	00cb      	lsls	r3, r1, #3
 8005a30:	4651      	mov	r1, sl
 8005a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a36:	4651      	mov	r1, sl
 8005a38:	00ca      	lsls	r2, r1, #3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4603      	mov	r3, r0
 8005a40:	4642      	mov	r2, r8
 8005a42:	189b      	adds	r3, r3, r2
 8005a44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a46:	464b      	mov	r3, r9
 8005a48:	460a      	mov	r2, r1
 8005a4a:	eb42 0303 	adc.w	r3, r2, r3
 8005a4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a5a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005a5c:	f04f 0200 	mov.w	r2, #0
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005a68:	4649      	mov	r1, r9
 8005a6a:	008b      	lsls	r3, r1, #2
 8005a6c:	4641      	mov	r1, r8
 8005a6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a72:	4641      	mov	r1, r8
 8005a74:	008a      	lsls	r2, r1, #2
 8005a76:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005a7a:	f7fa fc01 	bl	8000280 <__aeabi_uldivmod>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	460b      	mov	r3, r1
 8005a82:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab8 <UART_SetConfig+0x4e4>)
 8005a84:	fba3 1302 	umull	r1, r3, r3, r2
 8005a88:	095b      	lsrs	r3, r3, #5
 8005a8a:	2164      	movs	r1, #100	@ 0x64
 8005a8c:	fb01 f303 	mul.w	r3, r1, r3
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	011b      	lsls	r3, r3, #4
 8005a94:	3332      	adds	r3, #50	@ 0x32
 8005a96:	4a08      	ldr	r2, [pc, #32]	@ (8005ab8 <UART_SetConfig+0x4e4>)
 8005a98:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9c:	095b      	lsrs	r3, r3, #5
 8005a9e:	f003 020f 	and.w	r2, r3, #15
 8005aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4422      	add	r2, r4
 8005aaa:	609a      	str	r2, [r3, #8]
}
 8005aac:	bf00      	nop
 8005aae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ab8:	51eb851f 	.word	0x51eb851f

08005abc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005aca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005ace:	2b84      	cmp	r3, #132	@ 0x84
 8005ad0:	d005      	beq.n	8005ade <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005ad2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	4413      	add	r3, r2
 8005ada:	3303      	adds	r3, #3
 8005adc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005ade:	68fb      	ldr	r3, [r7, #12]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3714      	adds	r7, #20
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005af0:	f000 fae4 	bl	80060bc <vTaskStartScheduler>
  
  return osOK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	bd80      	pop	{r7, pc}

08005afa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005afa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005afc:	b089      	sub	sp, #36	@ 0x24
 8005afe:	af04      	add	r7, sp, #16
 8005b00:	6078      	str	r0, [r7, #4]
 8005b02:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	695b      	ldr	r3, [r3, #20]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d020      	beq.n	8005b4e <osThreadCreate+0x54>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d01c      	beq.n	8005b4e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685c      	ldr	r4, [r3, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	691e      	ldr	r6, [r3, #16]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7ff ffc8 	bl	8005abc <makeFreeRtosPriority>
 8005b2c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b36:	9202      	str	r2, [sp, #8]
 8005b38:	9301      	str	r3, [sp, #4]
 8005b3a:	9100      	str	r1, [sp, #0]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	4632      	mov	r2, r6
 8005b40:	4629      	mov	r1, r5
 8005b42:	4620      	mov	r0, r4
 8005b44:	f000 f8ed 	bl	8005d22 <xTaskCreateStatic>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	60fb      	str	r3, [r7, #12]
 8005b4c:	e01c      	b.n	8005b88 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	685c      	ldr	r4, [r3, #4]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b5a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7ff ffaa 	bl	8005abc <makeFreeRtosPriority>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	f107 030c 	add.w	r3, r7, #12
 8005b6e:	9301      	str	r3, [sp, #4]
 8005b70:	9200      	str	r2, [sp, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	4632      	mov	r2, r6
 8005b76:	4629      	mov	r1, r5
 8005b78:	4620      	mov	r0, r4
 8005b7a:	f000 f932 	bl	8005de2 <xTaskCreate>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d001      	beq.n	8005b88 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005b84:	2300      	movs	r3, #0
 8005b86:	e000      	b.n	8005b8a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005b88:	68fb      	ldr	r3, [r7, #12]
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b92 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005b92:	b580      	push	{r7, lr}
 8005b94:	b084      	sub	sp, #16
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d001      	beq.n	8005ba8 <osDelay+0x16>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	e000      	b.n	8005baa <osDelay+0x18>
 8005ba8:	2301      	movs	r3, #1
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 fa50 	bl	8006050 <vTaskDelay>
  
  return osOK;
 8005bb0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f103 0208 	add.w	r2, r3, #8
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005bd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f103 0208 	add.w	r2, r3, #8
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f103 0208 	add.w	r2, r3, #8
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	689a      	ldr	r2, [r3, #8]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	1c5a      	adds	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	601a      	str	r2, [r3, #0]
}
 8005c50:	bf00      	nop
 8005c52:	3714      	adds	r7, #20
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr

08005c5c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c72:	d103      	bne.n	8005c7c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	60fb      	str	r3, [r7, #12]
 8005c7a:	e00c      	b.n	8005c96 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	3308      	adds	r3, #8
 8005c80:	60fb      	str	r3, [r7, #12]
 8005c82:	e002      	b.n	8005c8a <vListInsert+0x2e>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d2f6      	bcs.n	8005c84 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	683a      	ldr	r2, [r7, #0]
 8005ca4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	1c5a      	adds	r2, r3, #1
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	601a      	str	r2, [r3, #0]
}
 8005cc2:	bf00      	nop
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr

08005cce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b085      	sub	sp, #20
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	6892      	ldr	r2, [r2, #8]
 8005ce4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	6852      	ldr	r2, [r2, #4]
 8005cee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d103      	bne.n	8005d02 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	689a      	ldr	r2, [r3, #8]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	1e5a      	subs	r2, r3, #1
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3714      	adds	r7, #20
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d22:	b580      	push	{r7, lr}
 8005d24:	b08e      	sub	sp, #56	@ 0x38
 8005d26:	af04      	add	r7, sp, #16
 8005d28:	60f8      	str	r0, [r7, #12]
 8005d2a:	60b9      	str	r1, [r7, #8]
 8005d2c:	607a      	str	r2, [r7, #4]
 8005d2e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d10b      	bne.n	8005d4e <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3a:	f383 8811 	msr	BASEPRI, r3
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005d48:	bf00      	nop
 8005d4a:	bf00      	nop
 8005d4c:	e7fd      	b.n	8005d4a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10b      	bne.n	8005d6c <xTaskCreateStatic+0x4a>
	__asm volatile
 8005d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d58:	f383 8811 	msr	BASEPRI, r3
 8005d5c:	f3bf 8f6f 	isb	sy
 8005d60:	f3bf 8f4f 	dsb	sy
 8005d64:	61fb      	str	r3, [r7, #28]
}
 8005d66:	bf00      	nop
 8005d68:	bf00      	nop
 8005d6a:	e7fd      	b.n	8005d68 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005d6c:	2354      	movs	r3, #84	@ 0x54
 8005d6e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	2b54      	cmp	r3, #84	@ 0x54
 8005d74:	d00b      	beq.n	8005d8e <xTaskCreateStatic+0x6c>
	__asm volatile
 8005d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7a:	f383 8811 	msr	BASEPRI, r3
 8005d7e:	f3bf 8f6f 	isb	sy
 8005d82:	f3bf 8f4f 	dsb	sy
 8005d86:	61bb      	str	r3, [r7, #24]
}
 8005d88:	bf00      	nop
 8005d8a:	bf00      	nop
 8005d8c:	e7fd      	b.n	8005d8a <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005d8e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d01e      	beq.n	8005dd4 <xTaskCreateStatic+0xb2>
 8005d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d01b      	beq.n	8005dd4 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005da4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	2202      	movs	r2, #2
 8005daa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005dae:	2300      	movs	r3, #0
 8005db0:	9303      	str	r3, [sp, #12]
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	9302      	str	r3, [sp, #8]
 8005db6:	f107 0314 	add.w	r3, r7, #20
 8005dba:	9301      	str	r3, [sp, #4]
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbe:	9300      	str	r3, [sp, #0]
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	68b9      	ldr	r1, [r7, #8]
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 f850 	bl	8005e6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005dcc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005dce:	f000 f8d5 	bl	8005f7c <prvAddNewTaskToReadyList>
 8005dd2:	e001      	b.n	8005dd8 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005dd8:	697b      	ldr	r3, [r7, #20]
	}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3728      	adds	r7, #40	@ 0x28
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b08c      	sub	sp, #48	@ 0x30
 8005de6:	af04      	add	r7, sp, #16
 8005de8:	60f8      	str	r0, [r7, #12]
 8005dea:	60b9      	str	r1, [r7, #8]
 8005dec:	603b      	str	r3, [r7, #0]
 8005dee:	4613      	mov	r3, r2
 8005df0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005df2:	88fb      	ldrh	r3, [r7, #6]
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4618      	mov	r0, r3
 8005df8:	f000 feee 	bl	8006bd8 <pvPortMalloc>
 8005dfc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00e      	beq.n	8005e22 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e04:	2054      	movs	r0, #84	@ 0x54
 8005e06:	f000 fee7 	bl	8006bd8 <pvPortMalloc>
 8005e0a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d003      	beq.n	8005e1a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e18:	e005      	b.n	8005e26 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e1a:	6978      	ldr	r0, [r7, #20]
 8005e1c:	f000 ffaa 	bl	8006d74 <vPortFree>
 8005e20:	e001      	b.n	8005e26 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d017      	beq.n	8005e5c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e34:	88fa      	ldrh	r2, [r7, #6]
 8005e36:	2300      	movs	r3, #0
 8005e38:	9303      	str	r3, [sp, #12]
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	9302      	str	r3, [sp, #8]
 8005e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e40:	9301      	str	r3, [sp, #4]
 8005e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e44:	9300      	str	r3, [sp, #0]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	68b9      	ldr	r1, [r7, #8]
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f000 f80e 	bl	8005e6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e50:	69f8      	ldr	r0, [r7, #28]
 8005e52:	f000 f893 	bl	8005f7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e56:	2301      	movs	r3, #1
 8005e58:	61bb      	str	r3, [r7, #24]
 8005e5a:	e002      	b.n	8005e62 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e60:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005e62:	69bb      	ldr	r3, [r7, #24]
	}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3720      	adds	r7, #32
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b088      	sub	sp, #32
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005e84:	3b01      	subs	r3, #1
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	f023 0307 	bic.w	r3, r3, #7
 8005e92:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	f003 0307 	and.w	r3, r3, #7
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00b      	beq.n	8005eb6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea2:	f383 8811 	msr	BASEPRI, r3
 8005ea6:	f3bf 8f6f 	isb	sy
 8005eaa:	f3bf 8f4f 	dsb	sy
 8005eae:	617b      	str	r3, [r7, #20]
}
 8005eb0:	bf00      	nop
 8005eb2:	bf00      	nop
 8005eb4:	e7fd      	b.n	8005eb2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01f      	beq.n	8005efc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	61fb      	str	r3, [r7, #28]
 8005ec0:	e012      	b.n	8005ee8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	7819      	ldrb	r1, [r3, #0]
 8005eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	4413      	add	r3, r2
 8005ed0:	3334      	adds	r3, #52	@ 0x34
 8005ed2:	460a      	mov	r2, r1
 8005ed4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	4413      	add	r3, r2
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d006      	beq.n	8005ef0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	61fb      	str	r3, [r7, #28]
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	2b0f      	cmp	r3, #15
 8005eec:	d9e9      	bls.n	8005ec2 <prvInitialiseNewTask+0x56>
 8005eee:	e000      	b.n	8005ef2 <prvInitialiseNewTask+0x86>
			{
				break;
 8005ef0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005efa:	e003      	b.n	8005f04 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f06:	2b06      	cmp	r3, #6
 8005f08:	d901      	bls.n	8005f0e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f0a:	2306      	movs	r3, #6
 8005f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f12:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f18:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f22:	3304      	adds	r3, #4
 8005f24:	4618      	mov	r0, r3
 8005f26:	f7ff fe68 	bl	8005bfa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	3318      	adds	r3, #24
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7ff fe63 	bl	8005bfa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f38:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3c:	f1c3 0207 	rsb	r2, r3, #7
 8005f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f42:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f48:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f58:	683a      	ldr	r2, [r7, #0]
 8005f5a:	68f9      	ldr	r1, [r7, #12]
 8005f5c:	69b8      	ldr	r0, [r7, #24]
 8005f5e:	f000 fc2b 	bl	80067b8 <pxPortInitialiseStack>
 8005f62:	4602      	mov	r2, r0
 8005f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f66:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d002      	beq.n	8005f74 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f72:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f74:	bf00      	nop
 8005f76:	3720      	adds	r7, #32
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005f84:	f000 fd48 	bl	8006a18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005f88:	4b2a      	ldr	r3, [pc, #168]	@ (8006034 <prvAddNewTaskToReadyList+0xb8>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	4a29      	ldr	r2, [pc, #164]	@ (8006034 <prvAddNewTaskToReadyList+0xb8>)
 8005f90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005f92:	4b29      	ldr	r3, [pc, #164]	@ (8006038 <prvAddNewTaskToReadyList+0xbc>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d109      	bne.n	8005fae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005f9a:	4a27      	ldr	r2, [pc, #156]	@ (8006038 <prvAddNewTaskToReadyList+0xbc>)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fa0:	4b24      	ldr	r3, [pc, #144]	@ (8006034 <prvAddNewTaskToReadyList+0xb8>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d110      	bne.n	8005fca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005fa8:	f000 fac4 	bl	8006534 <prvInitialiseTaskLists>
 8005fac:	e00d      	b.n	8005fca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005fae:	4b23      	ldr	r3, [pc, #140]	@ (800603c <prvAddNewTaskToReadyList+0xc0>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d109      	bne.n	8005fca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005fb6:	4b20      	ldr	r3, [pc, #128]	@ (8006038 <prvAddNewTaskToReadyList+0xbc>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d802      	bhi.n	8005fca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005fc4:	4a1c      	ldr	r2, [pc, #112]	@ (8006038 <prvAddNewTaskToReadyList+0xbc>)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005fca:	4b1d      	ldr	r3, [pc, #116]	@ (8006040 <prvAddNewTaskToReadyList+0xc4>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	3301      	adds	r3, #1
 8005fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8006040 <prvAddNewTaskToReadyList+0xc4>)
 8005fd2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd8:	2201      	movs	r2, #1
 8005fda:	409a      	lsls	r2, r3
 8005fdc:	4b19      	ldr	r3, [pc, #100]	@ (8006044 <prvAddNewTaskToReadyList+0xc8>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	4a18      	ldr	r2, [pc, #96]	@ (8006044 <prvAddNewTaskToReadyList+0xc8>)
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fea:	4613      	mov	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	4413      	add	r3, r2
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	4a15      	ldr	r2, [pc, #84]	@ (8006048 <prvAddNewTaskToReadyList+0xcc>)
 8005ff4:	441a      	add	r2, r3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	3304      	adds	r3, #4
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	f7ff fe09 	bl	8005c14 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006002:	f000 fd3b 	bl	8006a7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006006:	4b0d      	ldr	r3, [pc, #52]	@ (800603c <prvAddNewTaskToReadyList+0xc0>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00e      	beq.n	800602c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800600e:	4b0a      	ldr	r3, [pc, #40]	@ (8006038 <prvAddNewTaskToReadyList+0xbc>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006018:	429a      	cmp	r2, r3
 800601a:	d207      	bcs.n	800602c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800601c:	4b0b      	ldr	r3, [pc, #44]	@ (800604c <prvAddNewTaskToReadyList+0xd0>)
 800601e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800602c:	bf00      	nop
 800602e:	3708      	adds	r7, #8
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	2000123c 	.word	0x2000123c
 8006038:	2000113c 	.word	0x2000113c
 800603c:	20001248 	.word	0x20001248
 8006040:	20001258 	.word	0x20001258
 8006044:	20001244 	.word	0x20001244
 8006048:	20001140 	.word	0x20001140
 800604c:	e000ed04 	.word	0xe000ed04

08006050 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006058:	2300      	movs	r3, #0
 800605a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d018      	beq.n	8006094 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006062:	4b14      	ldr	r3, [pc, #80]	@ (80060b4 <vTaskDelay+0x64>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00b      	beq.n	8006082 <vTaskDelay+0x32>
	__asm volatile
 800606a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606e:	f383 8811 	msr	BASEPRI, r3
 8006072:	f3bf 8f6f 	isb	sy
 8006076:	f3bf 8f4f 	dsb	sy
 800607a:	60bb      	str	r3, [r7, #8]
}
 800607c:	bf00      	nop
 800607e:	bf00      	nop
 8006080:	e7fd      	b.n	800607e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006082:	f000 f87d 	bl	8006180 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006086:	2100      	movs	r1, #0
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fb2f 	bl	80066ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800608e:	f000 f885 	bl	800619c <xTaskResumeAll>
 8006092:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d107      	bne.n	80060aa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800609a:	4b07      	ldr	r3, [pc, #28]	@ (80060b8 <vTaskDelay+0x68>)
 800609c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060a0:	601a      	str	r2, [r3, #0]
 80060a2:	f3bf 8f4f 	dsb	sy
 80060a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80060aa:	bf00      	nop
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20001264 	.word	0x20001264
 80060b8:	e000ed04 	.word	0xe000ed04

080060bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b08a      	sub	sp, #40	@ 0x28
 80060c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80060c2:	2300      	movs	r3, #0
 80060c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80060c6:	2300      	movs	r3, #0
 80060c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80060ca:	463a      	mov	r2, r7
 80060cc:	1d39      	adds	r1, r7, #4
 80060ce:	f107 0308 	add.w	r3, r7, #8
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7fa fd06 	bl	8000ae4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80060d8:	6839      	ldr	r1, [r7, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	9202      	str	r2, [sp, #8]
 80060e0:	9301      	str	r3, [sp, #4]
 80060e2:	2300      	movs	r3, #0
 80060e4:	9300      	str	r3, [sp, #0]
 80060e6:	2300      	movs	r3, #0
 80060e8:	460a      	mov	r2, r1
 80060ea:	491f      	ldr	r1, [pc, #124]	@ (8006168 <vTaskStartScheduler+0xac>)
 80060ec:	481f      	ldr	r0, [pc, #124]	@ (800616c <vTaskStartScheduler+0xb0>)
 80060ee:	f7ff fe18 	bl	8005d22 <xTaskCreateStatic>
 80060f2:	4603      	mov	r3, r0
 80060f4:	4a1e      	ldr	r2, [pc, #120]	@ (8006170 <vTaskStartScheduler+0xb4>)
 80060f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80060f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006170 <vTaskStartScheduler+0xb4>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d002      	beq.n	8006106 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006100:	2301      	movs	r3, #1
 8006102:	617b      	str	r3, [r7, #20]
 8006104:	e001      	b.n	800610a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006106:	2300      	movs	r3, #0
 8006108:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d116      	bne.n	800613e <vTaskStartScheduler+0x82>
	__asm volatile
 8006110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006114:	f383 8811 	msr	BASEPRI, r3
 8006118:	f3bf 8f6f 	isb	sy
 800611c:	f3bf 8f4f 	dsb	sy
 8006120:	613b      	str	r3, [r7, #16]
}
 8006122:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006124:	4b13      	ldr	r3, [pc, #76]	@ (8006174 <vTaskStartScheduler+0xb8>)
 8006126:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800612a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800612c:	4b12      	ldr	r3, [pc, #72]	@ (8006178 <vTaskStartScheduler+0xbc>)
 800612e:	2201      	movs	r2, #1
 8006130:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006132:	4b12      	ldr	r3, [pc, #72]	@ (800617c <vTaskStartScheduler+0xc0>)
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006138:	f000 fbca 	bl	80068d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800613c:	e00f      	b.n	800615e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006144:	d10b      	bne.n	800615e <vTaskStartScheduler+0xa2>
	__asm volatile
 8006146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614a:	f383 8811 	msr	BASEPRI, r3
 800614e:	f3bf 8f6f 	isb	sy
 8006152:	f3bf 8f4f 	dsb	sy
 8006156:	60fb      	str	r3, [r7, #12]
}
 8006158:	bf00      	nop
 800615a:	bf00      	nop
 800615c:	e7fd      	b.n	800615a <vTaskStartScheduler+0x9e>
}
 800615e:	bf00      	nop
 8006160:	3718      	adds	r7, #24
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	0800849c 	.word	0x0800849c
 800616c:	08006505 	.word	0x08006505
 8006170:	20001260 	.word	0x20001260
 8006174:	2000125c 	.word	0x2000125c
 8006178:	20001248 	.word	0x20001248
 800617c:	20001240 	.word	0x20001240

08006180 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006180:	b480      	push	{r7}
 8006182:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006184:	4b04      	ldr	r3, [pc, #16]	@ (8006198 <vTaskSuspendAll+0x18>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	3301      	adds	r3, #1
 800618a:	4a03      	ldr	r2, [pc, #12]	@ (8006198 <vTaskSuspendAll+0x18>)
 800618c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800618e:	bf00      	nop
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr
 8006198:	20001264 	.word	0x20001264

0800619c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80061a6:	2300      	movs	r3, #0
 80061a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80061aa:	4b42      	ldr	r3, [pc, #264]	@ (80062b4 <xTaskResumeAll+0x118>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10b      	bne.n	80061ca <xTaskResumeAll+0x2e>
	__asm volatile
 80061b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b6:	f383 8811 	msr	BASEPRI, r3
 80061ba:	f3bf 8f6f 	isb	sy
 80061be:	f3bf 8f4f 	dsb	sy
 80061c2:	603b      	str	r3, [r7, #0]
}
 80061c4:	bf00      	nop
 80061c6:	bf00      	nop
 80061c8:	e7fd      	b.n	80061c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80061ca:	f000 fc25 	bl	8006a18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80061ce:	4b39      	ldr	r3, [pc, #228]	@ (80062b4 <xTaskResumeAll+0x118>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	3b01      	subs	r3, #1
 80061d4:	4a37      	ldr	r2, [pc, #220]	@ (80062b4 <xTaskResumeAll+0x118>)
 80061d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061d8:	4b36      	ldr	r3, [pc, #216]	@ (80062b4 <xTaskResumeAll+0x118>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d161      	bne.n	80062a4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80061e0:	4b35      	ldr	r3, [pc, #212]	@ (80062b8 <xTaskResumeAll+0x11c>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d05d      	beq.n	80062a4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061e8:	e02e      	b.n	8006248 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061ea:	4b34      	ldr	r3, [pc, #208]	@ (80062bc <xTaskResumeAll+0x120>)
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	3318      	adds	r3, #24
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff fd69 	bl	8005cce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3304      	adds	r3, #4
 8006200:	4618      	mov	r0, r3
 8006202:	f7ff fd64 	bl	8005cce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620a:	2201      	movs	r2, #1
 800620c:	409a      	lsls	r2, r3
 800620e:	4b2c      	ldr	r3, [pc, #176]	@ (80062c0 <xTaskResumeAll+0x124>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4313      	orrs	r3, r2
 8006214:	4a2a      	ldr	r2, [pc, #168]	@ (80062c0 <xTaskResumeAll+0x124>)
 8006216:	6013      	str	r3, [r2, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800621c:	4613      	mov	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4a27      	ldr	r2, [pc, #156]	@ (80062c4 <xTaskResumeAll+0x128>)
 8006226:	441a      	add	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	3304      	adds	r3, #4
 800622c:	4619      	mov	r1, r3
 800622e:	4610      	mov	r0, r2
 8006230:	f7ff fcf0 	bl	8005c14 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006238:	4b23      	ldr	r3, [pc, #140]	@ (80062c8 <xTaskResumeAll+0x12c>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623e:	429a      	cmp	r2, r3
 8006240:	d302      	bcc.n	8006248 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006242:	4b22      	ldr	r3, [pc, #136]	@ (80062cc <xTaskResumeAll+0x130>)
 8006244:	2201      	movs	r2, #1
 8006246:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006248:	4b1c      	ldr	r3, [pc, #112]	@ (80062bc <xTaskResumeAll+0x120>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1cc      	bne.n	80061ea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006256:	f000 fa0b 	bl	8006670 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800625a:	4b1d      	ldr	r3, [pc, #116]	@ (80062d0 <xTaskResumeAll+0x134>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d010      	beq.n	8006288 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006266:	f000 f837 	bl	80062d8 <xTaskIncrementTick>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d002      	beq.n	8006276 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006270:	4b16      	ldr	r3, [pc, #88]	@ (80062cc <xTaskResumeAll+0x130>)
 8006272:	2201      	movs	r2, #1
 8006274:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	3b01      	subs	r3, #1
 800627a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1f1      	bne.n	8006266 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006282:	4b13      	ldr	r3, [pc, #76]	@ (80062d0 <xTaskResumeAll+0x134>)
 8006284:	2200      	movs	r2, #0
 8006286:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006288:	4b10      	ldr	r3, [pc, #64]	@ (80062cc <xTaskResumeAll+0x130>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d009      	beq.n	80062a4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006290:	2301      	movs	r3, #1
 8006292:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006294:	4b0f      	ldr	r3, [pc, #60]	@ (80062d4 <xTaskResumeAll+0x138>)
 8006296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80062a4:	f000 fbea 	bl	8006a7c <vPortExitCritical>

	return xAlreadyYielded;
 80062a8:	68bb      	ldr	r3, [r7, #8]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3710      	adds	r7, #16
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	20001264 	.word	0x20001264
 80062b8:	2000123c 	.word	0x2000123c
 80062bc:	200011fc 	.word	0x200011fc
 80062c0:	20001244 	.word	0x20001244
 80062c4:	20001140 	.word	0x20001140
 80062c8:	2000113c 	.word	0x2000113c
 80062cc:	20001250 	.word	0x20001250
 80062d0:	2000124c 	.word	0x2000124c
 80062d4:	e000ed04 	.word	0xe000ed04

080062d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b086      	sub	sp, #24
 80062dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80062de:	2300      	movs	r3, #0
 80062e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062e2:	4b4f      	ldr	r3, [pc, #316]	@ (8006420 <xTaskIncrementTick+0x148>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f040 808f 	bne.w	800640a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80062ec:	4b4d      	ldr	r3, [pc, #308]	@ (8006424 <xTaskIncrementTick+0x14c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	3301      	adds	r3, #1
 80062f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80062f4:	4a4b      	ldr	r2, [pc, #300]	@ (8006424 <xTaskIncrementTick+0x14c>)
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d121      	bne.n	8006344 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006300:	4b49      	ldr	r3, [pc, #292]	@ (8006428 <xTaskIncrementTick+0x150>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00b      	beq.n	8006322 <xTaskIncrementTick+0x4a>
	__asm volatile
 800630a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630e:	f383 8811 	msr	BASEPRI, r3
 8006312:	f3bf 8f6f 	isb	sy
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	603b      	str	r3, [r7, #0]
}
 800631c:	bf00      	nop
 800631e:	bf00      	nop
 8006320:	e7fd      	b.n	800631e <xTaskIncrementTick+0x46>
 8006322:	4b41      	ldr	r3, [pc, #260]	@ (8006428 <xTaskIncrementTick+0x150>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	60fb      	str	r3, [r7, #12]
 8006328:	4b40      	ldr	r3, [pc, #256]	@ (800642c <xTaskIncrementTick+0x154>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a3e      	ldr	r2, [pc, #248]	@ (8006428 <xTaskIncrementTick+0x150>)
 800632e:	6013      	str	r3, [r2, #0]
 8006330:	4a3e      	ldr	r2, [pc, #248]	@ (800642c <xTaskIncrementTick+0x154>)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6013      	str	r3, [r2, #0]
 8006336:	4b3e      	ldr	r3, [pc, #248]	@ (8006430 <xTaskIncrementTick+0x158>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	3301      	adds	r3, #1
 800633c:	4a3c      	ldr	r2, [pc, #240]	@ (8006430 <xTaskIncrementTick+0x158>)
 800633e:	6013      	str	r3, [r2, #0]
 8006340:	f000 f996 	bl	8006670 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006344:	4b3b      	ldr	r3, [pc, #236]	@ (8006434 <xTaskIncrementTick+0x15c>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	429a      	cmp	r2, r3
 800634c:	d348      	bcc.n	80063e0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800634e:	4b36      	ldr	r3, [pc, #216]	@ (8006428 <xTaskIncrementTick+0x150>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d104      	bne.n	8006362 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006358:	4b36      	ldr	r3, [pc, #216]	@ (8006434 <xTaskIncrementTick+0x15c>)
 800635a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800635e:	601a      	str	r2, [r3, #0]
					break;
 8006360:	e03e      	b.n	80063e0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006362:	4b31      	ldr	r3, [pc, #196]	@ (8006428 <xTaskIncrementTick+0x150>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	429a      	cmp	r2, r3
 8006378:	d203      	bcs.n	8006382 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800637a:	4a2e      	ldr	r2, [pc, #184]	@ (8006434 <xTaskIncrementTick+0x15c>)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006380:	e02e      	b.n	80063e0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	3304      	adds	r3, #4
 8006386:	4618      	mov	r0, r3
 8006388:	f7ff fca1 	bl	8005cce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006390:	2b00      	cmp	r3, #0
 8006392:	d004      	beq.n	800639e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	3318      	adds	r3, #24
 8006398:	4618      	mov	r0, r3
 800639a:	f7ff fc98 	bl	8005cce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a2:	2201      	movs	r2, #1
 80063a4:	409a      	lsls	r2, r3
 80063a6:	4b24      	ldr	r3, [pc, #144]	@ (8006438 <xTaskIncrementTick+0x160>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	4a22      	ldr	r2, [pc, #136]	@ (8006438 <xTaskIncrementTick+0x160>)
 80063ae:	6013      	str	r3, [r2, #0]
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b4:	4613      	mov	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4a1f      	ldr	r2, [pc, #124]	@ (800643c <xTaskIncrementTick+0x164>)
 80063be:	441a      	add	r2, r3
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	3304      	adds	r3, #4
 80063c4:	4619      	mov	r1, r3
 80063c6:	4610      	mov	r0, r2
 80063c8:	f7ff fc24 	bl	8005c14 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006440 <xTaskIncrementTick+0x168>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d3b9      	bcc.n	800634e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80063da:	2301      	movs	r3, #1
 80063dc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063de:	e7b6      	b.n	800634e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80063e0:	4b17      	ldr	r3, [pc, #92]	@ (8006440 <xTaskIncrementTick+0x168>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e6:	4915      	ldr	r1, [pc, #84]	@ (800643c <xTaskIncrementTick+0x164>)
 80063e8:	4613      	mov	r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	440b      	add	r3, r1
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d901      	bls.n	80063fc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80063f8:	2301      	movs	r3, #1
 80063fa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80063fc:	4b11      	ldr	r3, [pc, #68]	@ (8006444 <xTaskIncrementTick+0x16c>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d007      	beq.n	8006414 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006404:	2301      	movs	r3, #1
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	e004      	b.n	8006414 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800640a:	4b0f      	ldr	r3, [pc, #60]	@ (8006448 <xTaskIncrementTick+0x170>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	3301      	adds	r3, #1
 8006410:	4a0d      	ldr	r2, [pc, #52]	@ (8006448 <xTaskIncrementTick+0x170>)
 8006412:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006414:	697b      	ldr	r3, [r7, #20]
}
 8006416:	4618      	mov	r0, r3
 8006418:	3718      	adds	r7, #24
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	20001264 	.word	0x20001264
 8006424:	20001240 	.word	0x20001240
 8006428:	200011f4 	.word	0x200011f4
 800642c:	200011f8 	.word	0x200011f8
 8006430:	20001254 	.word	0x20001254
 8006434:	2000125c 	.word	0x2000125c
 8006438:	20001244 	.word	0x20001244
 800643c:	20001140 	.word	0x20001140
 8006440:	2000113c 	.word	0x2000113c
 8006444:	20001250 	.word	0x20001250
 8006448:	2000124c 	.word	0x2000124c

0800644c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006452:	4b27      	ldr	r3, [pc, #156]	@ (80064f0 <vTaskSwitchContext+0xa4>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800645a:	4b26      	ldr	r3, [pc, #152]	@ (80064f4 <vTaskSwitchContext+0xa8>)
 800645c:	2201      	movs	r2, #1
 800645e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006460:	e040      	b.n	80064e4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006462:	4b24      	ldr	r3, [pc, #144]	@ (80064f4 <vTaskSwitchContext+0xa8>)
 8006464:	2200      	movs	r2, #0
 8006466:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006468:	4b23      	ldr	r3, [pc, #140]	@ (80064f8 <vTaskSwitchContext+0xac>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	fab3 f383 	clz	r3, r3
 8006474:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006476:	7afb      	ldrb	r3, [r7, #11]
 8006478:	f1c3 031f 	rsb	r3, r3, #31
 800647c:	617b      	str	r3, [r7, #20]
 800647e:	491f      	ldr	r1, [pc, #124]	@ (80064fc <vTaskSwitchContext+0xb0>)
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	4613      	mov	r3, r2
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	4413      	add	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	440b      	add	r3, r1
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10b      	bne.n	80064aa <vTaskSwitchContext+0x5e>
	__asm volatile
 8006492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006496:	f383 8811 	msr	BASEPRI, r3
 800649a:	f3bf 8f6f 	isb	sy
 800649e:	f3bf 8f4f 	dsb	sy
 80064a2:	607b      	str	r3, [r7, #4]
}
 80064a4:	bf00      	nop
 80064a6:	bf00      	nop
 80064a8:	e7fd      	b.n	80064a6 <vTaskSwitchContext+0x5a>
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	4613      	mov	r3, r2
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	4413      	add	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	4a11      	ldr	r2, [pc, #68]	@ (80064fc <vTaskSwitchContext+0xb0>)
 80064b6:	4413      	add	r3, r2
 80064b8:	613b      	str	r3, [r7, #16]
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	605a      	str	r2, [r3, #4]
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	3308      	adds	r3, #8
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d104      	bne.n	80064da <vTaskSwitchContext+0x8e>
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	685a      	ldr	r2, [r3, #4]
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	605a      	str	r2, [r3, #4]
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	4a07      	ldr	r2, [pc, #28]	@ (8006500 <vTaskSwitchContext+0xb4>)
 80064e2:	6013      	str	r3, [r2, #0]
}
 80064e4:	bf00      	nop
 80064e6:	371c      	adds	r7, #28
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr
 80064f0:	20001264 	.word	0x20001264
 80064f4:	20001250 	.word	0x20001250
 80064f8:	20001244 	.word	0x20001244
 80064fc:	20001140 	.word	0x20001140
 8006500:	2000113c 	.word	0x2000113c

08006504 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800650c:	f000 f852 	bl	80065b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006510:	4b06      	ldr	r3, [pc, #24]	@ (800652c <prvIdleTask+0x28>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d9f9      	bls.n	800650c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006518:	4b05      	ldr	r3, [pc, #20]	@ (8006530 <prvIdleTask+0x2c>)
 800651a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800651e:	601a      	str	r2, [r3, #0]
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006528:	e7f0      	b.n	800650c <prvIdleTask+0x8>
 800652a:	bf00      	nop
 800652c:	20001140 	.word	0x20001140
 8006530:	e000ed04 	.word	0xe000ed04

08006534 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800653a:	2300      	movs	r3, #0
 800653c:	607b      	str	r3, [r7, #4]
 800653e:	e00c      	b.n	800655a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	4613      	mov	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	4a12      	ldr	r2, [pc, #72]	@ (8006594 <prvInitialiseTaskLists+0x60>)
 800654c:	4413      	add	r3, r2
 800654e:	4618      	mov	r0, r3
 8006550:	f7ff fb33 	bl	8005bba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	3301      	adds	r3, #1
 8006558:	607b      	str	r3, [r7, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b06      	cmp	r3, #6
 800655e:	d9ef      	bls.n	8006540 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006560:	480d      	ldr	r0, [pc, #52]	@ (8006598 <prvInitialiseTaskLists+0x64>)
 8006562:	f7ff fb2a 	bl	8005bba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006566:	480d      	ldr	r0, [pc, #52]	@ (800659c <prvInitialiseTaskLists+0x68>)
 8006568:	f7ff fb27 	bl	8005bba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800656c:	480c      	ldr	r0, [pc, #48]	@ (80065a0 <prvInitialiseTaskLists+0x6c>)
 800656e:	f7ff fb24 	bl	8005bba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006572:	480c      	ldr	r0, [pc, #48]	@ (80065a4 <prvInitialiseTaskLists+0x70>)
 8006574:	f7ff fb21 	bl	8005bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006578:	480b      	ldr	r0, [pc, #44]	@ (80065a8 <prvInitialiseTaskLists+0x74>)
 800657a:	f7ff fb1e 	bl	8005bba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800657e:	4b0b      	ldr	r3, [pc, #44]	@ (80065ac <prvInitialiseTaskLists+0x78>)
 8006580:	4a05      	ldr	r2, [pc, #20]	@ (8006598 <prvInitialiseTaskLists+0x64>)
 8006582:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006584:	4b0a      	ldr	r3, [pc, #40]	@ (80065b0 <prvInitialiseTaskLists+0x7c>)
 8006586:	4a05      	ldr	r2, [pc, #20]	@ (800659c <prvInitialiseTaskLists+0x68>)
 8006588:	601a      	str	r2, [r3, #0]
}
 800658a:	bf00      	nop
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	20001140 	.word	0x20001140
 8006598:	200011cc 	.word	0x200011cc
 800659c:	200011e0 	.word	0x200011e0
 80065a0:	200011fc 	.word	0x200011fc
 80065a4:	20001210 	.word	0x20001210
 80065a8:	20001228 	.word	0x20001228
 80065ac:	200011f4 	.word	0x200011f4
 80065b0:	200011f8 	.word	0x200011f8

080065b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065ba:	e019      	b.n	80065f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80065bc:	f000 fa2c 	bl	8006a18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065c0:	4b10      	ldr	r3, [pc, #64]	@ (8006604 <prvCheckTasksWaitingTermination+0x50>)
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	3304      	adds	r3, #4
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7ff fb7e 	bl	8005cce <uxListRemove>
				--uxCurrentNumberOfTasks;
 80065d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006608 <prvCheckTasksWaitingTermination+0x54>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	3b01      	subs	r3, #1
 80065d8:	4a0b      	ldr	r2, [pc, #44]	@ (8006608 <prvCheckTasksWaitingTermination+0x54>)
 80065da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80065dc:	4b0b      	ldr	r3, [pc, #44]	@ (800660c <prvCheckTasksWaitingTermination+0x58>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3b01      	subs	r3, #1
 80065e2:	4a0a      	ldr	r2, [pc, #40]	@ (800660c <prvCheckTasksWaitingTermination+0x58>)
 80065e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065e6:	f000 fa49 	bl	8006a7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 f810 	bl	8006610 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065f0:	4b06      	ldr	r3, [pc, #24]	@ (800660c <prvCheckTasksWaitingTermination+0x58>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d1e1      	bne.n	80065bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	20001210 	.word	0x20001210
 8006608:	2000123c 	.word	0x2000123c
 800660c:	20001224 	.word	0x20001224

08006610 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800661e:	2b00      	cmp	r3, #0
 8006620:	d108      	bne.n	8006634 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006626:	4618      	mov	r0, r3
 8006628:	f000 fba4 	bl	8006d74 <vPortFree>
				vPortFree( pxTCB );
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 fba1 	bl	8006d74 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006632:	e019      	b.n	8006668 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800663a:	2b01      	cmp	r3, #1
 800663c:	d103      	bne.n	8006646 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 fb98 	bl	8006d74 <vPortFree>
	}
 8006644:	e010      	b.n	8006668 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800664c:	2b02      	cmp	r3, #2
 800664e:	d00b      	beq.n	8006668 <prvDeleteTCB+0x58>
	__asm volatile
 8006650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	f3bf 8f6f 	isb	sy
 800665c:	f3bf 8f4f 	dsb	sy
 8006660:	60fb      	str	r3, [r7, #12]
}
 8006662:	bf00      	nop
 8006664:	bf00      	nop
 8006666:	e7fd      	b.n	8006664 <prvDeleteTCB+0x54>
	}
 8006668:	bf00      	nop
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006676:	4b0c      	ldr	r3, [pc, #48]	@ (80066a8 <prvResetNextTaskUnblockTime+0x38>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d104      	bne.n	800668a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006680:	4b0a      	ldr	r3, [pc, #40]	@ (80066ac <prvResetNextTaskUnblockTime+0x3c>)
 8006682:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006686:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006688:	e008      	b.n	800669c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800668a:	4b07      	ldr	r3, [pc, #28]	@ (80066a8 <prvResetNextTaskUnblockTime+0x38>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	4a04      	ldr	r2, [pc, #16]	@ (80066ac <prvResetNextTaskUnblockTime+0x3c>)
 800669a:	6013      	str	r3, [r2, #0]
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	200011f4 	.word	0x200011f4
 80066ac:	2000125c 	.word	0x2000125c

080066b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80066b0:	b480      	push	{r7}
 80066b2:	b083      	sub	sp, #12
 80066b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80066b6:	4b0b      	ldr	r3, [pc, #44]	@ (80066e4 <xTaskGetSchedulerState+0x34>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d102      	bne.n	80066c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80066be:	2301      	movs	r3, #1
 80066c0:	607b      	str	r3, [r7, #4]
 80066c2:	e008      	b.n	80066d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066c4:	4b08      	ldr	r3, [pc, #32]	@ (80066e8 <xTaskGetSchedulerState+0x38>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d102      	bne.n	80066d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80066cc:	2302      	movs	r3, #2
 80066ce:	607b      	str	r3, [r7, #4]
 80066d0:	e001      	b.n	80066d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80066d2:	2300      	movs	r3, #0
 80066d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80066d6:	687b      	ldr	r3, [r7, #4]
	}
 80066d8:	4618      	mov	r0, r3
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr
 80066e4:	20001248 	.word	0x20001248
 80066e8:	20001264 	.word	0x20001264

080066ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066f6:	4b29      	ldr	r3, [pc, #164]	@ (800679c <prvAddCurrentTaskToDelayedList+0xb0>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066fc:	4b28      	ldr	r3, [pc, #160]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3304      	adds	r3, #4
 8006702:	4618      	mov	r0, r3
 8006704:	f7ff fae3 	bl	8005cce <uxListRemove>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10b      	bne.n	8006726 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800670e:	4b24      	ldr	r3, [pc, #144]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006714:	2201      	movs	r2, #1
 8006716:	fa02 f303 	lsl.w	r3, r2, r3
 800671a:	43da      	mvns	r2, r3
 800671c:	4b21      	ldr	r3, [pc, #132]	@ (80067a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4013      	ands	r3, r2
 8006722:	4a20      	ldr	r2, [pc, #128]	@ (80067a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006724:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800672c:	d10a      	bne.n	8006744 <prvAddCurrentTaskToDelayedList+0x58>
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d007      	beq.n	8006744 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006734:	4b1a      	ldr	r3, [pc, #104]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	3304      	adds	r3, #4
 800673a:	4619      	mov	r1, r3
 800673c:	481a      	ldr	r0, [pc, #104]	@ (80067a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800673e:	f7ff fa69 	bl	8005c14 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006742:	e026      	b.n	8006792 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4413      	add	r3, r2
 800674a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800674c:	4b14      	ldr	r3, [pc, #80]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006754:	68ba      	ldr	r2, [r7, #8]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	429a      	cmp	r2, r3
 800675a:	d209      	bcs.n	8006770 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800675c:	4b13      	ldr	r3, [pc, #76]	@ (80067ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	4b0f      	ldr	r3, [pc, #60]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	3304      	adds	r3, #4
 8006766:	4619      	mov	r1, r3
 8006768:	4610      	mov	r0, r2
 800676a:	f7ff fa77 	bl	8005c5c <vListInsert>
}
 800676e:	e010      	b.n	8006792 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006770:	4b0f      	ldr	r3, [pc, #60]	@ (80067b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	4b0a      	ldr	r3, [pc, #40]	@ (80067a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3304      	adds	r3, #4
 800677a:	4619      	mov	r1, r3
 800677c:	4610      	mov	r0, r2
 800677e:	f7ff fa6d 	bl	8005c5c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006782:	4b0c      	ldr	r3, [pc, #48]	@ (80067b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68ba      	ldr	r2, [r7, #8]
 8006788:	429a      	cmp	r2, r3
 800678a:	d202      	bcs.n	8006792 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800678c:	4a09      	ldr	r2, [pc, #36]	@ (80067b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	6013      	str	r3, [r2, #0]
}
 8006792:	bf00      	nop
 8006794:	3710      	adds	r7, #16
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	20001240 	.word	0x20001240
 80067a0:	2000113c 	.word	0x2000113c
 80067a4:	20001244 	.word	0x20001244
 80067a8:	20001228 	.word	0x20001228
 80067ac:	200011f8 	.word	0x200011f8
 80067b0:	200011f4 	.word	0x200011f4
 80067b4:	2000125c 	.word	0x2000125c

080067b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	3b04      	subs	r3, #4
 80067c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80067d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	3b04      	subs	r3, #4
 80067d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f023 0201 	bic.w	r2, r3, #1
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	3b04      	subs	r3, #4
 80067e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80067e8:	4a0c      	ldr	r2, [pc, #48]	@ (800681c <pxPortInitialiseStack+0x64>)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	3b14      	subs	r3, #20
 80067f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	3b04      	subs	r3, #4
 80067fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f06f 0202 	mvn.w	r2, #2
 8006806:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	3b20      	subs	r3, #32
 800680c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800680e:	68fb      	ldr	r3, [r7, #12]
}
 8006810:	4618      	mov	r0, r3
 8006812:	3714      	adds	r7, #20
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr
 800681c:	08006821 	.word	0x08006821

08006820 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800682a:	4b13      	ldr	r3, [pc, #76]	@ (8006878 <prvTaskExitError+0x58>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006832:	d00b      	beq.n	800684c <prvTaskExitError+0x2c>
	__asm volatile
 8006834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006838:	f383 8811 	msr	BASEPRI, r3
 800683c:	f3bf 8f6f 	isb	sy
 8006840:	f3bf 8f4f 	dsb	sy
 8006844:	60fb      	str	r3, [r7, #12]
}
 8006846:	bf00      	nop
 8006848:	bf00      	nop
 800684a:	e7fd      	b.n	8006848 <prvTaskExitError+0x28>
	__asm volatile
 800684c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006850:	f383 8811 	msr	BASEPRI, r3
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	f3bf 8f4f 	dsb	sy
 800685c:	60bb      	str	r3, [r7, #8]
}
 800685e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006860:	bf00      	nop
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d0fc      	beq.n	8006862 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006868:	bf00      	nop
 800686a:	bf00      	nop
 800686c:	3714      	adds	r7, #20
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	20000028 	.word	0x20000028
 800687c:	00000000 	.word	0x00000000

08006880 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006880:	4b07      	ldr	r3, [pc, #28]	@ (80068a0 <pxCurrentTCBConst2>)
 8006882:	6819      	ldr	r1, [r3, #0]
 8006884:	6808      	ldr	r0, [r1, #0]
 8006886:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688a:	f380 8809 	msr	PSP, r0
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f04f 0000 	mov.w	r0, #0
 8006896:	f380 8811 	msr	BASEPRI, r0
 800689a:	4770      	bx	lr
 800689c:	f3af 8000 	nop.w

080068a0 <pxCurrentTCBConst2>:
 80068a0:	2000113c 	.word	0x2000113c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80068a4:	bf00      	nop
 80068a6:	bf00      	nop

080068a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80068a8:	4808      	ldr	r0, [pc, #32]	@ (80068cc <prvPortStartFirstTask+0x24>)
 80068aa:	6800      	ldr	r0, [r0, #0]
 80068ac:	6800      	ldr	r0, [r0, #0]
 80068ae:	f380 8808 	msr	MSP, r0
 80068b2:	f04f 0000 	mov.w	r0, #0
 80068b6:	f380 8814 	msr	CONTROL, r0
 80068ba:	b662      	cpsie	i
 80068bc:	b661      	cpsie	f
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	f3bf 8f6f 	isb	sy
 80068c6:	df00      	svc	0
 80068c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80068ca:	bf00      	nop
 80068cc:	e000ed08 	.word	0xe000ed08

080068d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80068d6:	4b47      	ldr	r3, [pc, #284]	@ (80069f4 <xPortStartScheduler+0x124>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a47      	ldr	r2, [pc, #284]	@ (80069f8 <xPortStartScheduler+0x128>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d10b      	bne.n	80068f8 <xPortStartScheduler+0x28>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	60fb      	str	r3, [r7, #12]
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80068f8:	4b3e      	ldr	r3, [pc, #248]	@ (80069f4 <xPortStartScheduler+0x124>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a3f      	ldr	r2, [pc, #252]	@ (80069fc <xPortStartScheduler+0x12c>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d10b      	bne.n	800691a <xPortStartScheduler+0x4a>
	__asm volatile
 8006902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006906:	f383 8811 	msr	BASEPRI, r3
 800690a:	f3bf 8f6f 	isb	sy
 800690e:	f3bf 8f4f 	dsb	sy
 8006912:	613b      	str	r3, [r7, #16]
}
 8006914:	bf00      	nop
 8006916:	bf00      	nop
 8006918:	e7fd      	b.n	8006916 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800691a:	4b39      	ldr	r3, [pc, #228]	@ (8006a00 <xPortStartScheduler+0x130>)
 800691c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	b2db      	uxtb	r3, r3
 8006924:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	22ff      	movs	r2, #255	@ 0xff
 800692a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	b2db      	uxtb	r3, r3
 8006932:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006934:	78fb      	ldrb	r3, [r7, #3]
 8006936:	b2db      	uxtb	r3, r3
 8006938:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800693c:	b2da      	uxtb	r2, r3
 800693e:	4b31      	ldr	r3, [pc, #196]	@ (8006a04 <xPortStartScheduler+0x134>)
 8006940:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006942:	4b31      	ldr	r3, [pc, #196]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006944:	2207      	movs	r2, #7
 8006946:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006948:	e009      	b.n	800695e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800694a:	4b2f      	ldr	r3, [pc, #188]	@ (8006a08 <xPortStartScheduler+0x138>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3b01      	subs	r3, #1
 8006950:	4a2d      	ldr	r2, [pc, #180]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006952:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006954:	78fb      	ldrb	r3, [r7, #3]
 8006956:	b2db      	uxtb	r3, r3
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	b2db      	uxtb	r3, r3
 800695c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800695e:	78fb      	ldrb	r3, [r7, #3]
 8006960:	b2db      	uxtb	r3, r3
 8006962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006966:	2b80      	cmp	r3, #128	@ 0x80
 8006968:	d0ef      	beq.n	800694a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800696a:	4b27      	ldr	r3, [pc, #156]	@ (8006a08 <xPortStartScheduler+0x138>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f1c3 0307 	rsb	r3, r3, #7
 8006972:	2b04      	cmp	r3, #4
 8006974:	d00b      	beq.n	800698e <xPortStartScheduler+0xbe>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	60bb      	str	r3, [r7, #8]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800698e:	4b1e      	ldr	r3, [pc, #120]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	021b      	lsls	r3, r3, #8
 8006994:	4a1c      	ldr	r2, [pc, #112]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006996:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006998:	4b1b      	ldr	r3, [pc, #108]	@ (8006a08 <xPortStartScheduler+0x138>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80069a0:	4a19      	ldr	r2, [pc, #100]	@ (8006a08 <xPortStartScheduler+0x138>)
 80069a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80069ac:	4b17      	ldr	r3, [pc, #92]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a16      	ldr	r2, [pc, #88]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80069b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80069b8:	4b14      	ldr	r3, [pc, #80]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a13      	ldr	r2, [pc, #76]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80069c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80069c4:	f000 f8da 	bl	8006b7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80069c8:	4b11      	ldr	r3, [pc, #68]	@ (8006a10 <xPortStartScheduler+0x140>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80069ce:	f000 f8f9 	bl	8006bc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80069d2:	4b10      	ldr	r3, [pc, #64]	@ (8006a14 <xPortStartScheduler+0x144>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a0f      	ldr	r2, [pc, #60]	@ (8006a14 <xPortStartScheduler+0x144>)
 80069d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80069dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80069de:	f7ff ff63 	bl	80068a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80069e2:	f7ff fd33 	bl	800644c <vTaskSwitchContext>
	prvTaskExitError();
 80069e6:	f7ff ff1b 	bl	8006820 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80069ea:	2300      	movs	r3, #0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3718      	adds	r7, #24
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}
 80069f4:	e000ed00 	.word	0xe000ed00
 80069f8:	410fc271 	.word	0x410fc271
 80069fc:	410fc270 	.word	0x410fc270
 8006a00:	e000e400 	.word	0xe000e400
 8006a04:	20001268 	.word	0x20001268
 8006a08:	2000126c 	.word	0x2000126c
 8006a0c:	e000ed20 	.word	0xe000ed20
 8006a10:	20000028 	.word	0x20000028
 8006a14:	e000ef34 	.word	0xe000ef34

08006a18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	607b      	str	r3, [r7, #4]
}
 8006a30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006a32:	4b10      	ldr	r3, [pc, #64]	@ (8006a74 <vPortEnterCritical+0x5c>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	3301      	adds	r3, #1
 8006a38:	4a0e      	ldr	r2, [pc, #56]	@ (8006a74 <vPortEnterCritical+0x5c>)
 8006a3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8006a74 <vPortEnterCritical+0x5c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d110      	bne.n	8006a66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006a44:	4b0c      	ldr	r3, [pc, #48]	@ (8006a78 <vPortEnterCritical+0x60>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00b      	beq.n	8006a66 <vPortEnterCritical+0x4e>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	603b      	str	r3, [r7, #0]
}
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	e7fd      	b.n	8006a62 <vPortEnterCritical+0x4a>
	}
}
 8006a66:	bf00      	nop
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop
 8006a74:	20000028 	.word	0x20000028
 8006a78:	e000ed04 	.word	0xe000ed04

08006a7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006a82:	4b12      	ldr	r3, [pc, #72]	@ (8006acc <vPortExitCritical+0x50>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10b      	bne.n	8006aa2 <vPortExitCritical+0x26>
	__asm volatile
 8006a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8e:	f383 8811 	msr	BASEPRI, r3
 8006a92:	f3bf 8f6f 	isb	sy
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	607b      	str	r3, [r7, #4]
}
 8006a9c:	bf00      	nop
 8006a9e:	bf00      	nop
 8006aa0:	e7fd      	b.n	8006a9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8006acc <vPortExitCritical+0x50>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	4a08      	ldr	r2, [pc, #32]	@ (8006acc <vPortExitCritical+0x50>)
 8006aaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006aac:	4b07      	ldr	r3, [pc, #28]	@ (8006acc <vPortExitCritical+0x50>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d105      	bne.n	8006ac0 <vPortExitCritical+0x44>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006abe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ac0:	bf00      	nop
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	20000028 	.word	0x20000028

08006ad0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ad0:	f3ef 8009 	mrs	r0, PSP
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	4b15      	ldr	r3, [pc, #84]	@ (8006b30 <pxCurrentTCBConst>)
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	f01e 0f10 	tst.w	lr, #16
 8006ae0:	bf08      	it	eq
 8006ae2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ae6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aea:	6010      	str	r0, [r2, #0]
 8006aec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006af0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006af4:	f380 8811 	msr	BASEPRI, r0
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f7ff fca4 	bl	800644c <vTaskSwitchContext>
 8006b04:	f04f 0000 	mov.w	r0, #0
 8006b08:	f380 8811 	msr	BASEPRI, r0
 8006b0c:	bc09      	pop	{r0, r3}
 8006b0e:	6819      	ldr	r1, [r3, #0]
 8006b10:	6808      	ldr	r0, [r1, #0]
 8006b12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b16:	f01e 0f10 	tst.w	lr, #16
 8006b1a:	bf08      	it	eq
 8006b1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006b20:	f380 8809 	msr	PSP, r0
 8006b24:	f3bf 8f6f 	isb	sy
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	f3af 8000 	nop.w

08006b30 <pxCurrentTCBConst>:
 8006b30:	2000113c 	.word	0x2000113c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop

08006b38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b082      	sub	sp, #8
 8006b3c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b42:	f383 8811 	msr	BASEPRI, r3
 8006b46:	f3bf 8f6f 	isb	sy
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	607b      	str	r3, [r7, #4]
}
 8006b50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006b52:	f7ff fbc1 	bl	80062d8 <xTaskIncrementTick>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d003      	beq.n	8006b64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006b5c:	4b06      	ldr	r3, [pc, #24]	@ (8006b78 <xPortSysTickHandler+0x40>)
 8006b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b62:	601a      	str	r2, [r3, #0]
 8006b64:	2300      	movs	r3, #0
 8006b66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	f383 8811 	msr	BASEPRI, r3
}
 8006b6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006b70:	bf00      	nop
 8006b72:	3708      	adds	r7, #8
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	e000ed04 	.word	0xe000ed04

08006b7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006b80:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb0 <vPortSetupTimerInterrupt+0x34>)
 8006b82:	2200      	movs	r2, #0
 8006b84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006b86:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb4 <vPortSetupTimerInterrupt+0x38>)
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006bb8 <vPortSetupTimerInterrupt+0x3c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a0a      	ldr	r2, [pc, #40]	@ (8006bbc <vPortSetupTimerInterrupt+0x40>)
 8006b92:	fba2 2303 	umull	r2, r3, r2, r3
 8006b96:	099b      	lsrs	r3, r3, #6
 8006b98:	4a09      	ldr	r2, [pc, #36]	@ (8006bc0 <vPortSetupTimerInterrupt+0x44>)
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b9e:	4b04      	ldr	r3, [pc, #16]	@ (8006bb0 <vPortSetupTimerInterrupt+0x34>)
 8006ba0:	2207      	movs	r2, #7
 8006ba2:	601a      	str	r2, [r3, #0]
}
 8006ba4:	bf00      	nop
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	e000e010 	.word	0xe000e010
 8006bb4:	e000e018 	.word	0xe000e018
 8006bb8:	2000001c 	.word	0x2000001c
 8006bbc:	10624dd3 	.word	0x10624dd3
 8006bc0:	e000e014 	.word	0xe000e014

08006bc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006bc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006bd4 <vPortEnableVFP+0x10>
 8006bc8:	6801      	ldr	r1, [r0, #0]
 8006bca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006bce:	6001      	str	r1, [r0, #0]
 8006bd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006bd2:	bf00      	nop
 8006bd4:	e000ed88 	.word	0xe000ed88

08006bd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b08a      	sub	sp, #40	@ 0x28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006be0:	2300      	movs	r3, #0
 8006be2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006be4:	f7ff facc 	bl	8006180 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006be8:	4b5c      	ldr	r3, [pc, #368]	@ (8006d5c <pvPortMalloc+0x184>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006bf0:	f000 f924 	bl	8006e3c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006bf4:	4b5a      	ldr	r3, [pc, #360]	@ (8006d60 <pvPortMalloc+0x188>)
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f040 8095 	bne.w	8006d2c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d01e      	beq.n	8006c46 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c08:	2208      	movs	r2, #8
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f003 0307 	and.w	r3, r3, #7
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d015      	beq.n	8006c46 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f023 0307 	bic.w	r3, r3, #7
 8006c20:	3308      	adds	r3, #8
 8006c22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f003 0307 	and.w	r3, r3, #7
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00b      	beq.n	8006c46 <pvPortMalloc+0x6e>
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	617b      	str	r3, [r7, #20]
}
 8006c40:	bf00      	nop
 8006c42:	bf00      	nop
 8006c44:	e7fd      	b.n	8006c42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d06f      	beq.n	8006d2c <pvPortMalloc+0x154>
 8006c4c:	4b45      	ldr	r3, [pc, #276]	@ (8006d64 <pvPortMalloc+0x18c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d86a      	bhi.n	8006d2c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c56:	4b44      	ldr	r3, [pc, #272]	@ (8006d68 <pvPortMalloc+0x190>)
 8006c58:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c5a:	4b43      	ldr	r3, [pc, #268]	@ (8006d68 <pvPortMalloc+0x190>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c60:	e004      	b.n	8006c6c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c64:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d903      	bls.n	8006c7e <pvPortMalloc+0xa6>
 8006c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1f1      	bne.n	8006c62 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c7e:	4b37      	ldr	r3, [pc, #220]	@ (8006d5c <pvPortMalloc+0x184>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d051      	beq.n	8006d2c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c88:	6a3b      	ldr	r3, [r7, #32]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2208      	movs	r2, #8
 8006c8e:	4413      	add	r3, r2
 8006c90:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	6a3b      	ldr	r3, [r7, #32]
 8006c98:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	1ad2      	subs	r2, r2, r3
 8006ca2:	2308      	movs	r3, #8
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d920      	bls.n	8006cec <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4413      	add	r3, r2
 8006cb0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	f003 0307 	and.w	r3, r3, #7
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00b      	beq.n	8006cd4 <pvPortMalloc+0xfc>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc0:	f383 8811 	msr	BASEPRI, r3
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	f3bf 8f4f 	dsb	sy
 8006ccc:	613b      	str	r3, [r7, #16]
}
 8006cce:	bf00      	nop
 8006cd0:	bf00      	nop
 8006cd2:	e7fd      	b.n	8006cd0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd6:	685a      	ldr	r2, [r3, #4]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	1ad2      	subs	r2, r2, r3
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006ce6:	69b8      	ldr	r0, [r7, #24]
 8006ce8:	f000 f90a 	bl	8006f00 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006cec:	4b1d      	ldr	r3, [pc, #116]	@ (8006d64 <pvPortMalloc+0x18c>)
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	4a1b      	ldr	r2, [pc, #108]	@ (8006d64 <pvPortMalloc+0x18c>)
 8006cf8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8006d64 <pvPortMalloc+0x18c>)
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8006d6c <pvPortMalloc+0x194>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d203      	bcs.n	8006d0e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d06:	4b17      	ldr	r3, [pc, #92]	@ (8006d64 <pvPortMalloc+0x18c>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a18      	ldr	r2, [pc, #96]	@ (8006d6c <pvPortMalloc+0x194>)
 8006d0c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d10:	685a      	ldr	r2, [r3, #4]
 8006d12:	4b13      	ldr	r3, [pc, #76]	@ (8006d60 <pvPortMalloc+0x188>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	431a      	orrs	r2, r3
 8006d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	2200      	movs	r2, #0
 8006d20:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d22:	4b13      	ldr	r3, [pc, #76]	@ (8006d70 <pvPortMalloc+0x198>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	3301      	adds	r3, #1
 8006d28:	4a11      	ldr	r2, [pc, #68]	@ (8006d70 <pvPortMalloc+0x198>)
 8006d2a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d2c:	f7ff fa36 	bl	800619c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	f003 0307 	and.w	r3, r3, #7
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00b      	beq.n	8006d52 <pvPortMalloc+0x17a>
	__asm volatile
 8006d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d3e:	f383 8811 	msr	BASEPRI, r3
 8006d42:	f3bf 8f6f 	isb	sy
 8006d46:	f3bf 8f4f 	dsb	sy
 8006d4a:	60fb      	str	r3, [r7, #12]
}
 8006d4c:	bf00      	nop
 8006d4e:	bf00      	nop
 8006d50:	e7fd      	b.n	8006d4e <pvPortMalloc+0x176>
	return pvReturn;
 8006d52:	69fb      	ldr	r3, [r7, #28]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3728      	adds	r7, #40	@ 0x28
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	20004e78 	.word	0x20004e78
 8006d60:	20004e8c 	.word	0x20004e8c
 8006d64:	20004e7c 	.word	0x20004e7c
 8006d68:	20004e70 	.word	0x20004e70
 8006d6c:	20004e80 	.word	0x20004e80
 8006d70:	20004e84 	.word	0x20004e84

08006d74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b086      	sub	sp, #24
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d04f      	beq.n	8006e26 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d86:	2308      	movs	r3, #8
 8006d88:	425b      	negs	r3, r3
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	4b25      	ldr	r3, [pc, #148]	@ (8006e30 <vPortFree+0xbc>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10b      	bne.n	8006dba <vPortFree+0x46>
	__asm volatile
 8006da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da6:	f383 8811 	msr	BASEPRI, r3
 8006daa:	f3bf 8f6f 	isb	sy
 8006dae:	f3bf 8f4f 	dsb	sy
 8006db2:	60fb      	str	r3, [r7, #12]
}
 8006db4:	bf00      	nop
 8006db6:	bf00      	nop
 8006db8:	e7fd      	b.n	8006db6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00b      	beq.n	8006dda <vPortFree+0x66>
	__asm volatile
 8006dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc6:	f383 8811 	msr	BASEPRI, r3
 8006dca:	f3bf 8f6f 	isb	sy
 8006dce:	f3bf 8f4f 	dsb	sy
 8006dd2:	60bb      	str	r3, [r7, #8]
}
 8006dd4:	bf00      	nop
 8006dd6:	bf00      	nop
 8006dd8:	e7fd      	b.n	8006dd6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	685a      	ldr	r2, [r3, #4]
 8006dde:	4b14      	ldr	r3, [pc, #80]	@ (8006e30 <vPortFree+0xbc>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4013      	ands	r3, r2
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d01e      	beq.n	8006e26 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d11a      	bne.n	8006e26 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	685a      	ldr	r2, [r3, #4]
 8006df4:	4b0e      	ldr	r3, [pc, #56]	@ (8006e30 <vPortFree+0xbc>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	43db      	mvns	r3, r3
 8006dfa:	401a      	ands	r2, r3
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e00:	f7ff f9be 	bl	8006180 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	4b0a      	ldr	r3, [pc, #40]	@ (8006e34 <vPortFree+0xc0>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	4a09      	ldr	r2, [pc, #36]	@ (8006e34 <vPortFree+0xc0>)
 8006e10:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e12:	6938      	ldr	r0, [r7, #16]
 8006e14:	f000 f874 	bl	8006f00 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e18:	4b07      	ldr	r3, [pc, #28]	@ (8006e38 <vPortFree+0xc4>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	4a06      	ldr	r2, [pc, #24]	@ (8006e38 <vPortFree+0xc4>)
 8006e20:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e22:	f7ff f9bb 	bl	800619c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e26:	bf00      	nop
 8006e28:	3718      	adds	r7, #24
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	20004e8c 	.word	0x20004e8c
 8006e34:	20004e7c 	.word	0x20004e7c
 8006e38:	20004e88 	.word	0x20004e88

08006e3c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b085      	sub	sp, #20
 8006e40:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e42:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006e46:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e48:	4b27      	ldr	r3, [pc, #156]	@ (8006ee8 <prvHeapInit+0xac>)
 8006e4a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f003 0307 	and.w	r3, r3, #7
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00c      	beq.n	8006e70 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	3307      	adds	r3, #7
 8006e5a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 0307 	bic.w	r3, r3, #7
 8006e62:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ee8 <prvHeapInit+0xac>)
 8006e6c:	4413      	add	r3, r2
 8006e6e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e74:	4a1d      	ldr	r2, [pc, #116]	@ (8006eec <prvHeapInit+0xb0>)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8006eec <prvHeapInit+0xb0>)
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	4413      	add	r3, r2
 8006e86:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e88:	2208      	movs	r2, #8
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	1a9b      	subs	r3, r3, r2
 8006e8e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f023 0307 	bic.w	r3, r3, #7
 8006e96:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	4a15      	ldr	r2, [pc, #84]	@ (8006ef0 <prvHeapInit+0xb4>)
 8006e9c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e9e:	4b14      	ldr	r3, [pc, #80]	@ (8006ef0 <prvHeapInit+0xb4>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006ea6:	4b12      	ldr	r3, [pc, #72]	@ (8006ef0 <prvHeapInit+0xb4>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	1ad2      	subs	r2, r2, r3
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef0 <prvHeapInit+0xb4>)
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8006ef4 <prvHeapInit+0xb8>)
 8006eca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	4a09      	ldr	r2, [pc, #36]	@ (8006ef8 <prvHeapInit+0xbc>)
 8006ed2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ed4:	4b09      	ldr	r3, [pc, #36]	@ (8006efc <prvHeapInit+0xc0>)
 8006ed6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006eda:	601a      	str	r2, [r3, #0]
}
 8006edc:	bf00      	nop
 8006ede:	3714      	adds	r7, #20
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr
 8006ee8:	20001270 	.word	0x20001270
 8006eec:	20004e70 	.word	0x20004e70
 8006ef0:	20004e78 	.word	0x20004e78
 8006ef4:	20004e80 	.word	0x20004e80
 8006ef8:	20004e7c 	.word	0x20004e7c
 8006efc:	20004e8c 	.word	0x20004e8c

08006f00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f00:	b480      	push	{r7}
 8006f02:	b085      	sub	sp, #20
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f08:	4b28      	ldr	r3, [pc, #160]	@ (8006fac <prvInsertBlockIntoFreeList+0xac>)
 8006f0a:	60fb      	str	r3, [r7, #12]
 8006f0c:	e002      	b.n	8006f14 <prvInsertBlockIntoFreeList+0x14>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	60fb      	str	r3, [r7, #12]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d8f7      	bhi.n	8006f0e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	68ba      	ldr	r2, [r7, #8]
 8006f28:	4413      	add	r3, r2
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d108      	bne.n	8006f42 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	685a      	ldr	r2, [r3, #4]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	441a      	add	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	441a      	add	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d118      	bne.n	8006f88 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	4b15      	ldr	r3, [pc, #84]	@ (8006fb0 <prvInsertBlockIntoFreeList+0xb0>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d00d      	beq.n	8006f7e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	441a      	add	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	601a      	str	r2, [r3, #0]
 8006f7c:	e008      	b.n	8006f90 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb0 <prvInsertBlockIntoFreeList+0xb0>)
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	601a      	str	r2, [r3, #0]
 8006f86:	e003      	b.n	8006f90 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d002      	beq.n	8006f9e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f9e:	bf00      	nop
 8006fa0:	3714      	adds	r7, #20
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	20004e70 	.word	0x20004e70
 8006fb0:	20004e78 	.word	0x20004e78

08006fb4 <rand>:
 8006fb4:	4b16      	ldr	r3, [pc, #88]	@ (8007010 <rand+0x5c>)
 8006fb6:	b510      	push	{r4, lr}
 8006fb8:	681c      	ldr	r4, [r3, #0]
 8006fba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006fbc:	b9b3      	cbnz	r3, 8006fec <rand+0x38>
 8006fbe:	2018      	movs	r0, #24
 8006fc0:	f000 fa64 	bl	800748c <malloc>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	6320      	str	r0, [r4, #48]	@ 0x30
 8006fc8:	b920      	cbnz	r0, 8006fd4 <rand+0x20>
 8006fca:	4b12      	ldr	r3, [pc, #72]	@ (8007014 <rand+0x60>)
 8006fcc:	4812      	ldr	r0, [pc, #72]	@ (8007018 <rand+0x64>)
 8006fce:	2152      	movs	r1, #82	@ 0x52
 8006fd0:	f000 f9f4 	bl	80073bc <__assert_func>
 8006fd4:	4911      	ldr	r1, [pc, #68]	@ (800701c <rand+0x68>)
 8006fd6:	4b12      	ldr	r3, [pc, #72]	@ (8007020 <rand+0x6c>)
 8006fd8:	e9c0 1300 	strd	r1, r3, [r0]
 8006fdc:	4b11      	ldr	r3, [pc, #68]	@ (8007024 <rand+0x70>)
 8006fde:	6083      	str	r3, [r0, #8]
 8006fe0:	230b      	movs	r3, #11
 8006fe2:	8183      	strh	r3, [r0, #12]
 8006fe4:	2100      	movs	r1, #0
 8006fe6:	2001      	movs	r0, #1
 8006fe8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006fec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006fee:	480e      	ldr	r0, [pc, #56]	@ (8007028 <rand+0x74>)
 8006ff0:	690b      	ldr	r3, [r1, #16]
 8006ff2:	694c      	ldr	r4, [r1, #20]
 8006ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800702c <rand+0x78>)
 8006ff6:	4358      	muls	r0, r3
 8006ff8:	fb02 0004 	mla	r0, r2, r4, r0
 8006ffc:	fba3 3202 	umull	r3, r2, r3, r2
 8007000:	3301      	adds	r3, #1
 8007002:	eb40 0002 	adc.w	r0, r0, r2
 8007006:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800700a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800700e:	bd10      	pop	{r4, pc}
 8007010:	20000038 	.word	0x20000038
 8007014:	08008c34 	.word	0x08008c34
 8007018:	08008c4b 	.word	0x08008c4b
 800701c:	abcd330e 	.word	0xabcd330e
 8007020:	e66d1234 	.word	0xe66d1234
 8007024:	0005deec 	.word	0x0005deec
 8007028:	5851f42d 	.word	0x5851f42d
 800702c:	4c957f2d 	.word	0x4c957f2d

08007030 <std>:
 8007030:	2300      	movs	r3, #0
 8007032:	b510      	push	{r4, lr}
 8007034:	4604      	mov	r4, r0
 8007036:	e9c0 3300 	strd	r3, r3, [r0]
 800703a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800703e:	6083      	str	r3, [r0, #8]
 8007040:	8181      	strh	r1, [r0, #12]
 8007042:	6643      	str	r3, [r0, #100]	@ 0x64
 8007044:	81c2      	strh	r2, [r0, #14]
 8007046:	6183      	str	r3, [r0, #24]
 8007048:	4619      	mov	r1, r3
 800704a:	2208      	movs	r2, #8
 800704c:	305c      	adds	r0, #92	@ 0x5c
 800704e:	f000 f92a 	bl	80072a6 <memset>
 8007052:	4b0d      	ldr	r3, [pc, #52]	@ (8007088 <std+0x58>)
 8007054:	6263      	str	r3, [r4, #36]	@ 0x24
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <std+0x5c>)
 8007058:	62a3      	str	r3, [r4, #40]	@ 0x28
 800705a:	4b0d      	ldr	r3, [pc, #52]	@ (8007090 <std+0x60>)
 800705c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800705e:	4b0d      	ldr	r3, [pc, #52]	@ (8007094 <std+0x64>)
 8007060:	6323      	str	r3, [r4, #48]	@ 0x30
 8007062:	4b0d      	ldr	r3, [pc, #52]	@ (8007098 <std+0x68>)
 8007064:	6224      	str	r4, [r4, #32]
 8007066:	429c      	cmp	r4, r3
 8007068:	d006      	beq.n	8007078 <std+0x48>
 800706a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800706e:	4294      	cmp	r4, r2
 8007070:	d002      	beq.n	8007078 <std+0x48>
 8007072:	33d0      	adds	r3, #208	@ 0xd0
 8007074:	429c      	cmp	r4, r3
 8007076:	d105      	bne.n	8007084 <std+0x54>
 8007078:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800707c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007080:	f000 b98a 	b.w	8007398 <__retarget_lock_init_recursive>
 8007084:	bd10      	pop	{r4, pc}
 8007086:	bf00      	nop
 8007088:	08007221 	.word	0x08007221
 800708c:	08007243 	.word	0x08007243
 8007090:	0800727b 	.word	0x0800727b
 8007094:	0800729f 	.word	0x0800729f
 8007098:	20004e90 	.word	0x20004e90

0800709c <stdio_exit_handler>:
 800709c:	4a02      	ldr	r2, [pc, #8]	@ (80070a8 <stdio_exit_handler+0xc>)
 800709e:	4903      	ldr	r1, [pc, #12]	@ (80070ac <stdio_exit_handler+0x10>)
 80070a0:	4803      	ldr	r0, [pc, #12]	@ (80070b0 <stdio_exit_handler+0x14>)
 80070a2:	f000 b869 	b.w	8007178 <_fwalk_sglue>
 80070a6:	bf00      	nop
 80070a8:	2000002c 	.word	0x2000002c
 80070ac:	08007cc9 	.word	0x08007cc9
 80070b0:	2000003c 	.word	0x2000003c

080070b4 <cleanup_stdio>:
 80070b4:	6841      	ldr	r1, [r0, #4]
 80070b6:	4b0c      	ldr	r3, [pc, #48]	@ (80070e8 <cleanup_stdio+0x34>)
 80070b8:	4299      	cmp	r1, r3
 80070ba:	b510      	push	{r4, lr}
 80070bc:	4604      	mov	r4, r0
 80070be:	d001      	beq.n	80070c4 <cleanup_stdio+0x10>
 80070c0:	f000 fe02 	bl	8007cc8 <_fflush_r>
 80070c4:	68a1      	ldr	r1, [r4, #8]
 80070c6:	4b09      	ldr	r3, [pc, #36]	@ (80070ec <cleanup_stdio+0x38>)
 80070c8:	4299      	cmp	r1, r3
 80070ca:	d002      	beq.n	80070d2 <cleanup_stdio+0x1e>
 80070cc:	4620      	mov	r0, r4
 80070ce:	f000 fdfb 	bl	8007cc8 <_fflush_r>
 80070d2:	68e1      	ldr	r1, [r4, #12]
 80070d4:	4b06      	ldr	r3, [pc, #24]	@ (80070f0 <cleanup_stdio+0x3c>)
 80070d6:	4299      	cmp	r1, r3
 80070d8:	d004      	beq.n	80070e4 <cleanup_stdio+0x30>
 80070da:	4620      	mov	r0, r4
 80070dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070e0:	f000 bdf2 	b.w	8007cc8 <_fflush_r>
 80070e4:	bd10      	pop	{r4, pc}
 80070e6:	bf00      	nop
 80070e8:	20004e90 	.word	0x20004e90
 80070ec:	20004ef8 	.word	0x20004ef8
 80070f0:	20004f60 	.word	0x20004f60

080070f4 <global_stdio_init.part.0>:
 80070f4:	b510      	push	{r4, lr}
 80070f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007124 <global_stdio_init.part.0+0x30>)
 80070f8:	4c0b      	ldr	r4, [pc, #44]	@ (8007128 <global_stdio_init.part.0+0x34>)
 80070fa:	4a0c      	ldr	r2, [pc, #48]	@ (800712c <global_stdio_init.part.0+0x38>)
 80070fc:	601a      	str	r2, [r3, #0]
 80070fe:	4620      	mov	r0, r4
 8007100:	2200      	movs	r2, #0
 8007102:	2104      	movs	r1, #4
 8007104:	f7ff ff94 	bl	8007030 <std>
 8007108:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800710c:	2201      	movs	r2, #1
 800710e:	2109      	movs	r1, #9
 8007110:	f7ff ff8e 	bl	8007030 <std>
 8007114:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007118:	2202      	movs	r2, #2
 800711a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800711e:	2112      	movs	r1, #18
 8007120:	f7ff bf86 	b.w	8007030 <std>
 8007124:	20004fc8 	.word	0x20004fc8
 8007128:	20004e90 	.word	0x20004e90
 800712c:	0800709d 	.word	0x0800709d

08007130 <__sfp_lock_acquire>:
 8007130:	4801      	ldr	r0, [pc, #4]	@ (8007138 <__sfp_lock_acquire+0x8>)
 8007132:	f000 b932 	b.w	800739a <__retarget_lock_acquire_recursive>
 8007136:	bf00      	nop
 8007138:	20004fd1 	.word	0x20004fd1

0800713c <__sfp_lock_release>:
 800713c:	4801      	ldr	r0, [pc, #4]	@ (8007144 <__sfp_lock_release+0x8>)
 800713e:	f000 b92d 	b.w	800739c <__retarget_lock_release_recursive>
 8007142:	bf00      	nop
 8007144:	20004fd1 	.word	0x20004fd1

08007148 <__sinit>:
 8007148:	b510      	push	{r4, lr}
 800714a:	4604      	mov	r4, r0
 800714c:	f7ff fff0 	bl	8007130 <__sfp_lock_acquire>
 8007150:	6a23      	ldr	r3, [r4, #32]
 8007152:	b11b      	cbz	r3, 800715c <__sinit+0x14>
 8007154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007158:	f7ff bff0 	b.w	800713c <__sfp_lock_release>
 800715c:	4b04      	ldr	r3, [pc, #16]	@ (8007170 <__sinit+0x28>)
 800715e:	6223      	str	r3, [r4, #32]
 8007160:	4b04      	ldr	r3, [pc, #16]	@ (8007174 <__sinit+0x2c>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1f5      	bne.n	8007154 <__sinit+0xc>
 8007168:	f7ff ffc4 	bl	80070f4 <global_stdio_init.part.0>
 800716c:	e7f2      	b.n	8007154 <__sinit+0xc>
 800716e:	bf00      	nop
 8007170:	080070b5 	.word	0x080070b5
 8007174:	20004fc8 	.word	0x20004fc8

08007178 <_fwalk_sglue>:
 8007178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800717c:	4607      	mov	r7, r0
 800717e:	4688      	mov	r8, r1
 8007180:	4614      	mov	r4, r2
 8007182:	2600      	movs	r6, #0
 8007184:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007188:	f1b9 0901 	subs.w	r9, r9, #1
 800718c:	d505      	bpl.n	800719a <_fwalk_sglue+0x22>
 800718e:	6824      	ldr	r4, [r4, #0]
 8007190:	2c00      	cmp	r4, #0
 8007192:	d1f7      	bne.n	8007184 <_fwalk_sglue+0xc>
 8007194:	4630      	mov	r0, r6
 8007196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719a:	89ab      	ldrh	r3, [r5, #12]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d907      	bls.n	80071b0 <_fwalk_sglue+0x38>
 80071a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071a4:	3301      	adds	r3, #1
 80071a6:	d003      	beq.n	80071b0 <_fwalk_sglue+0x38>
 80071a8:	4629      	mov	r1, r5
 80071aa:	4638      	mov	r0, r7
 80071ac:	47c0      	blx	r8
 80071ae:	4306      	orrs	r6, r0
 80071b0:	3568      	adds	r5, #104	@ 0x68
 80071b2:	e7e9      	b.n	8007188 <_fwalk_sglue+0x10>

080071b4 <sniprintf>:
 80071b4:	b40c      	push	{r2, r3}
 80071b6:	b530      	push	{r4, r5, lr}
 80071b8:	4b18      	ldr	r3, [pc, #96]	@ (800721c <sniprintf+0x68>)
 80071ba:	1e0c      	subs	r4, r1, #0
 80071bc:	681d      	ldr	r5, [r3, #0]
 80071be:	b09d      	sub	sp, #116	@ 0x74
 80071c0:	da08      	bge.n	80071d4 <sniprintf+0x20>
 80071c2:	238b      	movs	r3, #139	@ 0x8b
 80071c4:	602b      	str	r3, [r5, #0]
 80071c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071ca:	b01d      	add	sp, #116	@ 0x74
 80071cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80071d0:	b002      	add	sp, #8
 80071d2:	4770      	bx	lr
 80071d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80071d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80071dc:	f04f 0300 	mov.w	r3, #0
 80071e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80071e2:	bf14      	ite	ne
 80071e4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80071e8:	4623      	moveq	r3, r4
 80071ea:	9304      	str	r3, [sp, #16]
 80071ec:	9307      	str	r3, [sp, #28]
 80071ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80071f2:	9002      	str	r0, [sp, #8]
 80071f4:	9006      	str	r0, [sp, #24]
 80071f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80071fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80071fc:	ab21      	add	r3, sp, #132	@ 0x84
 80071fe:	a902      	add	r1, sp, #8
 8007200:	4628      	mov	r0, r5
 8007202:	9301      	str	r3, [sp, #4]
 8007204:	f000 fa54 	bl	80076b0 <_svfiprintf_r>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	bfbc      	itt	lt
 800720c:	238b      	movlt	r3, #139	@ 0x8b
 800720e:	602b      	strlt	r3, [r5, #0]
 8007210:	2c00      	cmp	r4, #0
 8007212:	d0da      	beq.n	80071ca <sniprintf+0x16>
 8007214:	9b02      	ldr	r3, [sp, #8]
 8007216:	2200      	movs	r2, #0
 8007218:	701a      	strb	r2, [r3, #0]
 800721a:	e7d6      	b.n	80071ca <sniprintf+0x16>
 800721c:	20000038 	.word	0x20000038

08007220 <__sread>:
 8007220:	b510      	push	{r4, lr}
 8007222:	460c      	mov	r4, r1
 8007224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007228:	f000 f868 	bl	80072fc <_read_r>
 800722c:	2800      	cmp	r0, #0
 800722e:	bfab      	itete	ge
 8007230:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007232:	89a3      	ldrhlt	r3, [r4, #12]
 8007234:	181b      	addge	r3, r3, r0
 8007236:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800723a:	bfac      	ite	ge
 800723c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800723e:	81a3      	strhlt	r3, [r4, #12]
 8007240:	bd10      	pop	{r4, pc}

08007242 <__swrite>:
 8007242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007246:	461f      	mov	r7, r3
 8007248:	898b      	ldrh	r3, [r1, #12]
 800724a:	05db      	lsls	r3, r3, #23
 800724c:	4605      	mov	r5, r0
 800724e:	460c      	mov	r4, r1
 8007250:	4616      	mov	r6, r2
 8007252:	d505      	bpl.n	8007260 <__swrite+0x1e>
 8007254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007258:	2302      	movs	r3, #2
 800725a:	2200      	movs	r2, #0
 800725c:	f000 f83c 	bl	80072d8 <_lseek_r>
 8007260:	89a3      	ldrh	r3, [r4, #12]
 8007262:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007266:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800726a:	81a3      	strh	r3, [r4, #12]
 800726c:	4632      	mov	r2, r6
 800726e:	463b      	mov	r3, r7
 8007270:	4628      	mov	r0, r5
 8007272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007276:	f000 b853 	b.w	8007320 <_write_r>

0800727a <__sseek>:
 800727a:	b510      	push	{r4, lr}
 800727c:	460c      	mov	r4, r1
 800727e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007282:	f000 f829 	bl	80072d8 <_lseek_r>
 8007286:	1c43      	adds	r3, r0, #1
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	bf15      	itete	ne
 800728c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800728e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007292:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007296:	81a3      	strheq	r3, [r4, #12]
 8007298:	bf18      	it	ne
 800729a:	81a3      	strhne	r3, [r4, #12]
 800729c:	bd10      	pop	{r4, pc}

0800729e <__sclose>:
 800729e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072a2:	f000 b809 	b.w	80072b8 <_close_r>

080072a6 <memset>:
 80072a6:	4402      	add	r2, r0
 80072a8:	4603      	mov	r3, r0
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d100      	bne.n	80072b0 <memset+0xa>
 80072ae:	4770      	bx	lr
 80072b0:	f803 1b01 	strb.w	r1, [r3], #1
 80072b4:	e7f9      	b.n	80072aa <memset+0x4>
	...

080072b8 <_close_r>:
 80072b8:	b538      	push	{r3, r4, r5, lr}
 80072ba:	4d06      	ldr	r5, [pc, #24]	@ (80072d4 <_close_r+0x1c>)
 80072bc:	2300      	movs	r3, #0
 80072be:	4604      	mov	r4, r0
 80072c0:	4608      	mov	r0, r1
 80072c2:	602b      	str	r3, [r5, #0]
 80072c4:	f7fa fe78 	bl	8001fb8 <_close>
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	d102      	bne.n	80072d2 <_close_r+0x1a>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	b103      	cbz	r3, 80072d2 <_close_r+0x1a>
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	20004fcc 	.word	0x20004fcc

080072d8 <_lseek_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	4d07      	ldr	r5, [pc, #28]	@ (80072f8 <_lseek_r+0x20>)
 80072dc:	4604      	mov	r4, r0
 80072de:	4608      	mov	r0, r1
 80072e0:	4611      	mov	r1, r2
 80072e2:	2200      	movs	r2, #0
 80072e4:	602a      	str	r2, [r5, #0]
 80072e6:	461a      	mov	r2, r3
 80072e8:	f7fa fe8d 	bl	8002006 <_lseek>
 80072ec:	1c43      	adds	r3, r0, #1
 80072ee:	d102      	bne.n	80072f6 <_lseek_r+0x1e>
 80072f0:	682b      	ldr	r3, [r5, #0]
 80072f2:	b103      	cbz	r3, 80072f6 <_lseek_r+0x1e>
 80072f4:	6023      	str	r3, [r4, #0]
 80072f6:	bd38      	pop	{r3, r4, r5, pc}
 80072f8:	20004fcc 	.word	0x20004fcc

080072fc <_read_r>:
 80072fc:	b538      	push	{r3, r4, r5, lr}
 80072fe:	4d07      	ldr	r5, [pc, #28]	@ (800731c <_read_r+0x20>)
 8007300:	4604      	mov	r4, r0
 8007302:	4608      	mov	r0, r1
 8007304:	4611      	mov	r1, r2
 8007306:	2200      	movs	r2, #0
 8007308:	602a      	str	r2, [r5, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	f7fa fe1b 	bl	8001f46 <_read>
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	d102      	bne.n	800731a <_read_r+0x1e>
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	b103      	cbz	r3, 800731a <_read_r+0x1e>
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	20004fcc 	.word	0x20004fcc

08007320 <_write_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4d07      	ldr	r5, [pc, #28]	@ (8007340 <_write_r+0x20>)
 8007324:	4604      	mov	r4, r0
 8007326:	4608      	mov	r0, r1
 8007328:	4611      	mov	r1, r2
 800732a:	2200      	movs	r2, #0
 800732c:	602a      	str	r2, [r5, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	f7fa fe26 	bl	8001f80 <_write>
 8007334:	1c43      	adds	r3, r0, #1
 8007336:	d102      	bne.n	800733e <_write_r+0x1e>
 8007338:	682b      	ldr	r3, [r5, #0]
 800733a:	b103      	cbz	r3, 800733e <_write_r+0x1e>
 800733c:	6023      	str	r3, [r4, #0]
 800733e:	bd38      	pop	{r3, r4, r5, pc}
 8007340:	20004fcc 	.word	0x20004fcc

08007344 <__errno>:
 8007344:	4b01      	ldr	r3, [pc, #4]	@ (800734c <__errno+0x8>)
 8007346:	6818      	ldr	r0, [r3, #0]
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	20000038 	.word	0x20000038

08007350 <__libc_init_array>:
 8007350:	b570      	push	{r4, r5, r6, lr}
 8007352:	4d0d      	ldr	r5, [pc, #52]	@ (8007388 <__libc_init_array+0x38>)
 8007354:	4c0d      	ldr	r4, [pc, #52]	@ (800738c <__libc_init_array+0x3c>)
 8007356:	1b64      	subs	r4, r4, r5
 8007358:	10a4      	asrs	r4, r4, #2
 800735a:	2600      	movs	r6, #0
 800735c:	42a6      	cmp	r6, r4
 800735e:	d109      	bne.n	8007374 <__libc_init_array+0x24>
 8007360:	4d0b      	ldr	r5, [pc, #44]	@ (8007390 <__libc_init_array+0x40>)
 8007362:	4c0c      	ldr	r4, [pc, #48]	@ (8007394 <__libc_init_array+0x44>)
 8007364:	f000 ffee 	bl	8008344 <_init>
 8007368:	1b64      	subs	r4, r4, r5
 800736a:	10a4      	asrs	r4, r4, #2
 800736c:	2600      	movs	r6, #0
 800736e:	42a6      	cmp	r6, r4
 8007370:	d105      	bne.n	800737e <__libc_init_array+0x2e>
 8007372:	bd70      	pop	{r4, r5, r6, pc}
 8007374:	f855 3b04 	ldr.w	r3, [r5], #4
 8007378:	4798      	blx	r3
 800737a:	3601      	adds	r6, #1
 800737c:	e7ee      	b.n	800735c <__libc_init_array+0xc>
 800737e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007382:	4798      	blx	r3
 8007384:	3601      	adds	r6, #1
 8007386:	e7f2      	b.n	800736e <__libc_init_array+0x1e>
 8007388:	08008d1c 	.word	0x08008d1c
 800738c:	08008d1c 	.word	0x08008d1c
 8007390:	08008d1c 	.word	0x08008d1c
 8007394:	08008d20 	.word	0x08008d20

08007398 <__retarget_lock_init_recursive>:
 8007398:	4770      	bx	lr

0800739a <__retarget_lock_acquire_recursive>:
 800739a:	4770      	bx	lr

0800739c <__retarget_lock_release_recursive>:
 800739c:	4770      	bx	lr

0800739e <memcpy>:
 800739e:	440a      	add	r2, r1
 80073a0:	4291      	cmp	r1, r2
 80073a2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80073a6:	d100      	bne.n	80073aa <memcpy+0xc>
 80073a8:	4770      	bx	lr
 80073aa:	b510      	push	{r4, lr}
 80073ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073b4:	4291      	cmp	r1, r2
 80073b6:	d1f9      	bne.n	80073ac <memcpy+0xe>
 80073b8:	bd10      	pop	{r4, pc}
	...

080073bc <__assert_func>:
 80073bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80073be:	4614      	mov	r4, r2
 80073c0:	461a      	mov	r2, r3
 80073c2:	4b09      	ldr	r3, [pc, #36]	@ (80073e8 <__assert_func+0x2c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4605      	mov	r5, r0
 80073c8:	68d8      	ldr	r0, [r3, #12]
 80073ca:	b14c      	cbz	r4, 80073e0 <__assert_func+0x24>
 80073cc:	4b07      	ldr	r3, [pc, #28]	@ (80073ec <__assert_func+0x30>)
 80073ce:	9100      	str	r1, [sp, #0]
 80073d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80073d4:	4906      	ldr	r1, [pc, #24]	@ (80073f0 <__assert_func+0x34>)
 80073d6:	462b      	mov	r3, r5
 80073d8:	f000 fc9e 	bl	8007d18 <fiprintf>
 80073dc:	f000 fcd8 	bl	8007d90 <abort>
 80073e0:	4b04      	ldr	r3, [pc, #16]	@ (80073f4 <__assert_func+0x38>)
 80073e2:	461c      	mov	r4, r3
 80073e4:	e7f3      	b.n	80073ce <__assert_func+0x12>
 80073e6:	bf00      	nop
 80073e8:	20000038 	.word	0x20000038
 80073ec:	08008ca3 	.word	0x08008ca3
 80073f0:	08008cb0 	.word	0x08008cb0
 80073f4:	08008cde 	.word	0x08008cde

080073f8 <_free_r>:
 80073f8:	b538      	push	{r3, r4, r5, lr}
 80073fa:	4605      	mov	r5, r0
 80073fc:	2900      	cmp	r1, #0
 80073fe:	d041      	beq.n	8007484 <_free_r+0x8c>
 8007400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007404:	1f0c      	subs	r4, r1, #4
 8007406:	2b00      	cmp	r3, #0
 8007408:	bfb8      	it	lt
 800740a:	18e4      	addlt	r4, r4, r3
 800740c:	f000 f8e8 	bl	80075e0 <__malloc_lock>
 8007410:	4a1d      	ldr	r2, [pc, #116]	@ (8007488 <_free_r+0x90>)
 8007412:	6813      	ldr	r3, [r2, #0]
 8007414:	b933      	cbnz	r3, 8007424 <_free_r+0x2c>
 8007416:	6063      	str	r3, [r4, #4]
 8007418:	6014      	str	r4, [r2, #0]
 800741a:	4628      	mov	r0, r5
 800741c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007420:	f000 b8e4 	b.w	80075ec <__malloc_unlock>
 8007424:	42a3      	cmp	r3, r4
 8007426:	d908      	bls.n	800743a <_free_r+0x42>
 8007428:	6820      	ldr	r0, [r4, #0]
 800742a:	1821      	adds	r1, r4, r0
 800742c:	428b      	cmp	r3, r1
 800742e:	bf01      	itttt	eq
 8007430:	6819      	ldreq	r1, [r3, #0]
 8007432:	685b      	ldreq	r3, [r3, #4]
 8007434:	1809      	addeq	r1, r1, r0
 8007436:	6021      	streq	r1, [r4, #0]
 8007438:	e7ed      	b.n	8007416 <_free_r+0x1e>
 800743a:	461a      	mov	r2, r3
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	b10b      	cbz	r3, 8007444 <_free_r+0x4c>
 8007440:	42a3      	cmp	r3, r4
 8007442:	d9fa      	bls.n	800743a <_free_r+0x42>
 8007444:	6811      	ldr	r1, [r2, #0]
 8007446:	1850      	adds	r0, r2, r1
 8007448:	42a0      	cmp	r0, r4
 800744a:	d10b      	bne.n	8007464 <_free_r+0x6c>
 800744c:	6820      	ldr	r0, [r4, #0]
 800744e:	4401      	add	r1, r0
 8007450:	1850      	adds	r0, r2, r1
 8007452:	4283      	cmp	r3, r0
 8007454:	6011      	str	r1, [r2, #0]
 8007456:	d1e0      	bne.n	800741a <_free_r+0x22>
 8007458:	6818      	ldr	r0, [r3, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	6053      	str	r3, [r2, #4]
 800745e:	4408      	add	r0, r1
 8007460:	6010      	str	r0, [r2, #0]
 8007462:	e7da      	b.n	800741a <_free_r+0x22>
 8007464:	d902      	bls.n	800746c <_free_r+0x74>
 8007466:	230c      	movs	r3, #12
 8007468:	602b      	str	r3, [r5, #0]
 800746a:	e7d6      	b.n	800741a <_free_r+0x22>
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	1821      	adds	r1, r4, r0
 8007470:	428b      	cmp	r3, r1
 8007472:	bf04      	itt	eq
 8007474:	6819      	ldreq	r1, [r3, #0]
 8007476:	685b      	ldreq	r3, [r3, #4]
 8007478:	6063      	str	r3, [r4, #4]
 800747a:	bf04      	itt	eq
 800747c:	1809      	addeq	r1, r1, r0
 800747e:	6021      	streq	r1, [r4, #0]
 8007480:	6054      	str	r4, [r2, #4]
 8007482:	e7ca      	b.n	800741a <_free_r+0x22>
 8007484:	bd38      	pop	{r3, r4, r5, pc}
 8007486:	bf00      	nop
 8007488:	20004fd8 	.word	0x20004fd8

0800748c <malloc>:
 800748c:	4b02      	ldr	r3, [pc, #8]	@ (8007498 <malloc+0xc>)
 800748e:	4601      	mov	r1, r0
 8007490:	6818      	ldr	r0, [r3, #0]
 8007492:	f000 b825 	b.w	80074e0 <_malloc_r>
 8007496:	bf00      	nop
 8007498:	20000038 	.word	0x20000038

0800749c <sbrk_aligned>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	4e0f      	ldr	r6, [pc, #60]	@ (80074dc <sbrk_aligned+0x40>)
 80074a0:	460c      	mov	r4, r1
 80074a2:	6831      	ldr	r1, [r6, #0]
 80074a4:	4605      	mov	r5, r0
 80074a6:	b911      	cbnz	r1, 80074ae <sbrk_aligned+0x12>
 80074a8:	f000 fc62 	bl	8007d70 <_sbrk_r>
 80074ac:	6030      	str	r0, [r6, #0]
 80074ae:	4621      	mov	r1, r4
 80074b0:	4628      	mov	r0, r5
 80074b2:	f000 fc5d 	bl	8007d70 <_sbrk_r>
 80074b6:	1c43      	adds	r3, r0, #1
 80074b8:	d103      	bne.n	80074c2 <sbrk_aligned+0x26>
 80074ba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80074be:	4620      	mov	r0, r4
 80074c0:	bd70      	pop	{r4, r5, r6, pc}
 80074c2:	1cc4      	adds	r4, r0, #3
 80074c4:	f024 0403 	bic.w	r4, r4, #3
 80074c8:	42a0      	cmp	r0, r4
 80074ca:	d0f8      	beq.n	80074be <sbrk_aligned+0x22>
 80074cc:	1a21      	subs	r1, r4, r0
 80074ce:	4628      	mov	r0, r5
 80074d0:	f000 fc4e 	bl	8007d70 <_sbrk_r>
 80074d4:	3001      	adds	r0, #1
 80074d6:	d1f2      	bne.n	80074be <sbrk_aligned+0x22>
 80074d8:	e7ef      	b.n	80074ba <sbrk_aligned+0x1e>
 80074da:	bf00      	nop
 80074dc:	20004fd4 	.word	0x20004fd4

080074e0 <_malloc_r>:
 80074e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074e4:	1ccd      	adds	r5, r1, #3
 80074e6:	f025 0503 	bic.w	r5, r5, #3
 80074ea:	3508      	adds	r5, #8
 80074ec:	2d0c      	cmp	r5, #12
 80074ee:	bf38      	it	cc
 80074f0:	250c      	movcc	r5, #12
 80074f2:	2d00      	cmp	r5, #0
 80074f4:	4606      	mov	r6, r0
 80074f6:	db01      	blt.n	80074fc <_malloc_r+0x1c>
 80074f8:	42a9      	cmp	r1, r5
 80074fa:	d904      	bls.n	8007506 <_malloc_r+0x26>
 80074fc:	230c      	movs	r3, #12
 80074fe:	6033      	str	r3, [r6, #0]
 8007500:	2000      	movs	r0, #0
 8007502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007506:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075dc <_malloc_r+0xfc>
 800750a:	f000 f869 	bl	80075e0 <__malloc_lock>
 800750e:	f8d8 3000 	ldr.w	r3, [r8]
 8007512:	461c      	mov	r4, r3
 8007514:	bb44      	cbnz	r4, 8007568 <_malloc_r+0x88>
 8007516:	4629      	mov	r1, r5
 8007518:	4630      	mov	r0, r6
 800751a:	f7ff ffbf 	bl	800749c <sbrk_aligned>
 800751e:	1c43      	adds	r3, r0, #1
 8007520:	4604      	mov	r4, r0
 8007522:	d158      	bne.n	80075d6 <_malloc_r+0xf6>
 8007524:	f8d8 4000 	ldr.w	r4, [r8]
 8007528:	4627      	mov	r7, r4
 800752a:	2f00      	cmp	r7, #0
 800752c:	d143      	bne.n	80075b6 <_malloc_r+0xd6>
 800752e:	2c00      	cmp	r4, #0
 8007530:	d04b      	beq.n	80075ca <_malloc_r+0xea>
 8007532:	6823      	ldr	r3, [r4, #0]
 8007534:	4639      	mov	r1, r7
 8007536:	4630      	mov	r0, r6
 8007538:	eb04 0903 	add.w	r9, r4, r3
 800753c:	f000 fc18 	bl	8007d70 <_sbrk_r>
 8007540:	4581      	cmp	r9, r0
 8007542:	d142      	bne.n	80075ca <_malloc_r+0xea>
 8007544:	6821      	ldr	r1, [r4, #0]
 8007546:	1a6d      	subs	r5, r5, r1
 8007548:	4629      	mov	r1, r5
 800754a:	4630      	mov	r0, r6
 800754c:	f7ff ffa6 	bl	800749c <sbrk_aligned>
 8007550:	3001      	adds	r0, #1
 8007552:	d03a      	beq.n	80075ca <_malloc_r+0xea>
 8007554:	6823      	ldr	r3, [r4, #0]
 8007556:	442b      	add	r3, r5
 8007558:	6023      	str	r3, [r4, #0]
 800755a:	f8d8 3000 	ldr.w	r3, [r8]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	bb62      	cbnz	r2, 80075bc <_malloc_r+0xdc>
 8007562:	f8c8 7000 	str.w	r7, [r8]
 8007566:	e00f      	b.n	8007588 <_malloc_r+0xa8>
 8007568:	6822      	ldr	r2, [r4, #0]
 800756a:	1b52      	subs	r2, r2, r5
 800756c:	d420      	bmi.n	80075b0 <_malloc_r+0xd0>
 800756e:	2a0b      	cmp	r2, #11
 8007570:	d917      	bls.n	80075a2 <_malloc_r+0xc2>
 8007572:	1961      	adds	r1, r4, r5
 8007574:	42a3      	cmp	r3, r4
 8007576:	6025      	str	r5, [r4, #0]
 8007578:	bf18      	it	ne
 800757a:	6059      	strne	r1, [r3, #4]
 800757c:	6863      	ldr	r3, [r4, #4]
 800757e:	bf08      	it	eq
 8007580:	f8c8 1000 	streq.w	r1, [r8]
 8007584:	5162      	str	r2, [r4, r5]
 8007586:	604b      	str	r3, [r1, #4]
 8007588:	4630      	mov	r0, r6
 800758a:	f000 f82f 	bl	80075ec <__malloc_unlock>
 800758e:	f104 000b 	add.w	r0, r4, #11
 8007592:	1d23      	adds	r3, r4, #4
 8007594:	f020 0007 	bic.w	r0, r0, #7
 8007598:	1ac2      	subs	r2, r0, r3
 800759a:	bf1c      	itt	ne
 800759c:	1a1b      	subne	r3, r3, r0
 800759e:	50a3      	strne	r3, [r4, r2]
 80075a0:	e7af      	b.n	8007502 <_malloc_r+0x22>
 80075a2:	6862      	ldr	r2, [r4, #4]
 80075a4:	42a3      	cmp	r3, r4
 80075a6:	bf0c      	ite	eq
 80075a8:	f8c8 2000 	streq.w	r2, [r8]
 80075ac:	605a      	strne	r2, [r3, #4]
 80075ae:	e7eb      	b.n	8007588 <_malloc_r+0xa8>
 80075b0:	4623      	mov	r3, r4
 80075b2:	6864      	ldr	r4, [r4, #4]
 80075b4:	e7ae      	b.n	8007514 <_malloc_r+0x34>
 80075b6:	463c      	mov	r4, r7
 80075b8:	687f      	ldr	r7, [r7, #4]
 80075ba:	e7b6      	b.n	800752a <_malloc_r+0x4a>
 80075bc:	461a      	mov	r2, r3
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	42a3      	cmp	r3, r4
 80075c2:	d1fb      	bne.n	80075bc <_malloc_r+0xdc>
 80075c4:	2300      	movs	r3, #0
 80075c6:	6053      	str	r3, [r2, #4]
 80075c8:	e7de      	b.n	8007588 <_malloc_r+0xa8>
 80075ca:	230c      	movs	r3, #12
 80075cc:	6033      	str	r3, [r6, #0]
 80075ce:	4630      	mov	r0, r6
 80075d0:	f000 f80c 	bl	80075ec <__malloc_unlock>
 80075d4:	e794      	b.n	8007500 <_malloc_r+0x20>
 80075d6:	6005      	str	r5, [r0, #0]
 80075d8:	e7d6      	b.n	8007588 <_malloc_r+0xa8>
 80075da:	bf00      	nop
 80075dc:	20004fd8 	.word	0x20004fd8

080075e0 <__malloc_lock>:
 80075e0:	4801      	ldr	r0, [pc, #4]	@ (80075e8 <__malloc_lock+0x8>)
 80075e2:	f7ff beda 	b.w	800739a <__retarget_lock_acquire_recursive>
 80075e6:	bf00      	nop
 80075e8:	20004fd0 	.word	0x20004fd0

080075ec <__malloc_unlock>:
 80075ec:	4801      	ldr	r0, [pc, #4]	@ (80075f4 <__malloc_unlock+0x8>)
 80075ee:	f7ff bed5 	b.w	800739c <__retarget_lock_release_recursive>
 80075f2:	bf00      	nop
 80075f4:	20004fd0 	.word	0x20004fd0

080075f8 <__ssputs_r>:
 80075f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075fc:	688e      	ldr	r6, [r1, #8]
 80075fe:	461f      	mov	r7, r3
 8007600:	42be      	cmp	r6, r7
 8007602:	680b      	ldr	r3, [r1, #0]
 8007604:	4682      	mov	sl, r0
 8007606:	460c      	mov	r4, r1
 8007608:	4690      	mov	r8, r2
 800760a:	d82d      	bhi.n	8007668 <__ssputs_r+0x70>
 800760c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007610:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007614:	d026      	beq.n	8007664 <__ssputs_r+0x6c>
 8007616:	6965      	ldr	r5, [r4, #20]
 8007618:	6909      	ldr	r1, [r1, #16]
 800761a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800761e:	eba3 0901 	sub.w	r9, r3, r1
 8007622:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007626:	1c7b      	adds	r3, r7, #1
 8007628:	444b      	add	r3, r9
 800762a:	106d      	asrs	r5, r5, #1
 800762c:	429d      	cmp	r5, r3
 800762e:	bf38      	it	cc
 8007630:	461d      	movcc	r5, r3
 8007632:	0553      	lsls	r3, r2, #21
 8007634:	d527      	bpl.n	8007686 <__ssputs_r+0x8e>
 8007636:	4629      	mov	r1, r5
 8007638:	f7ff ff52 	bl	80074e0 <_malloc_r>
 800763c:	4606      	mov	r6, r0
 800763e:	b360      	cbz	r0, 800769a <__ssputs_r+0xa2>
 8007640:	6921      	ldr	r1, [r4, #16]
 8007642:	464a      	mov	r2, r9
 8007644:	f7ff feab 	bl	800739e <memcpy>
 8007648:	89a3      	ldrh	r3, [r4, #12]
 800764a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800764e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007652:	81a3      	strh	r3, [r4, #12]
 8007654:	6126      	str	r6, [r4, #16]
 8007656:	6165      	str	r5, [r4, #20]
 8007658:	444e      	add	r6, r9
 800765a:	eba5 0509 	sub.w	r5, r5, r9
 800765e:	6026      	str	r6, [r4, #0]
 8007660:	60a5      	str	r5, [r4, #8]
 8007662:	463e      	mov	r6, r7
 8007664:	42be      	cmp	r6, r7
 8007666:	d900      	bls.n	800766a <__ssputs_r+0x72>
 8007668:	463e      	mov	r6, r7
 800766a:	6820      	ldr	r0, [r4, #0]
 800766c:	4632      	mov	r2, r6
 800766e:	4641      	mov	r1, r8
 8007670:	f000 fb64 	bl	8007d3c <memmove>
 8007674:	68a3      	ldr	r3, [r4, #8]
 8007676:	1b9b      	subs	r3, r3, r6
 8007678:	60a3      	str	r3, [r4, #8]
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	4433      	add	r3, r6
 800767e:	6023      	str	r3, [r4, #0]
 8007680:	2000      	movs	r0, #0
 8007682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007686:	462a      	mov	r2, r5
 8007688:	f000 fb89 	bl	8007d9e <_realloc_r>
 800768c:	4606      	mov	r6, r0
 800768e:	2800      	cmp	r0, #0
 8007690:	d1e0      	bne.n	8007654 <__ssputs_r+0x5c>
 8007692:	6921      	ldr	r1, [r4, #16]
 8007694:	4650      	mov	r0, sl
 8007696:	f7ff feaf 	bl	80073f8 <_free_r>
 800769a:	230c      	movs	r3, #12
 800769c:	f8ca 3000 	str.w	r3, [sl]
 80076a0:	89a3      	ldrh	r3, [r4, #12]
 80076a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076a6:	81a3      	strh	r3, [r4, #12]
 80076a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076ac:	e7e9      	b.n	8007682 <__ssputs_r+0x8a>
	...

080076b0 <_svfiprintf_r>:
 80076b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b4:	4698      	mov	r8, r3
 80076b6:	898b      	ldrh	r3, [r1, #12]
 80076b8:	061b      	lsls	r3, r3, #24
 80076ba:	b09d      	sub	sp, #116	@ 0x74
 80076bc:	4607      	mov	r7, r0
 80076be:	460d      	mov	r5, r1
 80076c0:	4614      	mov	r4, r2
 80076c2:	d510      	bpl.n	80076e6 <_svfiprintf_r+0x36>
 80076c4:	690b      	ldr	r3, [r1, #16]
 80076c6:	b973      	cbnz	r3, 80076e6 <_svfiprintf_r+0x36>
 80076c8:	2140      	movs	r1, #64	@ 0x40
 80076ca:	f7ff ff09 	bl	80074e0 <_malloc_r>
 80076ce:	6028      	str	r0, [r5, #0]
 80076d0:	6128      	str	r0, [r5, #16]
 80076d2:	b930      	cbnz	r0, 80076e2 <_svfiprintf_r+0x32>
 80076d4:	230c      	movs	r3, #12
 80076d6:	603b      	str	r3, [r7, #0]
 80076d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076dc:	b01d      	add	sp, #116	@ 0x74
 80076de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076e2:	2340      	movs	r3, #64	@ 0x40
 80076e4:	616b      	str	r3, [r5, #20]
 80076e6:	2300      	movs	r3, #0
 80076e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80076ea:	2320      	movs	r3, #32
 80076ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80076f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80076f4:	2330      	movs	r3, #48	@ 0x30
 80076f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007894 <_svfiprintf_r+0x1e4>
 80076fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80076fe:	f04f 0901 	mov.w	r9, #1
 8007702:	4623      	mov	r3, r4
 8007704:	469a      	mov	sl, r3
 8007706:	f813 2b01 	ldrb.w	r2, [r3], #1
 800770a:	b10a      	cbz	r2, 8007710 <_svfiprintf_r+0x60>
 800770c:	2a25      	cmp	r2, #37	@ 0x25
 800770e:	d1f9      	bne.n	8007704 <_svfiprintf_r+0x54>
 8007710:	ebba 0b04 	subs.w	fp, sl, r4
 8007714:	d00b      	beq.n	800772e <_svfiprintf_r+0x7e>
 8007716:	465b      	mov	r3, fp
 8007718:	4622      	mov	r2, r4
 800771a:	4629      	mov	r1, r5
 800771c:	4638      	mov	r0, r7
 800771e:	f7ff ff6b 	bl	80075f8 <__ssputs_r>
 8007722:	3001      	adds	r0, #1
 8007724:	f000 80a7 	beq.w	8007876 <_svfiprintf_r+0x1c6>
 8007728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800772a:	445a      	add	r2, fp
 800772c:	9209      	str	r2, [sp, #36]	@ 0x24
 800772e:	f89a 3000 	ldrb.w	r3, [sl]
 8007732:	2b00      	cmp	r3, #0
 8007734:	f000 809f 	beq.w	8007876 <_svfiprintf_r+0x1c6>
 8007738:	2300      	movs	r3, #0
 800773a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800773e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007742:	f10a 0a01 	add.w	sl, sl, #1
 8007746:	9304      	str	r3, [sp, #16]
 8007748:	9307      	str	r3, [sp, #28]
 800774a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800774e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007750:	4654      	mov	r4, sl
 8007752:	2205      	movs	r2, #5
 8007754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007758:	484e      	ldr	r0, [pc, #312]	@ (8007894 <_svfiprintf_r+0x1e4>)
 800775a:	f7f8 fd41 	bl	80001e0 <memchr>
 800775e:	9a04      	ldr	r2, [sp, #16]
 8007760:	b9d8      	cbnz	r0, 800779a <_svfiprintf_r+0xea>
 8007762:	06d0      	lsls	r0, r2, #27
 8007764:	bf44      	itt	mi
 8007766:	2320      	movmi	r3, #32
 8007768:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800776c:	0711      	lsls	r1, r2, #28
 800776e:	bf44      	itt	mi
 8007770:	232b      	movmi	r3, #43	@ 0x2b
 8007772:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007776:	f89a 3000 	ldrb.w	r3, [sl]
 800777a:	2b2a      	cmp	r3, #42	@ 0x2a
 800777c:	d015      	beq.n	80077aa <_svfiprintf_r+0xfa>
 800777e:	9a07      	ldr	r2, [sp, #28]
 8007780:	4654      	mov	r4, sl
 8007782:	2000      	movs	r0, #0
 8007784:	f04f 0c0a 	mov.w	ip, #10
 8007788:	4621      	mov	r1, r4
 800778a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800778e:	3b30      	subs	r3, #48	@ 0x30
 8007790:	2b09      	cmp	r3, #9
 8007792:	d94b      	bls.n	800782c <_svfiprintf_r+0x17c>
 8007794:	b1b0      	cbz	r0, 80077c4 <_svfiprintf_r+0x114>
 8007796:	9207      	str	r2, [sp, #28]
 8007798:	e014      	b.n	80077c4 <_svfiprintf_r+0x114>
 800779a:	eba0 0308 	sub.w	r3, r0, r8
 800779e:	fa09 f303 	lsl.w	r3, r9, r3
 80077a2:	4313      	orrs	r3, r2
 80077a4:	9304      	str	r3, [sp, #16]
 80077a6:	46a2      	mov	sl, r4
 80077a8:	e7d2      	b.n	8007750 <_svfiprintf_r+0xa0>
 80077aa:	9b03      	ldr	r3, [sp, #12]
 80077ac:	1d19      	adds	r1, r3, #4
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	9103      	str	r1, [sp, #12]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	bfbb      	ittet	lt
 80077b6:	425b      	neglt	r3, r3
 80077b8:	f042 0202 	orrlt.w	r2, r2, #2
 80077bc:	9307      	strge	r3, [sp, #28]
 80077be:	9307      	strlt	r3, [sp, #28]
 80077c0:	bfb8      	it	lt
 80077c2:	9204      	strlt	r2, [sp, #16]
 80077c4:	7823      	ldrb	r3, [r4, #0]
 80077c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80077c8:	d10a      	bne.n	80077e0 <_svfiprintf_r+0x130>
 80077ca:	7863      	ldrb	r3, [r4, #1]
 80077cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ce:	d132      	bne.n	8007836 <_svfiprintf_r+0x186>
 80077d0:	9b03      	ldr	r3, [sp, #12]
 80077d2:	1d1a      	adds	r2, r3, #4
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	9203      	str	r2, [sp, #12]
 80077d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80077dc:	3402      	adds	r4, #2
 80077de:	9305      	str	r3, [sp, #20]
 80077e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80078a4 <_svfiprintf_r+0x1f4>
 80077e4:	7821      	ldrb	r1, [r4, #0]
 80077e6:	2203      	movs	r2, #3
 80077e8:	4650      	mov	r0, sl
 80077ea:	f7f8 fcf9 	bl	80001e0 <memchr>
 80077ee:	b138      	cbz	r0, 8007800 <_svfiprintf_r+0x150>
 80077f0:	9b04      	ldr	r3, [sp, #16]
 80077f2:	eba0 000a 	sub.w	r0, r0, sl
 80077f6:	2240      	movs	r2, #64	@ 0x40
 80077f8:	4082      	lsls	r2, r0
 80077fa:	4313      	orrs	r3, r2
 80077fc:	3401      	adds	r4, #1
 80077fe:	9304      	str	r3, [sp, #16]
 8007800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007804:	4824      	ldr	r0, [pc, #144]	@ (8007898 <_svfiprintf_r+0x1e8>)
 8007806:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800780a:	2206      	movs	r2, #6
 800780c:	f7f8 fce8 	bl	80001e0 <memchr>
 8007810:	2800      	cmp	r0, #0
 8007812:	d036      	beq.n	8007882 <_svfiprintf_r+0x1d2>
 8007814:	4b21      	ldr	r3, [pc, #132]	@ (800789c <_svfiprintf_r+0x1ec>)
 8007816:	bb1b      	cbnz	r3, 8007860 <_svfiprintf_r+0x1b0>
 8007818:	9b03      	ldr	r3, [sp, #12]
 800781a:	3307      	adds	r3, #7
 800781c:	f023 0307 	bic.w	r3, r3, #7
 8007820:	3308      	adds	r3, #8
 8007822:	9303      	str	r3, [sp, #12]
 8007824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007826:	4433      	add	r3, r6
 8007828:	9309      	str	r3, [sp, #36]	@ 0x24
 800782a:	e76a      	b.n	8007702 <_svfiprintf_r+0x52>
 800782c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007830:	460c      	mov	r4, r1
 8007832:	2001      	movs	r0, #1
 8007834:	e7a8      	b.n	8007788 <_svfiprintf_r+0xd8>
 8007836:	2300      	movs	r3, #0
 8007838:	3401      	adds	r4, #1
 800783a:	9305      	str	r3, [sp, #20]
 800783c:	4619      	mov	r1, r3
 800783e:	f04f 0c0a 	mov.w	ip, #10
 8007842:	4620      	mov	r0, r4
 8007844:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007848:	3a30      	subs	r2, #48	@ 0x30
 800784a:	2a09      	cmp	r2, #9
 800784c:	d903      	bls.n	8007856 <_svfiprintf_r+0x1a6>
 800784e:	2b00      	cmp	r3, #0
 8007850:	d0c6      	beq.n	80077e0 <_svfiprintf_r+0x130>
 8007852:	9105      	str	r1, [sp, #20]
 8007854:	e7c4      	b.n	80077e0 <_svfiprintf_r+0x130>
 8007856:	fb0c 2101 	mla	r1, ip, r1, r2
 800785a:	4604      	mov	r4, r0
 800785c:	2301      	movs	r3, #1
 800785e:	e7f0      	b.n	8007842 <_svfiprintf_r+0x192>
 8007860:	ab03      	add	r3, sp, #12
 8007862:	9300      	str	r3, [sp, #0]
 8007864:	462a      	mov	r2, r5
 8007866:	4b0e      	ldr	r3, [pc, #56]	@ (80078a0 <_svfiprintf_r+0x1f0>)
 8007868:	a904      	add	r1, sp, #16
 800786a:	4638      	mov	r0, r7
 800786c:	f3af 8000 	nop.w
 8007870:	1c42      	adds	r2, r0, #1
 8007872:	4606      	mov	r6, r0
 8007874:	d1d6      	bne.n	8007824 <_svfiprintf_r+0x174>
 8007876:	89ab      	ldrh	r3, [r5, #12]
 8007878:	065b      	lsls	r3, r3, #25
 800787a:	f53f af2d 	bmi.w	80076d8 <_svfiprintf_r+0x28>
 800787e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007880:	e72c      	b.n	80076dc <_svfiprintf_r+0x2c>
 8007882:	ab03      	add	r3, sp, #12
 8007884:	9300      	str	r3, [sp, #0]
 8007886:	462a      	mov	r2, r5
 8007888:	4b05      	ldr	r3, [pc, #20]	@ (80078a0 <_svfiprintf_r+0x1f0>)
 800788a:	a904      	add	r1, sp, #16
 800788c:	4638      	mov	r0, r7
 800788e:	f000 f879 	bl	8007984 <_printf_i>
 8007892:	e7ed      	b.n	8007870 <_svfiprintf_r+0x1c0>
 8007894:	08008cdf 	.word	0x08008cdf
 8007898:	08008ce9 	.word	0x08008ce9
 800789c:	00000000 	.word	0x00000000
 80078a0:	080075f9 	.word	0x080075f9
 80078a4:	08008ce5 	.word	0x08008ce5

080078a8 <_printf_common>:
 80078a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ac:	4616      	mov	r6, r2
 80078ae:	4698      	mov	r8, r3
 80078b0:	688a      	ldr	r2, [r1, #8]
 80078b2:	690b      	ldr	r3, [r1, #16]
 80078b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078b8:	4293      	cmp	r3, r2
 80078ba:	bfb8      	it	lt
 80078bc:	4613      	movlt	r3, r2
 80078be:	6033      	str	r3, [r6, #0]
 80078c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80078c4:	4607      	mov	r7, r0
 80078c6:	460c      	mov	r4, r1
 80078c8:	b10a      	cbz	r2, 80078ce <_printf_common+0x26>
 80078ca:	3301      	adds	r3, #1
 80078cc:	6033      	str	r3, [r6, #0]
 80078ce:	6823      	ldr	r3, [r4, #0]
 80078d0:	0699      	lsls	r1, r3, #26
 80078d2:	bf42      	ittt	mi
 80078d4:	6833      	ldrmi	r3, [r6, #0]
 80078d6:	3302      	addmi	r3, #2
 80078d8:	6033      	strmi	r3, [r6, #0]
 80078da:	6825      	ldr	r5, [r4, #0]
 80078dc:	f015 0506 	ands.w	r5, r5, #6
 80078e0:	d106      	bne.n	80078f0 <_printf_common+0x48>
 80078e2:	f104 0a19 	add.w	sl, r4, #25
 80078e6:	68e3      	ldr	r3, [r4, #12]
 80078e8:	6832      	ldr	r2, [r6, #0]
 80078ea:	1a9b      	subs	r3, r3, r2
 80078ec:	42ab      	cmp	r3, r5
 80078ee:	dc26      	bgt.n	800793e <_printf_common+0x96>
 80078f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80078f4:	6822      	ldr	r2, [r4, #0]
 80078f6:	3b00      	subs	r3, #0
 80078f8:	bf18      	it	ne
 80078fa:	2301      	movne	r3, #1
 80078fc:	0692      	lsls	r2, r2, #26
 80078fe:	d42b      	bmi.n	8007958 <_printf_common+0xb0>
 8007900:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007904:	4641      	mov	r1, r8
 8007906:	4638      	mov	r0, r7
 8007908:	47c8      	blx	r9
 800790a:	3001      	adds	r0, #1
 800790c:	d01e      	beq.n	800794c <_printf_common+0xa4>
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	6922      	ldr	r2, [r4, #16]
 8007912:	f003 0306 	and.w	r3, r3, #6
 8007916:	2b04      	cmp	r3, #4
 8007918:	bf02      	ittt	eq
 800791a:	68e5      	ldreq	r5, [r4, #12]
 800791c:	6833      	ldreq	r3, [r6, #0]
 800791e:	1aed      	subeq	r5, r5, r3
 8007920:	68a3      	ldr	r3, [r4, #8]
 8007922:	bf0c      	ite	eq
 8007924:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007928:	2500      	movne	r5, #0
 800792a:	4293      	cmp	r3, r2
 800792c:	bfc4      	itt	gt
 800792e:	1a9b      	subgt	r3, r3, r2
 8007930:	18ed      	addgt	r5, r5, r3
 8007932:	2600      	movs	r6, #0
 8007934:	341a      	adds	r4, #26
 8007936:	42b5      	cmp	r5, r6
 8007938:	d11a      	bne.n	8007970 <_printf_common+0xc8>
 800793a:	2000      	movs	r0, #0
 800793c:	e008      	b.n	8007950 <_printf_common+0xa8>
 800793e:	2301      	movs	r3, #1
 8007940:	4652      	mov	r2, sl
 8007942:	4641      	mov	r1, r8
 8007944:	4638      	mov	r0, r7
 8007946:	47c8      	blx	r9
 8007948:	3001      	adds	r0, #1
 800794a:	d103      	bne.n	8007954 <_printf_common+0xac>
 800794c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007954:	3501      	adds	r5, #1
 8007956:	e7c6      	b.n	80078e6 <_printf_common+0x3e>
 8007958:	18e1      	adds	r1, r4, r3
 800795a:	1c5a      	adds	r2, r3, #1
 800795c:	2030      	movs	r0, #48	@ 0x30
 800795e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007962:	4422      	add	r2, r4
 8007964:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007968:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800796c:	3302      	adds	r3, #2
 800796e:	e7c7      	b.n	8007900 <_printf_common+0x58>
 8007970:	2301      	movs	r3, #1
 8007972:	4622      	mov	r2, r4
 8007974:	4641      	mov	r1, r8
 8007976:	4638      	mov	r0, r7
 8007978:	47c8      	blx	r9
 800797a:	3001      	adds	r0, #1
 800797c:	d0e6      	beq.n	800794c <_printf_common+0xa4>
 800797e:	3601      	adds	r6, #1
 8007980:	e7d9      	b.n	8007936 <_printf_common+0x8e>
	...

08007984 <_printf_i>:
 8007984:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007988:	7e0f      	ldrb	r7, [r1, #24]
 800798a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800798c:	2f78      	cmp	r7, #120	@ 0x78
 800798e:	4691      	mov	r9, r2
 8007990:	4680      	mov	r8, r0
 8007992:	460c      	mov	r4, r1
 8007994:	469a      	mov	sl, r3
 8007996:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800799a:	d807      	bhi.n	80079ac <_printf_i+0x28>
 800799c:	2f62      	cmp	r7, #98	@ 0x62
 800799e:	d80a      	bhi.n	80079b6 <_printf_i+0x32>
 80079a0:	2f00      	cmp	r7, #0
 80079a2:	f000 80d1 	beq.w	8007b48 <_printf_i+0x1c4>
 80079a6:	2f58      	cmp	r7, #88	@ 0x58
 80079a8:	f000 80b8 	beq.w	8007b1c <_printf_i+0x198>
 80079ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80079b4:	e03a      	b.n	8007a2c <_printf_i+0xa8>
 80079b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80079ba:	2b15      	cmp	r3, #21
 80079bc:	d8f6      	bhi.n	80079ac <_printf_i+0x28>
 80079be:	a101      	add	r1, pc, #4	@ (adr r1, 80079c4 <_printf_i+0x40>)
 80079c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079c4:	08007a1d 	.word	0x08007a1d
 80079c8:	08007a31 	.word	0x08007a31
 80079cc:	080079ad 	.word	0x080079ad
 80079d0:	080079ad 	.word	0x080079ad
 80079d4:	080079ad 	.word	0x080079ad
 80079d8:	080079ad 	.word	0x080079ad
 80079dc:	08007a31 	.word	0x08007a31
 80079e0:	080079ad 	.word	0x080079ad
 80079e4:	080079ad 	.word	0x080079ad
 80079e8:	080079ad 	.word	0x080079ad
 80079ec:	080079ad 	.word	0x080079ad
 80079f0:	08007b2f 	.word	0x08007b2f
 80079f4:	08007a5b 	.word	0x08007a5b
 80079f8:	08007ae9 	.word	0x08007ae9
 80079fc:	080079ad 	.word	0x080079ad
 8007a00:	080079ad 	.word	0x080079ad
 8007a04:	08007b51 	.word	0x08007b51
 8007a08:	080079ad 	.word	0x080079ad
 8007a0c:	08007a5b 	.word	0x08007a5b
 8007a10:	080079ad 	.word	0x080079ad
 8007a14:	080079ad 	.word	0x080079ad
 8007a18:	08007af1 	.word	0x08007af1
 8007a1c:	6833      	ldr	r3, [r6, #0]
 8007a1e:	1d1a      	adds	r2, r3, #4
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6032      	str	r2, [r6, #0]
 8007a24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e09c      	b.n	8007b6a <_printf_i+0x1e6>
 8007a30:	6833      	ldr	r3, [r6, #0]
 8007a32:	6820      	ldr	r0, [r4, #0]
 8007a34:	1d19      	adds	r1, r3, #4
 8007a36:	6031      	str	r1, [r6, #0]
 8007a38:	0606      	lsls	r6, r0, #24
 8007a3a:	d501      	bpl.n	8007a40 <_printf_i+0xbc>
 8007a3c:	681d      	ldr	r5, [r3, #0]
 8007a3e:	e003      	b.n	8007a48 <_printf_i+0xc4>
 8007a40:	0645      	lsls	r5, r0, #25
 8007a42:	d5fb      	bpl.n	8007a3c <_printf_i+0xb8>
 8007a44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a48:	2d00      	cmp	r5, #0
 8007a4a:	da03      	bge.n	8007a54 <_printf_i+0xd0>
 8007a4c:	232d      	movs	r3, #45	@ 0x2d
 8007a4e:	426d      	negs	r5, r5
 8007a50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a54:	4858      	ldr	r0, [pc, #352]	@ (8007bb8 <_printf_i+0x234>)
 8007a56:	230a      	movs	r3, #10
 8007a58:	e011      	b.n	8007a7e <_printf_i+0xfa>
 8007a5a:	6821      	ldr	r1, [r4, #0]
 8007a5c:	6833      	ldr	r3, [r6, #0]
 8007a5e:	0608      	lsls	r0, r1, #24
 8007a60:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a64:	d402      	bmi.n	8007a6c <_printf_i+0xe8>
 8007a66:	0649      	lsls	r1, r1, #25
 8007a68:	bf48      	it	mi
 8007a6a:	b2ad      	uxthmi	r5, r5
 8007a6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a6e:	4852      	ldr	r0, [pc, #328]	@ (8007bb8 <_printf_i+0x234>)
 8007a70:	6033      	str	r3, [r6, #0]
 8007a72:	bf14      	ite	ne
 8007a74:	230a      	movne	r3, #10
 8007a76:	2308      	moveq	r3, #8
 8007a78:	2100      	movs	r1, #0
 8007a7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a7e:	6866      	ldr	r6, [r4, #4]
 8007a80:	60a6      	str	r6, [r4, #8]
 8007a82:	2e00      	cmp	r6, #0
 8007a84:	db05      	blt.n	8007a92 <_printf_i+0x10e>
 8007a86:	6821      	ldr	r1, [r4, #0]
 8007a88:	432e      	orrs	r6, r5
 8007a8a:	f021 0104 	bic.w	r1, r1, #4
 8007a8e:	6021      	str	r1, [r4, #0]
 8007a90:	d04b      	beq.n	8007b2a <_printf_i+0x1a6>
 8007a92:	4616      	mov	r6, r2
 8007a94:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a98:	fb03 5711 	mls	r7, r3, r1, r5
 8007a9c:	5dc7      	ldrb	r7, [r0, r7]
 8007a9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007aa2:	462f      	mov	r7, r5
 8007aa4:	42bb      	cmp	r3, r7
 8007aa6:	460d      	mov	r5, r1
 8007aa8:	d9f4      	bls.n	8007a94 <_printf_i+0x110>
 8007aaa:	2b08      	cmp	r3, #8
 8007aac:	d10b      	bne.n	8007ac6 <_printf_i+0x142>
 8007aae:	6823      	ldr	r3, [r4, #0]
 8007ab0:	07df      	lsls	r7, r3, #31
 8007ab2:	d508      	bpl.n	8007ac6 <_printf_i+0x142>
 8007ab4:	6923      	ldr	r3, [r4, #16]
 8007ab6:	6861      	ldr	r1, [r4, #4]
 8007ab8:	4299      	cmp	r1, r3
 8007aba:	bfde      	ittt	le
 8007abc:	2330      	movle	r3, #48	@ 0x30
 8007abe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ac2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007ac6:	1b92      	subs	r2, r2, r6
 8007ac8:	6122      	str	r2, [r4, #16]
 8007aca:	f8cd a000 	str.w	sl, [sp]
 8007ace:	464b      	mov	r3, r9
 8007ad0:	aa03      	add	r2, sp, #12
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	4640      	mov	r0, r8
 8007ad6:	f7ff fee7 	bl	80078a8 <_printf_common>
 8007ada:	3001      	adds	r0, #1
 8007adc:	d14a      	bne.n	8007b74 <_printf_i+0x1f0>
 8007ade:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ae2:	b004      	add	sp, #16
 8007ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ae8:	6823      	ldr	r3, [r4, #0]
 8007aea:	f043 0320 	orr.w	r3, r3, #32
 8007aee:	6023      	str	r3, [r4, #0]
 8007af0:	4832      	ldr	r0, [pc, #200]	@ (8007bbc <_printf_i+0x238>)
 8007af2:	2778      	movs	r7, #120	@ 0x78
 8007af4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	6831      	ldr	r1, [r6, #0]
 8007afc:	061f      	lsls	r7, r3, #24
 8007afe:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b02:	d402      	bmi.n	8007b0a <_printf_i+0x186>
 8007b04:	065f      	lsls	r7, r3, #25
 8007b06:	bf48      	it	mi
 8007b08:	b2ad      	uxthmi	r5, r5
 8007b0a:	6031      	str	r1, [r6, #0]
 8007b0c:	07d9      	lsls	r1, r3, #31
 8007b0e:	bf44      	itt	mi
 8007b10:	f043 0320 	orrmi.w	r3, r3, #32
 8007b14:	6023      	strmi	r3, [r4, #0]
 8007b16:	b11d      	cbz	r5, 8007b20 <_printf_i+0x19c>
 8007b18:	2310      	movs	r3, #16
 8007b1a:	e7ad      	b.n	8007a78 <_printf_i+0xf4>
 8007b1c:	4826      	ldr	r0, [pc, #152]	@ (8007bb8 <_printf_i+0x234>)
 8007b1e:	e7e9      	b.n	8007af4 <_printf_i+0x170>
 8007b20:	6823      	ldr	r3, [r4, #0]
 8007b22:	f023 0320 	bic.w	r3, r3, #32
 8007b26:	6023      	str	r3, [r4, #0]
 8007b28:	e7f6      	b.n	8007b18 <_printf_i+0x194>
 8007b2a:	4616      	mov	r6, r2
 8007b2c:	e7bd      	b.n	8007aaa <_printf_i+0x126>
 8007b2e:	6833      	ldr	r3, [r6, #0]
 8007b30:	6825      	ldr	r5, [r4, #0]
 8007b32:	6961      	ldr	r1, [r4, #20]
 8007b34:	1d18      	adds	r0, r3, #4
 8007b36:	6030      	str	r0, [r6, #0]
 8007b38:	062e      	lsls	r6, r5, #24
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	d501      	bpl.n	8007b42 <_printf_i+0x1be>
 8007b3e:	6019      	str	r1, [r3, #0]
 8007b40:	e002      	b.n	8007b48 <_printf_i+0x1c4>
 8007b42:	0668      	lsls	r0, r5, #25
 8007b44:	d5fb      	bpl.n	8007b3e <_printf_i+0x1ba>
 8007b46:	8019      	strh	r1, [r3, #0]
 8007b48:	2300      	movs	r3, #0
 8007b4a:	6123      	str	r3, [r4, #16]
 8007b4c:	4616      	mov	r6, r2
 8007b4e:	e7bc      	b.n	8007aca <_printf_i+0x146>
 8007b50:	6833      	ldr	r3, [r6, #0]
 8007b52:	1d1a      	adds	r2, r3, #4
 8007b54:	6032      	str	r2, [r6, #0]
 8007b56:	681e      	ldr	r6, [r3, #0]
 8007b58:	6862      	ldr	r2, [r4, #4]
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	4630      	mov	r0, r6
 8007b5e:	f7f8 fb3f 	bl	80001e0 <memchr>
 8007b62:	b108      	cbz	r0, 8007b68 <_printf_i+0x1e4>
 8007b64:	1b80      	subs	r0, r0, r6
 8007b66:	6060      	str	r0, [r4, #4]
 8007b68:	6863      	ldr	r3, [r4, #4]
 8007b6a:	6123      	str	r3, [r4, #16]
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b72:	e7aa      	b.n	8007aca <_printf_i+0x146>
 8007b74:	6923      	ldr	r3, [r4, #16]
 8007b76:	4632      	mov	r2, r6
 8007b78:	4649      	mov	r1, r9
 8007b7a:	4640      	mov	r0, r8
 8007b7c:	47d0      	blx	sl
 8007b7e:	3001      	adds	r0, #1
 8007b80:	d0ad      	beq.n	8007ade <_printf_i+0x15a>
 8007b82:	6823      	ldr	r3, [r4, #0]
 8007b84:	079b      	lsls	r3, r3, #30
 8007b86:	d413      	bmi.n	8007bb0 <_printf_i+0x22c>
 8007b88:	68e0      	ldr	r0, [r4, #12]
 8007b8a:	9b03      	ldr	r3, [sp, #12]
 8007b8c:	4298      	cmp	r0, r3
 8007b8e:	bfb8      	it	lt
 8007b90:	4618      	movlt	r0, r3
 8007b92:	e7a6      	b.n	8007ae2 <_printf_i+0x15e>
 8007b94:	2301      	movs	r3, #1
 8007b96:	4632      	mov	r2, r6
 8007b98:	4649      	mov	r1, r9
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	47d0      	blx	sl
 8007b9e:	3001      	adds	r0, #1
 8007ba0:	d09d      	beq.n	8007ade <_printf_i+0x15a>
 8007ba2:	3501      	adds	r5, #1
 8007ba4:	68e3      	ldr	r3, [r4, #12]
 8007ba6:	9903      	ldr	r1, [sp, #12]
 8007ba8:	1a5b      	subs	r3, r3, r1
 8007baa:	42ab      	cmp	r3, r5
 8007bac:	dcf2      	bgt.n	8007b94 <_printf_i+0x210>
 8007bae:	e7eb      	b.n	8007b88 <_printf_i+0x204>
 8007bb0:	2500      	movs	r5, #0
 8007bb2:	f104 0619 	add.w	r6, r4, #25
 8007bb6:	e7f5      	b.n	8007ba4 <_printf_i+0x220>
 8007bb8:	08008cf0 	.word	0x08008cf0
 8007bbc:	08008d01 	.word	0x08008d01

08007bc0 <__sflush_r>:
 8007bc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc8:	0716      	lsls	r6, r2, #28
 8007bca:	4605      	mov	r5, r0
 8007bcc:	460c      	mov	r4, r1
 8007bce:	d454      	bmi.n	8007c7a <__sflush_r+0xba>
 8007bd0:	684b      	ldr	r3, [r1, #4]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	dc02      	bgt.n	8007bdc <__sflush_r+0x1c>
 8007bd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	dd48      	ble.n	8007c6e <__sflush_r+0xae>
 8007bdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bde:	2e00      	cmp	r6, #0
 8007be0:	d045      	beq.n	8007c6e <__sflush_r+0xae>
 8007be2:	2300      	movs	r3, #0
 8007be4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007be8:	682f      	ldr	r7, [r5, #0]
 8007bea:	6a21      	ldr	r1, [r4, #32]
 8007bec:	602b      	str	r3, [r5, #0]
 8007bee:	d030      	beq.n	8007c52 <__sflush_r+0x92>
 8007bf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007bf2:	89a3      	ldrh	r3, [r4, #12]
 8007bf4:	0759      	lsls	r1, r3, #29
 8007bf6:	d505      	bpl.n	8007c04 <__sflush_r+0x44>
 8007bf8:	6863      	ldr	r3, [r4, #4]
 8007bfa:	1ad2      	subs	r2, r2, r3
 8007bfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bfe:	b10b      	cbz	r3, 8007c04 <__sflush_r+0x44>
 8007c00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c02:	1ad2      	subs	r2, r2, r3
 8007c04:	2300      	movs	r3, #0
 8007c06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c08:	6a21      	ldr	r1, [r4, #32]
 8007c0a:	4628      	mov	r0, r5
 8007c0c:	47b0      	blx	r6
 8007c0e:	1c43      	adds	r3, r0, #1
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	d106      	bne.n	8007c22 <__sflush_r+0x62>
 8007c14:	6829      	ldr	r1, [r5, #0]
 8007c16:	291d      	cmp	r1, #29
 8007c18:	d82b      	bhi.n	8007c72 <__sflush_r+0xb2>
 8007c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8007cc4 <__sflush_r+0x104>)
 8007c1c:	40ca      	lsrs	r2, r1
 8007c1e:	07d6      	lsls	r6, r2, #31
 8007c20:	d527      	bpl.n	8007c72 <__sflush_r+0xb2>
 8007c22:	2200      	movs	r2, #0
 8007c24:	6062      	str	r2, [r4, #4]
 8007c26:	04d9      	lsls	r1, r3, #19
 8007c28:	6922      	ldr	r2, [r4, #16]
 8007c2a:	6022      	str	r2, [r4, #0]
 8007c2c:	d504      	bpl.n	8007c38 <__sflush_r+0x78>
 8007c2e:	1c42      	adds	r2, r0, #1
 8007c30:	d101      	bne.n	8007c36 <__sflush_r+0x76>
 8007c32:	682b      	ldr	r3, [r5, #0]
 8007c34:	b903      	cbnz	r3, 8007c38 <__sflush_r+0x78>
 8007c36:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c3a:	602f      	str	r7, [r5, #0]
 8007c3c:	b1b9      	cbz	r1, 8007c6e <__sflush_r+0xae>
 8007c3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c42:	4299      	cmp	r1, r3
 8007c44:	d002      	beq.n	8007c4c <__sflush_r+0x8c>
 8007c46:	4628      	mov	r0, r5
 8007c48:	f7ff fbd6 	bl	80073f8 <_free_r>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c50:	e00d      	b.n	8007c6e <__sflush_r+0xae>
 8007c52:	2301      	movs	r3, #1
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b0      	blx	r6
 8007c58:	4602      	mov	r2, r0
 8007c5a:	1c50      	adds	r0, r2, #1
 8007c5c:	d1c9      	bne.n	8007bf2 <__sflush_r+0x32>
 8007c5e:	682b      	ldr	r3, [r5, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d0c6      	beq.n	8007bf2 <__sflush_r+0x32>
 8007c64:	2b1d      	cmp	r3, #29
 8007c66:	d001      	beq.n	8007c6c <__sflush_r+0xac>
 8007c68:	2b16      	cmp	r3, #22
 8007c6a:	d11e      	bne.n	8007caa <__sflush_r+0xea>
 8007c6c:	602f      	str	r7, [r5, #0]
 8007c6e:	2000      	movs	r0, #0
 8007c70:	e022      	b.n	8007cb8 <__sflush_r+0xf8>
 8007c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c76:	b21b      	sxth	r3, r3
 8007c78:	e01b      	b.n	8007cb2 <__sflush_r+0xf2>
 8007c7a:	690f      	ldr	r7, [r1, #16]
 8007c7c:	2f00      	cmp	r7, #0
 8007c7e:	d0f6      	beq.n	8007c6e <__sflush_r+0xae>
 8007c80:	0793      	lsls	r3, r2, #30
 8007c82:	680e      	ldr	r6, [r1, #0]
 8007c84:	bf08      	it	eq
 8007c86:	694b      	ldreq	r3, [r1, #20]
 8007c88:	600f      	str	r7, [r1, #0]
 8007c8a:	bf18      	it	ne
 8007c8c:	2300      	movne	r3, #0
 8007c8e:	eba6 0807 	sub.w	r8, r6, r7
 8007c92:	608b      	str	r3, [r1, #8]
 8007c94:	f1b8 0f00 	cmp.w	r8, #0
 8007c98:	dde9      	ble.n	8007c6e <__sflush_r+0xae>
 8007c9a:	6a21      	ldr	r1, [r4, #32]
 8007c9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c9e:	4643      	mov	r3, r8
 8007ca0:	463a      	mov	r2, r7
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	47b0      	blx	r6
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	dc08      	bgt.n	8007cbc <__sflush_r+0xfc>
 8007caa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cb2:	81a3      	strh	r3, [r4, #12]
 8007cb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cbc:	4407      	add	r7, r0
 8007cbe:	eba8 0800 	sub.w	r8, r8, r0
 8007cc2:	e7e7      	b.n	8007c94 <__sflush_r+0xd4>
 8007cc4:	20400001 	.word	0x20400001

08007cc8 <_fflush_r>:
 8007cc8:	b538      	push	{r3, r4, r5, lr}
 8007cca:	690b      	ldr	r3, [r1, #16]
 8007ccc:	4605      	mov	r5, r0
 8007cce:	460c      	mov	r4, r1
 8007cd0:	b913      	cbnz	r3, 8007cd8 <_fflush_r+0x10>
 8007cd2:	2500      	movs	r5, #0
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	b118      	cbz	r0, 8007ce2 <_fflush_r+0x1a>
 8007cda:	6a03      	ldr	r3, [r0, #32]
 8007cdc:	b90b      	cbnz	r3, 8007ce2 <_fflush_r+0x1a>
 8007cde:	f7ff fa33 	bl	8007148 <__sinit>
 8007ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d0f3      	beq.n	8007cd2 <_fflush_r+0xa>
 8007cea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007cec:	07d0      	lsls	r0, r2, #31
 8007cee:	d404      	bmi.n	8007cfa <_fflush_r+0x32>
 8007cf0:	0599      	lsls	r1, r3, #22
 8007cf2:	d402      	bmi.n	8007cfa <_fflush_r+0x32>
 8007cf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cf6:	f7ff fb50 	bl	800739a <__retarget_lock_acquire_recursive>
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	f7ff ff5f 	bl	8007bc0 <__sflush_r>
 8007d02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d04:	07da      	lsls	r2, r3, #31
 8007d06:	4605      	mov	r5, r0
 8007d08:	d4e4      	bmi.n	8007cd4 <_fflush_r+0xc>
 8007d0a:	89a3      	ldrh	r3, [r4, #12]
 8007d0c:	059b      	lsls	r3, r3, #22
 8007d0e:	d4e1      	bmi.n	8007cd4 <_fflush_r+0xc>
 8007d10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d12:	f7ff fb43 	bl	800739c <__retarget_lock_release_recursive>
 8007d16:	e7dd      	b.n	8007cd4 <_fflush_r+0xc>

08007d18 <fiprintf>:
 8007d18:	b40e      	push	{r1, r2, r3}
 8007d1a:	b503      	push	{r0, r1, lr}
 8007d1c:	4601      	mov	r1, r0
 8007d1e:	ab03      	add	r3, sp, #12
 8007d20:	4805      	ldr	r0, [pc, #20]	@ (8007d38 <fiprintf+0x20>)
 8007d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d26:	6800      	ldr	r0, [r0, #0]
 8007d28:	9301      	str	r3, [sp, #4]
 8007d2a:	f000 f88f 	bl	8007e4c <_vfiprintf_r>
 8007d2e:	b002      	add	sp, #8
 8007d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d34:	b003      	add	sp, #12
 8007d36:	4770      	bx	lr
 8007d38:	20000038 	.word	0x20000038

08007d3c <memmove>:
 8007d3c:	4288      	cmp	r0, r1
 8007d3e:	b510      	push	{r4, lr}
 8007d40:	eb01 0402 	add.w	r4, r1, r2
 8007d44:	d902      	bls.n	8007d4c <memmove+0x10>
 8007d46:	4284      	cmp	r4, r0
 8007d48:	4623      	mov	r3, r4
 8007d4a:	d807      	bhi.n	8007d5c <memmove+0x20>
 8007d4c:	1e43      	subs	r3, r0, #1
 8007d4e:	42a1      	cmp	r1, r4
 8007d50:	d008      	beq.n	8007d64 <memmove+0x28>
 8007d52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d5a:	e7f8      	b.n	8007d4e <memmove+0x12>
 8007d5c:	4402      	add	r2, r0
 8007d5e:	4601      	mov	r1, r0
 8007d60:	428a      	cmp	r2, r1
 8007d62:	d100      	bne.n	8007d66 <memmove+0x2a>
 8007d64:	bd10      	pop	{r4, pc}
 8007d66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d6e:	e7f7      	b.n	8007d60 <memmove+0x24>

08007d70 <_sbrk_r>:
 8007d70:	b538      	push	{r3, r4, r5, lr}
 8007d72:	4d06      	ldr	r5, [pc, #24]	@ (8007d8c <_sbrk_r+0x1c>)
 8007d74:	2300      	movs	r3, #0
 8007d76:	4604      	mov	r4, r0
 8007d78:	4608      	mov	r0, r1
 8007d7a:	602b      	str	r3, [r5, #0]
 8007d7c:	f7fa f950 	bl	8002020 <_sbrk>
 8007d80:	1c43      	adds	r3, r0, #1
 8007d82:	d102      	bne.n	8007d8a <_sbrk_r+0x1a>
 8007d84:	682b      	ldr	r3, [r5, #0]
 8007d86:	b103      	cbz	r3, 8007d8a <_sbrk_r+0x1a>
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	bd38      	pop	{r3, r4, r5, pc}
 8007d8c:	20004fcc 	.word	0x20004fcc

08007d90 <abort>:
 8007d90:	b508      	push	{r3, lr}
 8007d92:	2006      	movs	r0, #6
 8007d94:	f000 fa2e 	bl	80081f4 <raise>
 8007d98:	2001      	movs	r0, #1
 8007d9a:	f7fa f8c9 	bl	8001f30 <_exit>

08007d9e <_realloc_r>:
 8007d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da2:	4607      	mov	r7, r0
 8007da4:	4614      	mov	r4, r2
 8007da6:	460d      	mov	r5, r1
 8007da8:	b921      	cbnz	r1, 8007db4 <_realloc_r+0x16>
 8007daa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dae:	4611      	mov	r1, r2
 8007db0:	f7ff bb96 	b.w	80074e0 <_malloc_r>
 8007db4:	b92a      	cbnz	r2, 8007dc2 <_realloc_r+0x24>
 8007db6:	f7ff fb1f 	bl	80073f8 <_free_r>
 8007dba:	4625      	mov	r5, r4
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc2:	f000 fa33 	bl	800822c <_malloc_usable_size_r>
 8007dc6:	4284      	cmp	r4, r0
 8007dc8:	4606      	mov	r6, r0
 8007dca:	d802      	bhi.n	8007dd2 <_realloc_r+0x34>
 8007dcc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007dd0:	d8f4      	bhi.n	8007dbc <_realloc_r+0x1e>
 8007dd2:	4621      	mov	r1, r4
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	f7ff fb83 	bl	80074e0 <_malloc_r>
 8007dda:	4680      	mov	r8, r0
 8007ddc:	b908      	cbnz	r0, 8007de2 <_realloc_r+0x44>
 8007dde:	4645      	mov	r5, r8
 8007de0:	e7ec      	b.n	8007dbc <_realloc_r+0x1e>
 8007de2:	42b4      	cmp	r4, r6
 8007de4:	4622      	mov	r2, r4
 8007de6:	4629      	mov	r1, r5
 8007de8:	bf28      	it	cs
 8007dea:	4632      	movcs	r2, r6
 8007dec:	f7ff fad7 	bl	800739e <memcpy>
 8007df0:	4629      	mov	r1, r5
 8007df2:	4638      	mov	r0, r7
 8007df4:	f7ff fb00 	bl	80073f8 <_free_r>
 8007df8:	e7f1      	b.n	8007dde <_realloc_r+0x40>

08007dfa <__sfputc_r>:
 8007dfa:	6893      	ldr	r3, [r2, #8]
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	b410      	push	{r4}
 8007e02:	6093      	str	r3, [r2, #8]
 8007e04:	da08      	bge.n	8007e18 <__sfputc_r+0x1e>
 8007e06:	6994      	ldr	r4, [r2, #24]
 8007e08:	42a3      	cmp	r3, r4
 8007e0a:	db01      	blt.n	8007e10 <__sfputc_r+0x16>
 8007e0c:	290a      	cmp	r1, #10
 8007e0e:	d103      	bne.n	8007e18 <__sfputc_r+0x1e>
 8007e10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e14:	f000 b932 	b.w	800807c <__swbuf_r>
 8007e18:	6813      	ldr	r3, [r2, #0]
 8007e1a:	1c58      	adds	r0, r3, #1
 8007e1c:	6010      	str	r0, [r2, #0]
 8007e1e:	7019      	strb	r1, [r3, #0]
 8007e20:	4608      	mov	r0, r1
 8007e22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <__sfputs_r>:
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	460f      	mov	r7, r1
 8007e2e:	4614      	mov	r4, r2
 8007e30:	18d5      	adds	r5, r2, r3
 8007e32:	42ac      	cmp	r4, r5
 8007e34:	d101      	bne.n	8007e3a <__sfputs_r+0x12>
 8007e36:	2000      	movs	r0, #0
 8007e38:	e007      	b.n	8007e4a <__sfputs_r+0x22>
 8007e3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e3e:	463a      	mov	r2, r7
 8007e40:	4630      	mov	r0, r6
 8007e42:	f7ff ffda 	bl	8007dfa <__sfputc_r>
 8007e46:	1c43      	adds	r3, r0, #1
 8007e48:	d1f3      	bne.n	8007e32 <__sfputs_r+0xa>
 8007e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e4c <_vfiprintf_r>:
 8007e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	460d      	mov	r5, r1
 8007e52:	b09d      	sub	sp, #116	@ 0x74
 8007e54:	4614      	mov	r4, r2
 8007e56:	4698      	mov	r8, r3
 8007e58:	4606      	mov	r6, r0
 8007e5a:	b118      	cbz	r0, 8007e64 <_vfiprintf_r+0x18>
 8007e5c:	6a03      	ldr	r3, [r0, #32]
 8007e5e:	b90b      	cbnz	r3, 8007e64 <_vfiprintf_r+0x18>
 8007e60:	f7ff f972 	bl	8007148 <__sinit>
 8007e64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e66:	07d9      	lsls	r1, r3, #31
 8007e68:	d405      	bmi.n	8007e76 <_vfiprintf_r+0x2a>
 8007e6a:	89ab      	ldrh	r3, [r5, #12]
 8007e6c:	059a      	lsls	r2, r3, #22
 8007e6e:	d402      	bmi.n	8007e76 <_vfiprintf_r+0x2a>
 8007e70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e72:	f7ff fa92 	bl	800739a <__retarget_lock_acquire_recursive>
 8007e76:	89ab      	ldrh	r3, [r5, #12]
 8007e78:	071b      	lsls	r3, r3, #28
 8007e7a:	d501      	bpl.n	8007e80 <_vfiprintf_r+0x34>
 8007e7c:	692b      	ldr	r3, [r5, #16]
 8007e7e:	b99b      	cbnz	r3, 8007ea8 <_vfiprintf_r+0x5c>
 8007e80:	4629      	mov	r1, r5
 8007e82:	4630      	mov	r0, r6
 8007e84:	f000 f938 	bl	80080f8 <__swsetup_r>
 8007e88:	b170      	cbz	r0, 8007ea8 <_vfiprintf_r+0x5c>
 8007e8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e8c:	07dc      	lsls	r4, r3, #31
 8007e8e:	d504      	bpl.n	8007e9a <_vfiprintf_r+0x4e>
 8007e90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e94:	b01d      	add	sp, #116	@ 0x74
 8007e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9a:	89ab      	ldrh	r3, [r5, #12]
 8007e9c:	0598      	lsls	r0, r3, #22
 8007e9e:	d4f7      	bmi.n	8007e90 <_vfiprintf_r+0x44>
 8007ea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ea2:	f7ff fa7b 	bl	800739c <__retarget_lock_release_recursive>
 8007ea6:	e7f3      	b.n	8007e90 <_vfiprintf_r+0x44>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eac:	2320      	movs	r3, #32
 8007eae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007eb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eb6:	2330      	movs	r3, #48	@ 0x30
 8007eb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008068 <_vfiprintf_r+0x21c>
 8007ebc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ec0:	f04f 0901 	mov.w	r9, #1
 8007ec4:	4623      	mov	r3, r4
 8007ec6:	469a      	mov	sl, r3
 8007ec8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ecc:	b10a      	cbz	r2, 8007ed2 <_vfiprintf_r+0x86>
 8007ece:	2a25      	cmp	r2, #37	@ 0x25
 8007ed0:	d1f9      	bne.n	8007ec6 <_vfiprintf_r+0x7a>
 8007ed2:	ebba 0b04 	subs.w	fp, sl, r4
 8007ed6:	d00b      	beq.n	8007ef0 <_vfiprintf_r+0xa4>
 8007ed8:	465b      	mov	r3, fp
 8007eda:	4622      	mov	r2, r4
 8007edc:	4629      	mov	r1, r5
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f7ff ffa2 	bl	8007e28 <__sfputs_r>
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	f000 80a7 	beq.w	8008038 <_vfiprintf_r+0x1ec>
 8007eea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eec:	445a      	add	r2, fp
 8007eee:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 809f 	beq.w	8008038 <_vfiprintf_r+0x1ec>
 8007efa:	2300      	movs	r3, #0
 8007efc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f04:	f10a 0a01 	add.w	sl, sl, #1
 8007f08:	9304      	str	r3, [sp, #16]
 8007f0a:	9307      	str	r3, [sp, #28]
 8007f0c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f10:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f12:	4654      	mov	r4, sl
 8007f14:	2205      	movs	r2, #5
 8007f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f1a:	4853      	ldr	r0, [pc, #332]	@ (8008068 <_vfiprintf_r+0x21c>)
 8007f1c:	f7f8 f960 	bl	80001e0 <memchr>
 8007f20:	9a04      	ldr	r2, [sp, #16]
 8007f22:	b9d8      	cbnz	r0, 8007f5c <_vfiprintf_r+0x110>
 8007f24:	06d1      	lsls	r1, r2, #27
 8007f26:	bf44      	itt	mi
 8007f28:	2320      	movmi	r3, #32
 8007f2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f2e:	0713      	lsls	r3, r2, #28
 8007f30:	bf44      	itt	mi
 8007f32:	232b      	movmi	r3, #43	@ 0x2b
 8007f34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f38:	f89a 3000 	ldrb.w	r3, [sl]
 8007f3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f3e:	d015      	beq.n	8007f6c <_vfiprintf_r+0x120>
 8007f40:	9a07      	ldr	r2, [sp, #28]
 8007f42:	4654      	mov	r4, sl
 8007f44:	2000      	movs	r0, #0
 8007f46:	f04f 0c0a 	mov.w	ip, #10
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f50:	3b30      	subs	r3, #48	@ 0x30
 8007f52:	2b09      	cmp	r3, #9
 8007f54:	d94b      	bls.n	8007fee <_vfiprintf_r+0x1a2>
 8007f56:	b1b0      	cbz	r0, 8007f86 <_vfiprintf_r+0x13a>
 8007f58:	9207      	str	r2, [sp, #28]
 8007f5a:	e014      	b.n	8007f86 <_vfiprintf_r+0x13a>
 8007f5c:	eba0 0308 	sub.w	r3, r0, r8
 8007f60:	fa09 f303 	lsl.w	r3, r9, r3
 8007f64:	4313      	orrs	r3, r2
 8007f66:	9304      	str	r3, [sp, #16]
 8007f68:	46a2      	mov	sl, r4
 8007f6a:	e7d2      	b.n	8007f12 <_vfiprintf_r+0xc6>
 8007f6c:	9b03      	ldr	r3, [sp, #12]
 8007f6e:	1d19      	adds	r1, r3, #4
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	9103      	str	r1, [sp, #12]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	bfbb      	ittet	lt
 8007f78:	425b      	neglt	r3, r3
 8007f7a:	f042 0202 	orrlt.w	r2, r2, #2
 8007f7e:	9307      	strge	r3, [sp, #28]
 8007f80:	9307      	strlt	r3, [sp, #28]
 8007f82:	bfb8      	it	lt
 8007f84:	9204      	strlt	r2, [sp, #16]
 8007f86:	7823      	ldrb	r3, [r4, #0]
 8007f88:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f8a:	d10a      	bne.n	8007fa2 <_vfiprintf_r+0x156>
 8007f8c:	7863      	ldrb	r3, [r4, #1]
 8007f8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f90:	d132      	bne.n	8007ff8 <_vfiprintf_r+0x1ac>
 8007f92:	9b03      	ldr	r3, [sp, #12]
 8007f94:	1d1a      	adds	r2, r3, #4
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	9203      	str	r2, [sp, #12]
 8007f9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f9e:	3402      	adds	r4, #2
 8007fa0:	9305      	str	r3, [sp, #20]
 8007fa2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008078 <_vfiprintf_r+0x22c>
 8007fa6:	7821      	ldrb	r1, [r4, #0]
 8007fa8:	2203      	movs	r2, #3
 8007faa:	4650      	mov	r0, sl
 8007fac:	f7f8 f918 	bl	80001e0 <memchr>
 8007fb0:	b138      	cbz	r0, 8007fc2 <_vfiprintf_r+0x176>
 8007fb2:	9b04      	ldr	r3, [sp, #16]
 8007fb4:	eba0 000a 	sub.w	r0, r0, sl
 8007fb8:	2240      	movs	r2, #64	@ 0x40
 8007fba:	4082      	lsls	r2, r0
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	3401      	adds	r4, #1
 8007fc0:	9304      	str	r3, [sp, #16]
 8007fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc6:	4829      	ldr	r0, [pc, #164]	@ (800806c <_vfiprintf_r+0x220>)
 8007fc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fcc:	2206      	movs	r2, #6
 8007fce:	f7f8 f907 	bl	80001e0 <memchr>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d03f      	beq.n	8008056 <_vfiprintf_r+0x20a>
 8007fd6:	4b26      	ldr	r3, [pc, #152]	@ (8008070 <_vfiprintf_r+0x224>)
 8007fd8:	bb1b      	cbnz	r3, 8008022 <_vfiprintf_r+0x1d6>
 8007fda:	9b03      	ldr	r3, [sp, #12]
 8007fdc:	3307      	adds	r3, #7
 8007fde:	f023 0307 	bic.w	r3, r3, #7
 8007fe2:	3308      	adds	r3, #8
 8007fe4:	9303      	str	r3, [sp, #12]
 8007fe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe8:	443b      	add	r3, r7
 8007fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fec:	e76a      	b.n	8007ec4 <_vfiprintf_r+0x78>
 8007fee:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	2001      	movs	r0, #1
 8007ff6:	e7a8      	b.n	8007f4a <_vfiprintf_r+0xfe>
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	3401      	adds	r4, #1
 8007ffc:	9305      	str	r3, [sp, #20]
 8007ffe:	4619      	mov	r1, r3
 8008000:	f04f 0c0a 	mov.w	ip, #10
 8008004:	4620      	mov	r0, r4
 8008006:	f810 2b01 	ldrb.w	r2, [r0], #1
 800800a:	3a30      	subs	r2, #48	@ 0x30
 800800c:	2a09      	cmp	r2, #9
 800800e:	d903      	bls.n	8008018 <_vfiprintf_r+0x1cc>
 8008010:	2b00      	cmp	r3, #0
 8008012:	d0c6      	beq.n	8007fa2 <_vfiprintf_r+0x156>
 8008014:	9105      	str	r1, [sp, #20]
 8008016:	e7c4      	b.n	8007fa2 <_vfiprintf_r+0x156>
 8008018:	fb0c 2101 	mla	r1, ip, r1, r2
 800801c:	4604      	mov	r4, r0
 800801e:	2301      	movs	r3, #1
 8008020:	e7f0      	b.n	8008004 <_vfiprintf_r+0x1b8>
 8008022:	ab03      	add	r3, sp, #12
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	462a      	mov	r2, r5
 8008028:	4b12      	ldr	r3, [pc, #72]	@ (8008074 <_vfiprintf_r+0x228>)
 800802a:	a904      	add	r1, sp, #16
 800802c:	4630      	mov	r0, r6
 800802e:	f3af 8000 	nop.w
 8008032:	4607      	mov	r7, r0
 8008034:	1c78      	adds	r0, r7, #1
 8008036:	d1d6      	bne.n	8007fe6 <_vfiprintf_r+0x19a>
 8008038:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800803a:	07d9      	lsls	r1, r3, #31
 800803c:	d405      	bmi.n	800804a <_vfiprintf_r+0x1fe>
 800803e:	89ab      	ldrh	r3, [r5, #12]
 8008040:	059a      	lsls	r2, r3, #22
 8008042:	d402      	bmi.n	800804a <_vfiprintf_r+0x1fe>
 8008044:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008046:	f7ff f9a9 	bl	800739c <__retarget_lock_release_recursive>
 800804a:	89ab      	ldrh	r3, [r5, #12]
 800804c:	065b      	lsls	r3, r3, #25
 800804e:	f53f af1f 	bmi.w	8007e90 <_vfiprintf_r+0x44>
 8008052:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008054:	e71e      	b.n	8007e94 <_vfiprintf_r+0x48>
 8008056:	ab03      	add	r3, sp, #12
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	462a      	mov	r2, r5
 800805c:	4b05      	ldr	r3, [pc, #20]	@ (8008074 <_vfiprintf_r+0x228>)
 800805e:	a904      	add	r1, sp, #16
 8008060:	4630      	mov	r0, r6
 8008062:	f7ff fc8f 	bl	8007984 <_printf_i>
 8008066:	e7e4      	b.n	8008032 <_vfiprintf_r+0x1e6>
 8008068:	08008cdf 	.word	0x08008cdf
 800806c:	08008ce9 	.word	0x08008ce9
 8008070:	00000000 	.word	0x00000000
 8008074:	08007e29 	.word	0x08007e29
 8008078:	08008ce5 	.word	0x08008ce5

0800807c <__swbuf_r>:
 800807c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807e:	460e      	mov	r6, r1
 8008080:	4614      	mov	r4, r2
 8008082:	4605      	mov	r5, r0
 8008084:	b118      	cbz	r0, 800808e <__swbuf_r+0x12>
 8008086:	6a03      	ldr	r3, [r0, #32]
 8008088:	b90b      	cbnz	r3, 800808e <__swbuf_r+0x12>
 800808a:	f7ff f85d 	bl	8007148 <__sinit>
 800808e:	69a3      	ldr	r3, [r4, #24]
 8008090:	60a3      	str	r3, [r4, #8]
 8008092:	89a3      	ldrh	r3, [r4, #12]
 8008094:	071a      	lsls	r2, r3, #28
 8008096:	d501      	bpl.n	800809c <__swbuf_r+0x20>
 8008098:	6923      	ldr	r3, [r4, #16]
 800809a:	b943      	cbnz	r3, 80080ae <__swbuf_r+0x32>
 800809c:	4621      	mov	r1, r4
 800809e:	4628      	mov	r0, r5
 80080a0:	f000 f82a 	bl	80080f8 <__swsetup_r>
 80080a4:	b118      	cbz	r0, 80080ae <__swbuf_r+0x32>
 80080a6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80080aa:	4638      	mov	r0, r7
 80080ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	6922      	ldr	r2, [r4, #16]
 80080b2:	1a98      	subs	r0, r3, r2
 80080b4:	6963      	ldr	r3, [r4, #20]
 80080b6:	b2f6      	uxtb	r6, r6
 80080b8:	4283      	cmp	r3, r0
 80080ba:	4637      	mov	r7, r6
 80080bc:	dc05      	bgt.n	80080ca <__swbuf_r+0x4e>
 80080be:	4621      	mov	r1, r4
 80080c0:	4628      	mov	r0, r5
 80080c2:	f7ff fe01 	bl	8007cc8 <_fflush_r>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	d1ed      	bne.n	80080a6 <__swbuf_r+0x2a>
 80080ca:	68a3      	ldr	r3, [r4, #8]
 80080cc:	3b01      	subs	r3, #1
 80080ce:	60a3      	str	r3, [r4, #8]
 80080d0:	6823      	ldr	r3, [r4, #0]
 80080d2:	1c5a      	adds	r2, r3, #1
 80080d4:	6022      	str	r2, [r4, #0]
 80080d6:	701e      	strb	r6, [r3, #0]
 80080d8:	6962      	ldr	r2, [r4, #20]
 80080da:	1c43      	adds	r3, r0, #1
 80080dc:	429a      	cmp	r2, r3
 80080de:	d004      	beq.n	80080ea <__swbuf_r+0x6e>
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	07db      	lsls	r3, r3, #31
 80080e4:	d5e1      	bpl.n	80080aa <__swbuf_r+0x2e>
 80080e6:	2e0a      	cmp	r6, #10
 80080e8:	d1df      	bne.n	80080aa <__swbuf_r+0x2e>
 80080ea:	4621      	mov	r1, r4
 80080ec:	4628      	mov	r0, r5
 80080ee:	f7ff fdeb 	bl	8007cc8 <_fflush_r>
 80080f2:	2800      	cmp	r0, #0
 80080f4:	d0d9      	beq.n	80080aa <__swbuf_r+0x2e>
 80080f6:	e7d6      	b.n	80080a6 <__swbuf_r+0x2a>

080080f8 <__swsetup_r>:
 80080f8:	b538      	push	{r3, r4, r5, lr}
 80080fa:	4b29      	ldr	r3, [pc, #164]	@ (80081a0 <__swsetup_r+0xa8>)
 80080fc:	4605      	mov	r5, r0
 80080fe:	6818      	ldr	r0, [r3, #0]
 8008100:	460c      	mov	r4, r1
 8008102:	b118      	cbz	r0, 800810c <__swsetup_r+0x14>
 8008104:	6a03      	ldr	r3, [r0, #32]
 8008106:	b90b      	cbnz	r3, 800810c <__swsetup_r+0x14>
 8008108:	f7ff f81e 	bl	8007148 <__sinit>
 800810c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008110:	0719      	lsls	r1, r3, #28
 8008112:	d422      	bmi.n	800815a <__swsetup_r+0x62>
 8008114:	06da      	lsls	r2, r3, #27
 8008116:	d407      	bmi.n	8008128 <__swsetup_r+0x30>
 8008118:	2209      	movs	r2, #9
 800811a:	602a      	str	r2, [r5, #0]
 800811c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008120:	81a3      	strh	r3, [r4, #12]
 8008122:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008126:	e033      	b.n	8008190 <__swsetup_r+0x98>
 8008128:	0758      	lsls	r0, r3, #29
 800812a:	d512      	bpl.n	8008152 <__swsetup_r+0x5a>
 800812c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800812e:	b141      	cbz	r1, 8008142 <__swsetup_r+0x4a>
 8008130:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008134:	4299      	cmp	r1, r3
 8008136:	d002      	beq.n	800813e <__swsetup_r+0x46>
 8008138:	4628      	mov	r0, r5
 800813a:	f7ff f95d 	bl	80073f8 <_free_r>
 800813e:	2300      	movs	r3, #0
 8008140:	6363      	str	r3, [r4, #52]	@ 0x34
 8008142:	89a3      	ldrh	r3, [r4, #12]
 8008144:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008148:	81a3      	strh	r3, [r4, #12]
 800814a:	2300      	movs	r3, #0
 800814c:	6063      	str	r3, [r4, #4]
 800814e:	6923      	ldr	r3, [r4, #16]
 8008150:	6023      	str	r3, [r4, #0]
 8008152:	89a3      	ldrh	r3, [r4, #12]
 8008154:	f043 0308 	orr.w	r3, r3, #8
 8008158:	81a3      	strh	r3, [r4, #12]
 800815a:	6923      	ldr	r3, [r4, #16]
 800815c:	b94b      	cbnz	r3, 8008172 <__swsetup_r+0x7a>
 800815e:	89a3      	ldrh	r3, [r4, #12]
 8008160:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008168:	d003      	beq.n	8008172 <__swsetup_r+0x7a>
 800816a:	4621      	mov	r1, r4
 800816c:	4628      	mov	r0, r5
 800816e:	f000 f88b 	bl	8008288 <__smakebuf_r>
 8008172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008176:	f013 0201 	ands.w	r2, r3, #1
 800817a:	d00a      	beq.n	8008192 <__swsetup_r+0x9a>
 800817c:	2200      	movs	r2, #0
 800817e:	60a2      	str	r2, [r4, #8]
 8008180:	6962      	ldr	r2, [r4, #20]
 8008182:	4252      	negs	r2, r2
 8008184:	61a2      	str	r2, [r4, #24]
 8008186:	6922      	ldr	r2, [r4, #16]
 8008188:	b942      	cbnz	r2, 800819c <__swsetup_r+0xa4>
 800818a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800818e:	d1c5      	bne.n	800811c <__swsetup_r+0x24>
 8008190:	bd38      	pop	{r3, r4, r5, pc}
 8008192:	0799      	lsls	r1, r3, #30
 8008194:	bf58      	it	pl
 8008196:	6962      	ldrpl	r2, [r4, #20]
 8008198:	60a2      	str	r2, [r4, #8]
 800819a:	e7f4      	b.n	8008186 <__swsetup_r+0x8e>
 800819c:	2000      	movs	r0, #0
 800819e:	e7f7      	b.n	8008190 <__swsetup_r+0x98>
 80081a0:	20000038 	.word	0x20000038

080081a4 <_raise_r>:
 80081a4:	291f      	cmp	r1, #31
 80081a6:	b538      	push	{r3, r4, r5, lr}
 80081a8:	4605      	mov	r5, r0
 80081aa:	460c      	mov	r4, r1
 80081ac:	d904      	bls.n	80081b8 <_raise_r+0x14>
 80081ae:	2316      	movs	r3, #22
 80081b0:	6003      	str	r3, [r0, #0]
 80081b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081b6:	bd38      	pop	{r3, r4, r5, pc}
 80081b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081ba:	b112      	cbz	r2, 80081c2 <_raise_r+0x1e>
 80081bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081c0:	b94b      	cbnz	r3, 80081d6 <_raise_r+0x32>
 80081c2:	4628      	mov	r0, r5
 80081c4:	f000 f830 	bl	8008228 <_getpid_r>
 80081c8:	4622      	mov	r2, r4
 80081ca:	4601      	mov	r1, r0
 80081cc:	4628      	mov	r0, r5
 80081ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081d2:	f000 b817 	b.w	8008204 <_kill_r>
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d00a      	beq.n	80081f0 <_raise_r+0x4c>
 80081da:	1c59      	adds	r1, r3, #1
 80081dc:	d103      	bne.n	80081e6 <_raise_r+0x42>
 80081de:	2316      	movs	r3, #22
 80081e0:	6003      	str	r3, [r0, #0]
 80081e2:	2001      	movs	r0, #1
 80081e4:	e7e7      	b.n	80081b6 <_raise_r+0x12>
 80081e6:	2100      	movs	r1, #0
 80081e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80081ec:	4620      	mov	r0, r4
 80081ee:	4798      	blx	r3
 80081f0:	2000      	movs	r0, #0
 80081f2:	e7e0      	b.n	80081b6 <_raise_r+0x12>

080081f4 <raise>:
 80081f4:	4b02      	ldr	r3, [pc, #8]	@ (8008200 <raise+0xc>)
 80081f6:	4601      	mov	r1, r0
 80081f8:	6818      	ldr	r0, [r3, #0]
 80081fa:	f7ff bfd3 	b.w	80081a4 <_raise_r>
 80081fe:	bf00      	nop
 8008200:	20000038 	.word	0x20000038

08008204 <_kill_r>:
 8008204:	b538      	push	{r3, r4, r5, lr}
 8008206:	4d07      	ldr	r5, [pc, #28]	@ (8008224 <_kill_r+0x20>)
 8008208:	2300      	movs	r3, #0
 800820a:	4604      	mov	r4, r0
 800820c:	4608      	mov	r0, r1
 800820e:	4611      	mov	r1, r2
 8008210:	602b      	str	r3, [r5, #0]
 8008212:	f7f9 fe7d 	bl	8001f10 <_kill>
 8008216:	1c43      	adds	r3, r0, #1
 8008218:	d102      	bne.n	8008220 <_kill_r+0x1c>
 800821a:	682b      	ldr	r3, [r5, #0]
 800821c:	b103      	cbz	r3, 8008220 <_kill_r+0x1c>
 800821e:	6023      	str	r3, [r4, #0]
 8008220:	bd38      	pop	{r3, r4, r5, pc}
 8008222:	bf00      	nop
 8008224:	20004fcc 	.word	0x20004fcc

08008228 <_getpid_r>:
 8008228:	f7f9 be6a 	b.w	8001f00 <_getpid>

0800822c <_malloc_usable_size_r>:
 800822c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008230:	1f18      	subs	r0, r3, #4
 8008232:	2b00      	cmp	r3, #0
 8008234:	bfbc      	itt	lt
 8008236:	580b      	ldrlt	r3, [r1, r0]
 8008238:	18c0      	addlt	r0, r0, r3
 800823a:	4770      	bx	lr

0800823c <__swhatbuf_r>:
 800823c:	b570      	push	{r4, r5, r6, lr}
 800823e:	460c      	mov	r4, r1
 8008240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008244:	2900      	cmp	r1, #0
 8008246:	b096      	sub	sp, #88	@ 0x58
 8008248:	4615      	mov	r5, r2
 800824a:	461e      	mov	r6, r3
 800824c:	da0d      	bge.n	800826a <__swhatbuf_r+0x2e>
 800824e:	89a3      	ldrh	r3, [r4, #12]
 8008250:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008254:	f04f 0100 	mov.w	r1, #0
 8008258:	bf14      	ite	ne
 800825a:	2340      	movne	r3, #64	@ 0x40
 800825c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008260:	2000      	movs	r0, #0
 8008262:	6031      	str	r1, [r6, #0]
 8008264:	602b      	str	r3, [r5, #0]
 8008266:	b016      	add	sp, #88	@ 0x58
 8008268:	bd70      	pop	{r4, r5, r6, pc}
 800826a:	466a      	mov	r2, sp
 800826c:	f000 f848 	bl	8008300 <_fstat_r>
 8008270:	2800      	cmp	r0, #0
 8008272:	dbec      	blt.n	800824e <__swhatbuf_r+0x12>
 8008274:	9901      	ldr	r1, [sp, #4]
 8008276:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800827a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800827e:	4259      	negs	r1, r3
 8008280:	4159      	adcs	r1, r3
 8008282:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008286:	e7eb      	b.n	8008260 <__swhatbuf_r+0x24>

08008288 <__smakebuf_r>:
 8008288:	898b      	ldrh	r3, [r1, #12]
 800828a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800828c:	079d      	lsls	r5, r3, #30
 800828e:	4606      	mov	r6, r0
 8008290:	460c      	mov	r4, r1
 8008292:	d507      	bpl.n	80082a4 <__smakebuf_r+0x1c>
 8008294:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	6123      	str	r3, [r4, #16]
 800829c:	2301      	movs	r3, #1
 800829e:	6163      	str	r3, [r4, #20]
 80082a0:	b003      	add	sp, #12
 80082a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082a4:	ab01      	add	r3, sp, #4
 80082a6:	466a      	mov	r2, sp
 80082a8:	f7ff ffc8 	bl	800823c <__swhatbuf_r>
 80082ac:	9f00      	ldr	r7, [sp, #0]
 80082ae:	4605      	mov	r5, r0
 80082b0:	4639      	mov	r1, r7
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff f914 	bl	80074e0 <_malloc_r>
 80082b8:	b948      	cbnz	r0, 80082ce <__smakebuf_r+0x46>
 80082ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082be:	059a      	lsls	r2, r3, #22
 80082c0:	d4ee      	bmi.n	80082a0 <__smakebuf_r+0x18>
 80082c2:	f023 0303 	bic.w	r3, r3, #3
 80082c6:	f043 0302 	orr.w	r3, r3, #2
 80082ca:	81a3      	strh	r3, [r4, #12]
 80082cc:	e7e2      	b.n	8008294 <__smakebuf_r+0xc>
 80082ce:	89a3      	ldrh	r3, [r4, #12]
 80082d0:	6020      	str	r0, [r4, #0]
 80082d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082d6:	81a3      	strh	r3, [r4, #12]
 80082d8:	9b01      	ldr	r3, [sp, #4]
 80082da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082de:	b15b      	cbz	r3, 80082f8 <__smakebuf_r+0x70>
 80082e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082e4:	4630      	mov	r0, r6
 80082e6:	f000 f81d 	bl	8008324 <_isatty_r>
 80082ea:	b128      	cbz	r0, 80082f8 <__smakebuf_r+0x70>
 80082ec:	89a3      	ldrh	r3, [r4, #12]
 80082ee:	f023 0303 	bic.w	r3, r3, #3
 80082f2:	f043 0301 	orr.w	r3, r3, #1
 80082f6:	81a3      	strh	r3, [r4, #12]
 80082f8:	89a3      	ldrh	r3, [r4, #12]
 80082fa:	431d      	orrs	r5, r3
 80082fc:	81a5      	strh	r5, [r4, #12]
 80082fe:	e7cf      	b.n	80082a0 <__smakebuf_r+0x18>

08008300 <_fstat_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	4d07      	ldr	r5, [pc, #28]	@ (8008320 <_fstat_r+0x20>)
 8008304:	2300      	movs	r3, #0
 8008306:	4604      	mov	r4, r0
 8008308:	4608      	mov	r0, r1
 800830a:	4611      	mov	r1, r2
 800830c:	602b      	str	r3, [r5, #0]
 800830e:	f7f9 fe5f 	bl	8001fd0 <_fstat>
 8008312:	1c43      	adds	r3, r0, #1
 8008314:	d102      	bne.n	800831c <_fstat_r+0x1c>
 8008316:	682b      	ldr	r3, [r5, #0]
 8008318:	b103      	cbz	r3, 800831c <_fstat_r+0x1c>
 800831a:	6023      	str	r3, [r4, #0]
 800831c:	bd38      	pop	{r3, r4, r5, pc}
 800831e:	bf00      	nop
 8008320:	20004fcc 	.word	0x20004fcc

08008324 <_isatty_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	4d06      	ldr	r5, [pc, #24]	@ (8008340 <_isatty_r+0x1c>)
 8008328:	2300      	movs	r3, #0
 800832a:	4604      	mov	r4, r0
 800832c:	4608      	mov	r0, r1
 800832e:	602b      	str	r3, [r5, #0]
 8008330:	f7f9 fe5e 	bl	8001ff0 <_isatty>
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	d102      	bne.n	800833e <_isatty_r+0x1a>
 8008338:	682b      	ldr	r3, [r5, #0]
 800833a:	b103      	cbz	r3, 800833e <_isatty_r+0x1a>
 800833c:	6023      	str	r3, [r4, #0]
 800833e:	bd38      	pop	{r3, r4, r5, pc}
 8008340:	20004fcc 	.word	0x20004fcc

08008344 <_init>:
 8008344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008346:	bf00      	nop
 8008348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800834a:	bc08      	pop	{r3}
 800834c:	469e      	mov	lr, r3
 800834e:	4770      	bx	lr

08008350 <_fini>:
 8008350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008352:	bf00      	nop
 8008354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008356:	bc08      	pop	{r3}
 8008358:	469e      	mov	lr, r3
 800835a:	4770      	bx	lr
