// Seed: 1097133800
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  bit id_3;
  assign id_1 = id_1;
  bit id_4 = 1, id_5;
  reg id_6 = id_3;
  id_7 :
  assert property (@(posedge -1) id_3) begin : LABEL_0
    id_4 = #1 id_6;
  end
  always begin : LABEL_0
    if (id_6) id_4 = id_3;
  end
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1 * -1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign id_2 = id_2;
endmodule
