#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 28 01:55:24 2021
# Process ID: 402047
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2
# Command line: vivado -log hweval_montgomery.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hweval_montgomery.tcl
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/hweval_montgomery.vds
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source hweval_montgomery.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2207] Repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yz/.local/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top hweval_montgomery -part xc7z020clg400-1 -gated_clock_conversion auto -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 402080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.113 ; gain = 0.000 ; free physical = 3442 ; free virtual = 12412
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hweval_montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_montgomery.v:3]
INFO: [Synth 8-6157] synthesizing module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:173]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-6157] synthesizing module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
INFO: [Synth 8-6157] synthesizing module 'carry_sel_adder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carry_sel_adder' (1#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:6]
INFO: [Synth 8-226] default block is never used [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:68]
WARNING: [Synth 8-6090] variable 'result' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:93]
WARNING: [Synth 8-6090] variable 'result' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:94]
INFO: [Synth 8-6155] done synthesizing module 'mpadder' (2#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:82]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:123]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (3#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
WARNING: [Synth 8-689] width (1024) of port connection 'result' does not match port width (1028) of module 'multiplier' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:195]
INFO: [Synth 8-6155] done synthesizing module 'montgomery' (4#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:173]
INFO: [Synth 8-6155] done synthesizing module 'hweval_montgomery' (5#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_montgomery.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.113 ; gain = 0.000 ; free physical = 4154 ; free virtual = 13124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2402.742 ; gain = 8.629 ; free physical = 4212 ; free virtual = 13183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2402.742 ; gain = 8.629 ; free physical = 4212 ; free virtual = 13183
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2402.742 ; gain = 0.000 ; free physical = 4196 ; free virtual = 13166
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl:7]
Finished Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hweval_montgomery_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hweval_montgomery_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.273 ; gain = 0.000 ; free physical = 4078 ; free virtual = 13049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2605.273 ; gain = 0.000 ; free physical = 4078 ; free virtual = 13049
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.273 ; gain = 211.160 ; free physical = 4189 ; free virtual = 13160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.273 ; gain = 211.160 ; free physical = 4189 ; free virtual = 13160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.273 ; gain = 211.160 ; free physical = 4189 ; free virtual = 13160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hweval_montgomery'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hweval_montgomery'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.273 ; gain = 211.160 ; free physical = 4178 ; free virtual = 13150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   20 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
+---XORs : 
	   2 Input   1027 Bit         XORs := 2     
	   2 Input   1024 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	             1028 Bit    Registers := 4     
	             1024 Bit    Registers := 4     
	               36 Bit    Registers := 112   
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 123   
+---Muxes : 
	   2 Input 1028 Bit        Muxes := 4     
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
DSP Report: Generating DSP S00, operation Mode is: C+A:B.
DSP Report: operator S00 is absorbed into DSP S00.
DSP Report: Generating DSP S10, operation Mode is: PCIN+1.
DSP Report: operator S10 is absorbed into DSP S10.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2605.273 ; gain = 211.160 ; free physical = 4122 ; free virtual = 13101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
|carry_sel_adder | C+A:B       | 18     | 18     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|carry_sel_adder | PCIN+1      | -      | -      | -      | -      | 37     | -    | -    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2605.273 ; gain = 211.160 ; free physical = 3958 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2605.273 ; gain = 211.160 ; free physical = 3923 ; free virtual = 12902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2621.289 ; gain = 227.176 ; free physical = 3886 ; free virtual = 12865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'hweval_montgomery'
[INFO] Found 0 combinational gated clocks in this module ('hweval_montgomery')
End Gated Clock analysis for module 'hweval_montgomery'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.164 ; gain = 241.051 ; free physical = 3909 ; free virtual = 12888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2635.164 ; gain = 241.051 ; free physical = 3909 ; free virtual = 12888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2635.164 ; gain = 241.051 ; free physical = 3909 ; free virtual = 12888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2635.164 ; gain = 241.051 ; free physical = 3909 ; free virtual = 12888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2635.164 ; gain = 241.051 ; free physical = 3908 ; free virtual = 12888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2635.164 ; gain = 241.051 ; free physical = 3908 ; free virtual = 12888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    10|
|3     |DSP48E1 |   111|
|7     |LUT1    |     3|
|8     |LUT2    |  1056|
|9     |LUT3    |  2042|
|10    |LUT4    |  1031|
|11    |LUT5    |  3076|
|12    |LUT6    |     5|
|13    |FDRE    |  9256|
|14    |FDSE    |     2|
|15    |IBUF    |     2|
|16    |OBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2635.164 ; gain = 241.051 ; free physical = 3908 ; free virtual = 12888
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2635.164 ; gain = 38.520 ; free physical = 3985 ; free virtual = 12964
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2635.172 ; gain = 241.051 ; free physical = 3985 ; free virtual = 12964
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2635.172 ; gain = 0.000 ; free physical = 4063 ; free virtual = 13042
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.117 ; gain = 0.000 ; free physical = 3995 ; free virtual = 12975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2674.117 ; gain = 280.281 ; free physical = 4180 ; free virtual = 13160
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/hweval_montgomery.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hweval_montgomery_utilization_synth.rpt -pb hweval_montgomery_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 01:56:34 2021...
