Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav --prj D:/Vivado_Data/CPU_multi/CPU_multi.sim/sim_1/behav/CPU_sim.prj xil_defaultlib.CPU_sim xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/Select2_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Select2_MUX
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/RegWre_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegWre_MUX
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/PCAddress_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddress_MUX
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/ALU_A_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_MUX
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/ALU_A_MUX.v:29]
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port nextPC is not allowed [D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/CPU.v:39]
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado_Data/CPU_multi/CPU_multi.srcs/sources_1/new/ALU_A_MUX.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegWre_MUX
Compiling module xil_defaultlib.Select2_MUX
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU_A_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCAddress_MUX
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav
