Analysis & Synthesis report for Lab1Demo
Mon Jan 20 14:22:26 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|SM_Motion
 11. State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|SM_Motion
 12. State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|SM_Motion
 13. State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|SM_Motion
 14. State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|SM_Motion
 15. State Machine - |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|SM_Motion
 16. State Machine - |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst|state
 17. State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20|SM_Motion
 18. State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win2BitMap:inst17|SM_Motion
 19. State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win1BitMap:inst18|SM_Motion
 20. State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|BlackScreenBitMap:inst12|SM_Motion
 21. State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_control:inst1|SM_Motion
 22. State Machine - |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|PlaneLives_controller:inst|state
 23. State Machine - |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst|SM_Motion
 24. Registers Protected by Synthesis
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for TOP_KBD:inst16|KBDINTF:inst
 31. Source assignments for House_Block_T:inst14|random:inst17
 32. Source assignments for House_Block_T:inst14|random:inst18
 33. Source assignments for Enemy_Block_T:inst30|random:inst5
 34. Source assignments for Enemy_Block_T:inst30|random:inst2
 35. Source assignments for Enemy_Block_T:inst30|random_Y:inst4
 36. Source assignments for lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated
 37. Source assignments for sld_signaltap:auto_signaltap_0
 38. Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1
 39. Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9
 40. Parameter Settings for User Entity Instance: CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i
 41. Parameter Settings for User Entity Instance: Smiley_Block_T:inst8|square_object:inst6
 42. Parameter Settings for User Entity Instance: Smiley_Block_T:inst8|plane_move:inst
 43. Parameter Settings for User Entity Instance: House_Block_T:inst14|square_object:inst
 44. Parameter Settings for User Entity Instance: House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component
 45. Parameter Settings for User Entity Instance: House_Block_T:inst14|random:inst17
 46. Parameter Settings for User Entity Instance: House_Block_T:inst14|random:inst18
 47. Parameter Settings for User Entity Instance: House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component
 48. Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|square_object:inst8
 49. Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|Enemy_move:inst1
 50. Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|one_sec_counter:inst
 51. Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|random:inst5
 52. Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|random:inst2
 53. Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|random_Y:inst4
 54. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst3
 55. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|Bird_move:inst
 56. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst8
 57. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|Bird_move:inst4
 58. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst12
 59. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|bird_traces:inst17
 60. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst11
 61. Parameter Settings for User Entity Instance: Bird_Block_T:inst11|bird_traces:inst16
 62. Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|NumbersBitMap:inst3
 63. Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|square_object:inst2
 64. Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component
 65. Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component
 66. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst2
 67. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component
 68. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component
 69. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|BlackScreenBitMap:inst12
 70. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|one_sec_counter:inst5
 71. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst1
 72. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst
 73. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component
 74. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|Win1BitMap:inst18
 75. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst10
 76. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|Win2BitMap:inst17
 77. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst15
 78. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|preGameBitMap:inst20
 79. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst19
 80. Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component
 81. Parameter Settings for User Entity Instance: square_object:inst1
 82. Parameter Settings for User Entity Instance: Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component
 83. Parameter Settings for User Entity Instance: heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component
 84. Parameter Settings for User Entity Instance: Score_Block_T:inst26|NumbersBitMap:inst2
 85. Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst6
 86. Parameter Settings for User Entity Instance: Score_Block_T:inst26|score_controller:inst
 87. Parameter Settings for User Entity Instance: Score_Block_T:inst26|NumbersBitMap:inst3
 88. Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst7
 89. Parameter Settings for User Entity Instance: Score_Block_T:inst26|NumbersBitMap:inst4
 90. Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst8
 91. Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst11
 92. Parameter Settings for User Entity Instance: lpm_rom:inst5
 93. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 94. Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0
 95. Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|bird_traces:inst17|lpm_divide:Mod0
 96. Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0
 97. Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|Bird_move:inst|lpm_divide:Div0
 98. Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst"
 99. Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"
100. Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"
101. SignalTap II Logic Analyzer Settings
102. In-System Memory Content Editor Settings
103. Post-Synthesis Netlist Statistics for Top Partition
104. Elapsed Time Per Partition
105. Connections to In-System Debugging Instance "auto_signaltap_0"
106. Analysis & Synthesis Messages
107. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 20 14:22:25 2025       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP_VGA_DEMO_KBD                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3933                                        ;
; Total pins                      ; 53                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,498,560                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_KBD   ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.5%      ;
;     Processor 3            ;  36.5%      ;
;     Processor 4            ;  36.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; KBDINTF.qxp                                                        ; yes             ; User File                                    ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/KBDINTF.qxp                                                        ;             ;
; RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ;             ;
; RTL/VGA/game_controller.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/game_controller.sv                                         ;             ;
; RTL/VGA/Smiley_Block_T.bdf                                         ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Smiley_Block_T.bdf                                         ;             ;
; RTL/VGA/smileyBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/smileyBitMap.sv                                            ;             ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/square_object.sv                                           ;             ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/objects_mux.sv                                             ;             ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv                                          ;             ;
; RTL/VGA/NumbersBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/NumbersBitMap.sv                                           ;             ;
; RTL/KEYBOARDX/TOP_KBD.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/TOP_KBD.bdf                                          ;             ;
; RTL/KEYBOARDX/keyPad_decoder.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/keyPad_decoder.sv                                    ;             ;
; RTL/KEYBOARDX/random.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv                                            ;             ;
; RTL/Seg7/SEG7.SV                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/Seg7/SEG7.SV                                                   ;             ;
; RTL/AUDIO/SinTable.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/SinTable.sv                                              ;             ;
; RTL/AUDIO/addr_counter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/addr_counter.sv                                          ;             ;
; RTL/AUDIO/prescaler.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/prescaler.sv                                             ;             ;
; RTL/AUDIO/ToneDecoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/ToneDecoder.sv                                           ;             ;
; RTL/AUDIO/AUDIO.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf                                                ;             ;
; RTL/AUDIO/audio_codec_controller/i2c.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv                            ;             ;
; RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv            ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv            ;             ;
; RTL/AUDIO/audio_codec_controller/clock_500.sv                      ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv                      ;             ;
; RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv         ;             ;
; Number_position.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/Number_position.v                                                  ;             ;
; CLK_31P5.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.v                                                         ; CLK_31P5    ;
; CLK_31P5/CLK_31P5_0002.v                                           ; yes             ; User Verilog HDL File                        ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v                                           ; CLK_31P5    ;
; RTL/VGA/plane_move.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv                                              ;             ;
; RTL/VGA/houseMatrixBitMap.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv                                       ;             ;
; RTL/VGA/bird_move.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv                                               ;             ;
; RTL/VGA/Bird_Block_T.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf                                           ;             ;
; RTL/VGA/birdBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/birdBitMap.sv                                              ;             ;
; RTL/VGA/bird_control.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_control.sv                                            ;             ;
; RTL/VGA/House_Block_T.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf                                          ;             ;
; House_X.sv                                                         ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv                                                         ;             ;
; RTL/KEYBOARDX/one_sec_counter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/one_sec_counter.sv                                   ;             ;
; RTL/VGA/Enemy_move.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv                                              ;             ;
; RTL/VGA/Enemy_Block_T.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf                                          ;             ;
; RTL/VGA/EnemyBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EnemyBitMap.sv                                             ;             ;
; RTL/VGA/enemyY_position.sv                                         ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv                                         ;             ;
; RTL/VGA/random_Y.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv                                                ;             ;
; RTL/VGA/PlaneLives_controller.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_controller.sv                                   ;             ;
; RTL/VGA/PlaneLives_Block_T.bdf                                     ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_Block_T.bdf                                     ;             ;
; RTL/VGA/Lives_X_position.sv                                        ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv                                        ;             ;
; RTL/VGA/Lives_Y_Position.sv                                        ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv                                        ;             ;
; RTL/VGA/GameOverX_position.sv                                      ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv                                      ;             ;
; RTL/VGA/EndGame_Block_T.bdf                                        ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf                                        ;             ;
; RTL/VGA/GameOverY_position.sv                                      ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv                                      ;             ;
; RTL/VGA/WinX_position.sv                                           ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv                                           ;             ;
; RTL/VGA/gameOverBitMap.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/gameOverBitMap.sv                                          ;             ;
; RTL/VGA/WinBitMap.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinBitMap.sv                                               ;             ;
; RTL/VGA/BlackScreenBitMap.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/BlackScreenBitMap.sv                                       ;             ;
; RTL/VGA/livesHeartBitMap.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/livesHeartBitMap.sv                                        ;             ;
; RTL/VGA/heartX_position.sv                                         ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv                                         ;             ;
; RTL/VGA/heartY_position.sv                                         ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv                                         ;             ;
; RTL/VGA/bird_traces.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv                                             ;             ;
; RTL/VGA/TracesBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TracesBitMap.sv                                            ;             ;
; RTL/VGA/win1Bitmap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv                                              ;             ;
; RTL/VGA/win2BitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv                                              ;             ;
; RTL/VGA/score_controller.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv                                        ;             ;
; RTL/VGA/Score_Block_T.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Score_Block_T.bdf                                          ;             ;
; RTL/VGA/score_bitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_bitMap.sv                                            ;             ;
; RTL/VGA/preGameBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv                                           ;             ;
; RTL/VGA/preGameX_position.sv                                       ; yes             ; User Wizard-Generated File                   ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameX_position.sv                                       ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altera_pll.v                                                ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf                                            ;             ;
; db/lpm_constant_qg8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;             ;
; db/lpm_constant_lj8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf                                            ;             ;
; db/lpm_constant_og8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf                                            ;             ;
; db/lpm_constant_pg8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf                                            ;             ;
; db/lpm_constant_3i8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf                                            ;             ;
; db/lpm_constant_9i8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf                                            ;             ;
; db/lpm_constant_4i8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf                                            ;             ;
; db/lpm_constant_5i8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf                                            ;             ;
; db/lpm_constant_rg8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf                                            ;             ;
; lpm_rom.tdf                                                        ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altrom.inc                                                  ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/aglobal170.inc                                              ;             ;
; altrom.tdf                                                         ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altrom.tdf                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/others/maxplus2/memmodes.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_decode.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altsyncram.inc                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altram.inc                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altdpram.inc                                                ;             ;
; db/altsyncram_br81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_br81.tdf                                             ;             ;
; RTL/tatooine-backgrounBitMap.mif                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/tatooine-backgrounBitMap.mif                                   ;             ;
; db/decode_s2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_s2a.tdf                                                  ;             ;
; db/mux_jhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_jhb.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_signaltap.vhd                                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_ela_control.vhd                                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.inc                                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/dffeea.inc                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_mbpmg.vhd                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                      ;             ;
; db/altsyncram_gh84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_gh84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altdpram.tdf                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/a_hdffe.inc                                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_mux.tdf                                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/muxlut.inc                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/bypassff.inc                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altshift.inc                                                ;             ;
; db/mux_flc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_decode.tdf                                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/declut.inc                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_compare.inc                                             ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_counter.tdf                                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/cmpconst.inc                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_counter.inc                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/alt_counter_stratix.inc                                     ;             ;
; db/cntr_r8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_r8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_82j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_82j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_hub.vhd                                                 ; altera_sld  ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_divide.tdf                                              ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/abs_divider.inc                                             ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sign_div_unsign.inc                                         ;             ;
; db/lpm_divide_52m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_52m.tdf                                              ;             ;
; db/sign_div_unsign_8kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/sign_div_unsign_8kh.tdf                                         ;             ;
; db/alt_u_div_mse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_mse.tdf                                               ;             ;
; db/lpm_divide_9po.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_9po.tdf                                              ;             ;
; db/abs_divider_ibg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_ibg.tdf                                             ;             ;
; db/alt_u_div_kve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_kve.tdf                                               ;             ;
; db/lpm_abs_in9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_in9.tdf                                                 ;             ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_4p9.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 11391                                                                             ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 15554                                                                             ;
;     -- 7 input functions                    ; 615                                                                               ;
;     -- 6 input functions                    ; 6136                                                                              ;
;     -- 5 input functions                    ; 2282                                                                              ;
;     -- 4 input functions                    ; 2339                                                                              ;
;     -- <=3 input functions                  ; 4182                                                                              ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 3933                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 53                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 2498560                                                                           ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3848                                                                              ;
; Total fan-out                               ; 90427                                                                             ;
; Average fan-out                             ; 4.54                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP_VGA_DEMO_KBD                                                                                                                       ; 15554 (3)           ; 3933 (0)                  ; 2498560           ; 0          ; 53   ; 0            ; |TOP_VGA_DEMO_KBD                                                                                                                                                                                                                                                                                                                                            ; TOP_VGA_DEMO_KBD                  ; work         ;
;    |AUDIO:inst18|                                                                                                                       ; 221 (0)             ; 142 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18                                                                                                                                                                                                                                                                                                                               ; AUDIO                             ; work         ;
;       |ToneDecoder:inst4|                                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|ToneDecoder:inst4                                                                                                                                                                                                                                                                                                             ; ToneDecoder                       ; work         ;
;       |addr_counter:inst9|                                                                                                              ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9                                                                                                                                                                                                                                                                                                            ; addr_counter                      ; work         ;
;       |audio_codec_controller:inst|                                                                                                     ; 123 (0)             ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst                                                                                                                                                                                                                                                                                                   ; audio_codec_controller            ; work         ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 32 (32)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                          ; CLOCK_500                         ; work         ;
;          |DualSerial2parallel:DualSerial2parallel_inst|                                                                                 ; 60 (60)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst                                                                                                                                                                                                                                                      ; DualSerial2parallel               ; work         ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst                                                                                                                                                                                                                                                                                      ; i2c                               ; work         ;
;       |prescaler:inst3|                                                                                                                 ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|prescaler:inst3                                                                                                                                                                                                                                                                                                               ; prescaler                         ; work         ;
;       |sintable:inst1|                                                                                                                  ; 41 (41)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1                                                                                                                                                                                                                                                                                                                ; sintable                          ; work         ;
;    |Bird_Block_T:inst11|                                                                                                                ; 2725 (0)            ; 773 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11                                                                                                                                                                                                                                                                                                                        ; Bird_Block_T                      ; work         ;
;       |Bird_move:inst4|                                                                                                                 ; 424 (311)           ; 131 (131)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4                                                                                                                                                                                                                                                                                                        ; Bird_move                         ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 113 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;             |lpm_divide_9po:auto_generated|                                                                                             ; 113 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0|lpm_divide_9po:auto_generated                                                                                                                                                                                                                                                          ; lpm_divide_9po                    ; work         ;
;                |abs_divider_ibg:divider|                                                                                                ; 113 (11)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                  ; abs_divider_ibg                   ; work         ;
;                   |alt_u_div_kve:divider|                                                                                               ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider|alt_u_div_kve:divider                                                                                                                                                                                                            ; alt_u_div_kve                     ; work         ;
;                   |lpm_abs_4p9:my_abs_num|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                           ; lpm_abs_4p9                       ; work         ;
;       |Bird_move:inst|                                                                                                                  ; 420 (307)           ; 109 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst                                                                                                                                                                                                                                                                                                         ; Bird_move                         ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 113 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                         ; lpm_divide                        ; work         ;
;             |lpm_divide_9po:auto_generated|                                                                                             ; 113 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|lpm_divide:Div0|lpm_divide_9po:auto_generated                                                                                                                                                                                                                                                           ; lpm_divide_9po                    ; work         ;
;                |abs_divider_ibg:divider|                                                                                                ; 113 (11)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                   ; abs_divider_ibg                   ; work         ;
;                   |alt_u_div_kve:divider|                                                                                               ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider|alt_u_div_kve:divider                                                                                                                                                                                                             ; alt_u_div_kve                     ; work         ;
;                   |lpm_abs_4p9:my_abs_num|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|lpm_divide:Div0|lpm_divide_9po:auto_generated|abs_divider_ibg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                            ; lpm_abs_4p9                       ; work         ;
;       |TracesBitMap:inst2|                                                                                                              ; 245 (245)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|TracesBitMap:inst2                                                                                                                                                                                                                                                                                                     ; TracesBitMap                      ; work         ;
;       |birdBitMap:inst6|                                                                                                                ; 694 (694)           ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|birdBitMap:inst6                                                                                                                                                                                                                                                                                                       ; birdBitMap                        ; work         ;
;       |bird_control:inst1|                                                                                                              ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_control:inst1                                                                                                                                                                                                                                                                                                     ; bird_control                      ; work         ;
;       |bird_traces:inst16|                                                                                                              ; 364 (346)           ; 226 (226)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16                                                                                                                                                                                                                                                                                                     ; bird_traces                       ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0                                                                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;             |lpm_divide_52m:auto_generated|                                                                                             ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                                                                                                                                                                                                                       ; lpm_divide_52m                    ; work         ;
;                |sign_div_unsign_8kh:divider|                                                                                            ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                           ; sign_div_unsign_8kh               ; work         ;
;                   |alt_u_div_mse:divider|                                                                                               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                                                                                                                                                                                     ; alt_u_div_mse                     ; work         ;
;       |bird_traces:inst17|                                                                                                              ; 364 (346)           ; 226 (226)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17                                                                                                                                                                                                                                                                                                     ; bird_traces                       ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|lpm_divide:Mod0                                                                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;             |lpm_divide_52m:auto_generated|                                                                                             ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                                                                                                                                                                                                                       ; lpm_divide_52m                    ; work         ;
;                |sign_div_unsign_8kh:divider|                                                                                            ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                           ; sign_div_unsign_8kh               ; work         ;
;                   |alt_u_div_mse:divider|                                                                                               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                                                                                                                                                                                     ; alt_u_div_mse                     ; work         ;
;       |square_object:inst11|                                                                                                            ; 52 (52)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|square_object:inst11                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;       |square_object:inst12|                                                                                                            ; 52 (52)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|square_object:inst12                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;       |square_object:inst3|                                                                                                             ; 51 (51)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|square_object:inst3                                                                                                                                                                                                                                                                                                    ; square_object                     ; work         ;
;       |square_object:inst8|                                                                                                             ; 51 (51)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|square_object:inst8                                                                                                                                                                                                                                                                                                    ; square_object                     ; work         ;
;    |CLK_31P5:inst7|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|CLK_31P5:inst7                                                                                                                                                                                                                                                                                                                             ; CLK_31P5                          ; CLK_31P5     ;
;       |CLK_31P5_0002:clk_31p5_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst                                                                                                                                                                                                                                                                                                 ; CLK_31P5_0002                     ; CLK_31P5     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |EndGame_Block_T:inst20|                                                                                                             ; 3044 (0)            ; 371 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20                                                                                                                                                                                                                                                                                                                     ; EndGame_Block_T                   ; work         ;
;       |BlackScreenBitMap:inst12|                                                                                                        ; 42 (42)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|BlackScreenBitMap:inst12                                                                                                                                                                                                                                                                                            ; BlackScreenBitMap                 ; work         ;
;       |GameOverBitMap:inst9|                                                                                                            ; 23 (23)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverBitMap:inst9                                                                                                                                                                                                                                                                                                ; GameOverBitMap                    ; work         ;
;       |GameOverX_position:inst3|                                                                                                        ; 31 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3                                                                                                                                                                                                                                                                                            ; GameOverX_position                ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 31 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                        ; lpm_constant                      ; work         ;
;             |lpm_constant_4i8:ag|                                                                                                       ; 31 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag                                                                                                                                                                                                                                    ; lpm_constant_4i8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 31 (17)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |GameOverY_position:inst4|                                                                                                        ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4                                                                                                                                                                                                                                                                                            ; GameOverY_position                ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                        ; lpm_constant                      ; work         ;
;             |lpm_constant_9i8:ag|                                                                                                       ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag                                                                                                                                                                                                                                    ; lpm_constant_9i8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 29 (15)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |Win1BitMap:inst18|                                                                                                               ; 440 (440)           ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win1BitMap:inst18                                                                                                                                                                                                                                                                                                   ; Win1BitMap                        ; work         ;
;       |Win2BitMap:inst17|                                                                                                               ; 614 (614)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win2BitMap:inst17                                                                                                                                                                                                                                                                                                   ; Win2BitMap                        ; work         ;
;       |WinBitMap:inst11|                                                                                                                ; 149 (149)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinBitMap:inst11                                                                                                                                                                                                                                                                                                    ; WinBitMap                         ; work         ;
;       |WinX_position:inst6|                                                                                                             ; 31 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6                                                                                                                                                                                                                                                                                                 ; WinX_position                     ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 31 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                             ; lpm_constant                      ; work         ;
;             |lpm_constant_3i8:ag|                                                                                                       ; 31 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag                                                                                                                                                                                                                                         ; lpm_constant_3i8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 31 (17)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |preGameBitMap:inst20|                                                                                                            ; 1442 (1442)         ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20                                                                                                                                                                                                                                                                                                ; preGameBitMap                     ; work         ;
;       |preGameX_position:inst21|                                                                                                        ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21                                                                                                                                                                                                                                                                                            ; preGameX_position                 ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                        ; lpm_constant                      ; work         ;
;             |lpm_constant_9i8:ag|                                                                                                       ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag                                                                                                                                                                                                                                    ; lpm_constant_9i8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 28 (14)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;       |square_object:inst10|                                                                                                            ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|square_object:inst10                                                                                                                                                                                                                                                                                                ; square_object                     ; work         ;
;       |square_object:inst15|                                                                                                            ; 69 (69)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|square_object:inst15                                                                                                                                                                                                                                                                                                ; square_object                     ; work         ;
;       |square_object:inst19|                                                                                                            ; 61 (61)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|square_object:inst19                                                                                                                                                                                                                                                                                                ; square_object                     ; work         ;
;       |square_object:inst1|                                                                                                             ; 6 (6)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|square_object:inst1                                                                                                                                                                                                                                                                                                 ; square_object                     ; work         ;
;       |square_object:inst2|                                                                                                             ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|square_object:inst2                                                                                                                                                                                                                                                                                                 ; square_object                     ; work         ;
;       |square_object:inst|                                                                                                              ; 39 (39)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|square_object:inst                                                                                                                                                                                                                                                                                                  ; square_object                     ; work         ;
;    |Enemy_Block_T:inst30|                                                                                                               ; 609 (0)             ; 216 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30                                                                                                                                                                                                                                                                                                                       ; Enemy_Block_T                     ; work         ;
;       |EnemyBitMap:inst9|                                                                                                               ; 159 (159)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|EnemyBitMap:inst9                                                                                                                                                                                                                                                                                                     ; EnemyBitMap                       ; work         ;
;       |Enemy_move:inst1|                                                                                                                ; 331 (331)           ; 133 (133)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1                                                                                                                                                                                                                                                                                                      ; Enemy_move                        ; work         ;
;       |one_sec_counter:inst|                                                                                                            ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|one_sec_counter:inst                                                                                                                                                                                                                                                                                                  ; one_sec_counter                   ; work         ;
;       |random:inst2|                                                                                                                    ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst2                                                                                                                                                                                                                                                                                                          ; random                            ; work         ;
;       |random:inst5|                                                                                                                    ; 10 (10)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst5                                                                                                                                                                                                                                                                                                          ; random                            ; work         ;
;       |random_Y:inst4|                                                                                                                  ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random_Y:inst4                                                                                                                                                                                                                                                                                                        ; random_Y                          ; work         ;
;       |square_object:inst8|                                                                                                             ; 53 (53)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|square_object:inst8                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;    |Heart_X_position:inst27|                                                                                                            ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27                                                                                                                                                                                                                                                                                                                    ; Heart_X_position                  ; work         ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                ; lpm_constant                      ; work         ;
;          |lpm_constant_5i8:ag|                                                                                                          ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag                                                                                                                                                                                                                                                            ; lpm_constant_5i8                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 30 (16)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |House_Block_T:inst14|                                                                                                               ; 5559 (0)            ; 1190 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14                                                                                                                                                                                                                                                                                                                       ; House_Block_T                     ; work         ;
;       |House_X_position:inst7|                                                                                                          ; 27 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7                                                                                                                                                                                                                                                                                                ; House_X_position                  ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 27 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                            ; lpm_constant                      ; work         ;
;             |lpm_constant_qg8:ag|                                                                                                       ; 27 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag                                                                                                                                                                                                                                        ; lpm_constant_qg8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 27 (13)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |enemyY_position:inst2|                                                                                                           ; 34 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2                                                                                                                                                                                                                                                                                                 ; enemyY_position                   ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 34 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                             ; lpm_constant                      ; work         ;
;             |lpm_constant_lj8:ag|                                                                                                       ; 34 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag                                                                                                                                                                                                                                         ; lpm_constant_lj8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 34 (20)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |houseMatrixBitMap:inst1|                                                                                                         ; 5417 (5417)         ; 1051 (1051)               ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1                                                                                                                                                                                                                                                                                               ; houseMatrixBitMap                 ; work         ;
;       |random:inst17|                                                                                                                   ; 44 (44)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst17                                                                                                                                                                                                                                                                                                         ; random                            ; work         ;
;       |random:inst18|                                                                                                                   ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst18                                                                                                                                                                                                                                                                                                         ; random                            ; work         ;
;       |square_object:inst|                                                                                                              ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|square_object:inst                                                                                                                                                                                                                                                                                                    ; square_object                     ; work         ;
;    |PlaneLives_Block_T:inst23|                                                                                                          ; 208 (0)             ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23                                                                                                                                                                                                                                                                                                                  ; PlaneLives_Block_T                ; work         ;
;       |Lives_X_position:inst4|                                                                                                          ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4                                                                                                                                                                                                                                                                                           ; Lives_X_position                  ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                       ; lpm_constant                      ; work         ;
;             |lpm_constant_og8:ag|                                                                                                       ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag                                                                                                                                                                                                                                   ; lpm_constant_og8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 29 (15)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;       |Lives_Y_position:inst5|                                                                                                          ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5                                                                                                                                                                                                                                                                                           ; Lives_Y_position                  ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                       ; lpm_constant                      ; work         ;
;             |lpm_constant_pg8:ag|                                                                                                       ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag                                                                                                                                                                                                                                   ; lpm_constant_pg8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 29 (15)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;       |NumbersBitMap:inst3|                                                                                                             ; 84 (84)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|NumbersBitMap:inst3                                                                                                                                                                                                                                                                                              ; NumbersBitMap                     ; work         ;
;       |PlaneLives_controller:inst|                                                                                                      ; 7 (7)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|PlaneLives_controller:inst                                                                                                                                                                                                                                                                                       ; PlaneLives_controller             ; work         ;
;       |square_object:inst2|                                                                                                             ; 59 (59)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|square_object:inst2                                                                                                                                                                                                                                                                                              ; square_object                     ; work         ;
;    |SEG7:inst10|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SEG7:inst10                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work         ;
;    |Score_Block_T:inst26|                                                                                                               ; 498 (0)             ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26                                                                                                                                                                                                                                                                                                                       ; Score_Block_T                     ; work         ;
;       |NumbersBitMap:inst2|                                                                                                             ; 163 (163)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|NumbersBitMap:inst2                                                                                                                                                                                                                                                                                                   ; NumbersBitMap                     ; work         ;
;       |NumbersBitMap:inst3|                                                                                                             ; 163 (163)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|NumbersBitMap:inst3                                                                                                                                                                                                                                                                                                   ; NumbersBitMap                     ; work         ;
;       |NumbersBitMap:inst4|                                                                                                             ; 84 (84)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|NumbersBitMap:inst4                                                                                                                                                                                                                                                                                                   ; NumbersBitMap                     ; work         ;
;       |score_bitmap:inst5|                                                                                                              ; 18 (18)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_bitmap:inst5                                                                                                                                                                                                                                                                                                    ; score_bitmap                      ; work         ;
;       |score_controller:inst|                                                                                                           ; 20 (20)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst                                                                                                                                                                                                                                                                                                 ; score_controller                  ; work         ;
;       |square_object:inst11|                                                                                                            ; 18 (18)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|square_object:inst11                                                                                                                                                                                                                                                                                                  ; square_object                     ; work         ;
;       |square_object:inst6|                                                                                                             ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|square_object:inst6                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;       |square_object:inst7|                                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|square_object:inst7                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;       |square_object:inst8|                                                                                                             ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|square_object:inst8                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;    |Smiley_Block_T:inst8|                                                                                                               ; 1562 (0)            ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8                                                                                                                                                                                                                                                                                                                       ; Smiley_Block_T                    ; work         ;
;       |planeBitMap:inst1|                                                                                                               ; 1188 (1188)         ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|planeBitMap:inst1                                                                                                                                                                                                                                                                                                     ; planeBitMap                       ; work         ;
;       |plane_move:inst|                                                                                                                 ; 325 (325)           ; 102 (102)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst                                                                                                                                                                                                                                                                                                       ; plane_move                        ; work         ;
;       |square_object:inst6|                                                                                                             ; 49 (49)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|square_object:inst6                                                                                                                                                                                                                                                                                                   ; square_object                     ; work         ;
;    |TOP_KBD:inst16|                                                                                                                     ; 74 (0)              ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16                                                                                                                                                                                                                                                                                                                             ; TOP_KBD                           ; work         ;
;       |KBDINTF:inst|                                                                                                                    ; 40 (0)              ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16|KBDINTF:inst                                                                                                                                                                                                                                                                                                                ; KBDINTF                           ; work         ;
;          |bitrec:inst4|                                                                                                                 ; 16 (16)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16|KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                                   ; bitrec                            ; work         ;
;          |byterec:inst3|                                                                                                                ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16|KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                                  ; byterec                           ; work         ;
;          |lpf:inst5|                                                                                                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16|KBDINTF:inst|lpf:inst5                                                                                                                                                                                                                                                                                                      ; lpf                               ; work         ;
;       |keyPad_decoder:inst2|                                                                                                            ; 34 (34)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16|keyPad_decoder:inst2                                                                                                                                                                                                                                                                                                        ; keyPad_decoder                    ; work         ;
;    |VGA_Controller:inst|                                                                                                                ; 96 (96)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                        ; VGA_Controller                    ; work         ;
;    |game_controller:inst15|                                                                                                             ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller:inst15                                                                                                                                                                                                                                                                                                                     ; game_controller                   ; work         ;
;    |heart_Y_position:inst29|                                                                                                            ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29                                                                                                                                                                                                                                                                                                                    ; heart_Y_position                  ; work         ;
;       |lpm_constant:LPM_CONSTANT_component|                                                                                             ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                ; lpm_constant                      ; work         ;
;          |lpm_constant_rg8:ag|                                                                                                          ; 28 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag                                                                                                                                                                                                                                                            ; lpm_constant_rg8                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 28 (14)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |livesHeartBitMap:inst21|                                                                                                            ; 146 (146)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|livesHeartBitMap:inst21                                                                                                                                                                                                                                                                                                                    ; livesHeartBitMap                  ; work         ;
;    |lpm_rom:inst5|                                                                                                                      ; 150 (0)             ; 6 (0)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5                                                                                                                                                                                                                                                                                                                              ; lpm_rom                           ; work         ;
;       |altrom:srom|                                                                                                                     ; 150 (0)             ; 6 (0)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5|altrom:srom                                                                                                                                                                                                                                                                                                                  ; altrom                            ; work         ;
;          |altsyncram:rom_block|                                                                                                         ; 150 (0)             ; 6 (0)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5|altrom:srom|altsyncram:rom_block                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_br81:auto_generated|                                                                                            ; 150 (0)             ; 6 (6)                     ; 2457600           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_br81                   ; work         ;
;                |decode_s2a:rden_decode|                                                                                                 ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated|decode_s2a:rden_decode                                                                                                                                                                                                                                       ; decode_s2a                        ; work         ;
;                |mux_jhb:mux2|                                                                                                           ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated|mux_jhb:mux2                                                                                                                                                                                                                                                 ; mux_jhb                           ; work         ;
;    |objects_mux:inst25|                                                                                                                 ; 64 (64)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|objects_mux:inst25                                                                                                                                                                                                                                                                                                                         ; objects_mux                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 229 (1)             ; 279 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 228 (0)             ; 279 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 228 (0)             ; 279 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 228 (1)             ; 279 (15)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 227 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 227 (181)           ; 264 (234)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 27 (27)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 250 (2)             ; 487 (20)                  ; 40960             ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 248 (0)             ; 467 (0)                   ; 40960             ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 248 (67)            ; 467 (124)                 ; 40960             ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gh84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gh84:auto_generated                                                                                                                                                 ; altsyncram_gh84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 14 (1)              ; 66 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 10 (0)              ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 10 (0)              ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (11)             ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_r8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_r8i:auto_generated                                                             ; cntr_r8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |square_object:inst1|                                                                                                                ; 47 (47)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:inst1                                                                                                                                                                                                                                                                                                                        ; square_object                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 307200       ; 8            ; --           ; --           ; 2457600 ; RTL/tatooine-backgrounBitMap.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gh84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|CLK_31P5:inst7                                                                                                                                                                                                                                                      ; CLK_31P5.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|SM_Motion                                               ;
+-------------------------+-------------------------+---------------------+----------------+-------------------+-------------------------+
; Name                    ; SM_Motion.PigDamageLoad ; SM_Motion.HouseLoad ; SM_Motion.Idle ; SM_Motion.PreGame ; SM_Motion.WinningScreen ;
+-------------------------+-------------------------+---------------------+----------------+-------------------+-------------------------+
; SM_Motion.PreGame       ; 0                       ; 0                   ; 0              ; 0                 ; 0                       ;
; SM_Motion.Idle          ; 0                       ; 0                   ; 1              ; 1                 ; 0                       ;
; SM_Motion.HouseLoad     ; 0                       ; 1                   ; 0              ; 1                 ; 0                       ;
; SM_Motion.PigDamageLoad ; 1                       ; 0                   ; 0              ; 1                 ; 0                       ;
; SM_Motion.WinningScreen ; 0                       ; 0                   ; 0              ; 1                 ; 1                       ;
+-------------------------+-------------------------+---------------------+----------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|SM_Motion ;
+-------------------+----------------------------------------------------------------+
; Name              ; SM_Motion.MOVE_ST                                              ;
+-------------------+----------------------------------------------------------------+
; SM_Motion.IDLE_ST ; 0                                                              ;
; SM_Motion.MOVE_ST ; 1                                                              ;
+-------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|SM_Motion ;
+-------------------+----------------------------------------------------------------+
; Name              ; SM_Motion.MOVE_ST                                              ;
+-------------------+----------------------------------------------------------------+
; SM_Motion.IDLE_ST ; 0                                                              ;
; SM_Motion.MOVE_ST ; 1                                                              ;
+-------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|SM_Motion                                                                                  ;
+------------------------------+------------------------------+-----------------------------+-------------------+-------------------+------------------------------+
; Name                         ; SM_Motion.POSITION_CHANGE_ST ; SM_Motion.START_OF_FRAME_ST ; SM_Motion.MOVE_ST ; SM_Motion.IDLE_ST ; SM_Motion.POSITION_LIMITS_ST ;
+------------------------------+------------------------------+-----------------------------+-------------------+-------------------+------------------------------+
; SM_Motion.IDLE_ST            ; 0                            ; 0                           ; 0                 ; 0                 ; 0                            ;
; SM_Motion.MOVE_ST            ; 0                            ; 0                           ; 1                 ; 1                 ; 0                            ;
; SM_Motion.START_OF_FRAME_ST  ; 0                            ; 1                           ; 0                 ; 1                 ; 0                            ;
; SM_Motion.POSITION_CHANGE_ST ; 1                            ; 0                           ; 0                 ; 1                 ; 0                            ;
; SM_Motion.POSITION_LIMITS_ST ; 0                            ; 0                           ; 0                 ; 1                 ; 1                            ;
+------------------------------+------------------------------+-----------------------------+-------------------+-------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|SM_Motion                                                                                   ;
+------------------------------+------------------------------+-----------------------------+-------------------+-------------------+------------------------------+
; Name                         ; SM_Motion.POSITION_CHANGE_ST ; SM_Motion.START_OF_FRAME_ST ; SM_Motion.MOVE_ST ; SM_Motion.IDLE_ST ; SM_Motion.POSITION_LIMITS_ST ;
+------------------------------+------------------------------+-----------------------------+-------------------+-------------------+------------------------------+
; SM_Motion.IDLE_ST            ; 0                            ; 0                           ; 0                 ; 0                 ; 0                            ;
; SM_Motion.MOVE_ST            ; 0                            ; 0                           ; 1                 ; 1                 ; 0                            ;
; SM_Motion.START_OF_FRAME_ST  ; 0                            ; 1                           ; 0                 ; 1                 ; 0                            ;
; SM_Motion.POSITION_CHANGE_ST ; 1                            ; 0                           ; 0                 ; 1                 ; 0                            ;
; SM_Motion.POSITION_LIMITS_ST ; 0                            ; 0                           ; 0                 ; 1                 ; 1                            ;
+------------------------------+------------------------------+-----------------------------+-------------------+-------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|SM_Motion                                                                      ;
+------------------------------+------------------------------+-------------------+-------------------+-------------------+------------------------------+
; Name                         ; SM_Motion.POSITION_CHANGE_ST ; SM_Motion.WAIT_ST ; SM_Motion.MOVE_ST ; SM_Motion.IDLE_ST ; SM_Motion.POSITION_LIMITS_ST ;
+------------------------------+------------------------------+-------------------+-------------------+-------------------+------------------------------+
; SM_Motion.IDLE_ST            ; 0                            ; 0                 ; 0                 ; 0                 ; 0                            ;
; SM_Motion.MOVE_ST            ; 0                            ; 0                 ; 1                 ; 1                 ; 0                            ;
; SM_Motion.WAIT_ST            ; 0                            ; 1                 ; 0                 ; 1                 ; 0                            ;
; SM_Motion.POSITION_CHANGE_ST ; 1                            ; 0                 ; 0                 ; 1                 ; 0                            ;
; SM_Motion.POSITION_LIMITS_ST ; 0                            ; 0                 ; 0                 ; 1                 ; 1                            ;
+------------------------------+------------------------------+-------------------+-------------------+-------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst|state ;
+-----------------+---------------+-----------------+--------------------------------+
; Name            ; state.IDLE_ST ; state.UPDATE_ST ; state.MINUS_ST                 ;
+-----------------+---------------+-----------------+--------------------------------+
; state.IDLE_ST   ; 0             ; 0               ; 0                              ;
; state.MINUS_ST  ; 1             ; 0               ; 1                              ;
; state.UPDATE_ST ; 1             ; 1               ; 0                              ;
+-----------------+---------------+-----------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20|SM_Motion ;
+-------------------------+---------------------------------------------------------------+
; Name                    ; SM_Motion.SCREEN_OFF_ST                                       ;
+-------------------------+---------------------------------------------------------------+
; SM_Motion.SCREEN_ON_ST  ; 0                                                             ;
; SM_Motion.SCREEN_OFF_ST ; 1                                                             ;
+-------------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win2BitMap:inst17|SM_Motion ;
+-------------------------+------------------------------------------------------------+
; Name                    ; SM_Motion.SCREEN_OFF_ST                                    ;
+-------------------------+------------------------------------------------------------+
; SM_Motion.SCREEN_ON_ST  ; 0                                                          ;
; SM_Motion.SCREEN_OFF_ST ; 1                                                          ;
+-------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win1BitMap:inst18|SM_Motion ;
+-------------------------+------------------------------------------------------------+
; Name                    ; SM_Motion.SCREEN_OFF_ST                                    ;
+-------------------------+------------------------------------------------------------+
; SM_Motion.SCREEN_ON_ST  ; 0                                                          ;
; SM_Motion.SCREEN_OFF_ST ; 1                                                          ;
+-------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|BlackScreenBitMap:inst12|SM_Motion ;
+-------------------------+-------------------------------------------------------------------+
; Name                    ; SM_Motion.SCREEN_OFF_ST                                           ;
+-------------------------+-------------------------------------------------------------------+
; SM_Motion.SCREEN_ON_ST  ; 0                                                                 ;
; SM_Motion.SCREEN_OFF_ST ; 1                                                                 ;
+-------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_control:inst1|SM_Motion ;
+--------------------+-------------------+--------------------+----------------------+
; Name               ; SM_Motion.IDLE_ST ; SM_Motion.SHOOT_ST ; SM_Motion.DELAY_ST   ;
+--------------------+-------------------+--------------------+----------------------+
; SM_Motion.IDLE_ST  ; 0                 ; 0                  ; 0                    ;
; SM_Motion.DELAY_ST ; 1                 ; 0                  ; 1                    ;
; SM_Motion.SHOOT_ST ; 1                 ; 1                  ; 0                    ;
+--------------------+-------------------+--------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|PlaneLives_controller:inst|state ;
+-----------------+---------------+-----------------+------------------------------------------+
; Name            ; state.IDLE_ST ; state.UPDATE_ST ; state.PLUS_ST                            ;
+-----------------+---------------+-----------------+------------------------------------------+
; state.IDLE_ST   ; 0             ; 0               ; 0                                        ;
; state.PLUS_ST   ; 1             ; 0               ; 1                                        ;
; state.UPDATE_ST ; 1             ; 1               ; 0                                        ;
+-----------------+---------------+-----------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst|SM_Motion                  ;
+-----------------------------+-------------------+-----------------------------+-------------------+
; Name                        ; SM_Motion.IDLE_ST ; SM_Motion.START_OF_FRAME_ST ; SM_Motion.MOVE_ST ;
+-----------------------------+-------------------+-----------------------------+-------------------+
; SM_Motion.IDLE_ST           ; 0                 ; 0                           ; 0                 ;
; SM_Motion.MOVE_ST           ; 1                 ; 0                           ; 1                 ;
; SM_Motion.START_OF_FRAME_ST ; 1                 ; 1                           ; 0                 ;
+-----------------------------+-------------------+-----------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                               ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; House_Block_T:inst14|random:inst17|counter[1]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|rise_d      ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[7]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|rise_d      ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[6]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[7]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[6]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[9]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[10] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[11] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[0]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[8]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[2]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[3]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[4]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[8]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[2]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[1]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[12] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[13] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[5]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[0]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[14] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[21] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[20] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[15] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[19] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[18] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[17] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst17|counter[16] ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[5]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[4]  ; yes                                                              ; yes                                        ;
; House_Block_T:inst14|random:inst18|counter[3]  ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst5|counter[4]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst5|counter[3]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst5|counter[2]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst5|counter[1]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst5|counter[0]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random_Y:inst4|counter[0] ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random_Y:inst4|counter[1] ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random_Y:inst4|counter[2] ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random_Y:inst4|counter[3] ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst2|counter[0]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst2|counter[1]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst2|counter[2]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst2|counter[3]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random_Y:inst4|counter[4] ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst2|counter[4]   ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst5|rise_d       ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random_Y:inst4|rise_d     ; yes                                                              ; yes                                        ;
; Enemy_Block_T:inst30|random:inst2|rise_d       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 51      ;                                                                  ;                                            ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                          ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                         ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; EndGame_Block_T:inst20|Win2BitMap:inst17|RGBout[1]                             ; Stuck at GND due to stuck port data_in                                     ;
; Enemy_Block_T:inst30|Enemy_move:inst1|Yspeed[0]                                ; Stuck at GND due to stuck port data_in                                     ;
; Smiley_Block_T:inst8|plane_move:inst|speedUp_D[1..31]                          ; Stuck at GND due to stuck port data_in                                     ;
; Smiley_Block_T:inst8|plane_move:inst|speedDown_D[1..31]                        ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][3]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][2]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][1]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][0]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][4]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][5]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][6]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][9]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][10]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][11]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][12]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][0]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][1]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][2]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][3]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][4]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][5]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][6]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][9]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][10]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][11]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[1][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][0]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][1]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][2]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][3]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][4]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][5]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][6]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][9]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][10]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][11]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[2][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][0]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][1]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][2]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][3]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][4]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][5]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][6]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][9]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][10]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][11]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[3][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][0]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][1]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][2]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][3]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][4]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][5]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][6]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][9]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][10]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][11]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][12]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[4][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][0]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][1]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][2]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][3]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][4]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][5]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][6]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][9]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][10]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][11]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[5][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][0]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][1]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][2]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][3]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][4]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][5]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][6]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][9]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][10]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][11]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[6][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][0]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][1]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][2]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][3]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][4]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][5]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][6]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][9]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][10]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][11]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[7][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][0]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][1]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][2]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][3]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][4]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][5]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][6]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][9]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][10]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][11]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[8][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][0]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][1]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][2]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][3]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][4]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][5]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][6]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][7]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][8]    ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][9]    ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][10]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][11]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][12]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][13]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][14]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[9][15]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][0]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][1]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][2]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][3]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][4]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][5]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][6]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][7]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][8]   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][9]   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][10]  ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][11]  ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][12]  ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][13]  ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][14]  ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[10][15]  ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[22,23]                ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[20,21]                ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[19]                   ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[18]                   ; Stuck at VCC due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[16,17]                ; Stuck at GND due to stuck port data_in                                     ;
; Score_Block_T:inst26|score_bitmap:inst5|RGBout[1..7]                           ; Merged with Score_Block_T:inst26|score_bitmap:inst5|RGBout[0]              ;
; livesHeartBitMap:inst21|RGBout[6]                                              ; Merged with livesHeartBitMap:inst21|RGBout[7]                              ;
; EndGame_Block_T:inst20|GameOverBitMap:inst9|RGBout[0,1,5,6]                    ; Merged with EndGame_Block_T:inst20|GameOverBitMap:inst9|RGBout[7]          ;
; EndGame_Block_T:inst20|GameOverBitMap:inst9|RGBout[2,3]                        ; Merged with EndGame_Block_T:inst20|GameOverBitMap:inst9|RGBout[4]          ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][2]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][2]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][4]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][4]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][4]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][4]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][1]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][0]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][3]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][5]  ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[0]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[0]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[4]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[4]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[3]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[3]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[2]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[2]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[1]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[1]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[0]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[0]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[10]                            ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[10]           ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[9]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[9]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[8]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[8]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[7]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[7]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[6]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[6]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[5]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[5]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[4]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[4]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[3]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[3]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[2]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[2]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_y[1]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_y[1]            ;
; Smiley_Block_T:inst8|plane_move:inst|Ychagne[3,4,7..30]                        ; Merged with Smiley_Block_T:inst8|plane_move:inst|Ychagne[31]               ;
; Smiley_Block_T:inst8|plane_move:inst|Ychagne[5]                                ; Merged with Smiley_Block_T:inst8|plane_move:inst|Ychagne[6]                ;
; Smiley_Block_T:inst8|plane_move:inst|Ychagne[0]                                ; Merged with Smiley_Block_T:inst8|plane_move:inst|Ychagne[1]                ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][2]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][0]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][4]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]  ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][5]                  ; Merged with Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][5]  ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|levelFlag[1..9,11..31]            ; Merged with House_Block_T:inst14|houseMatrixBitMap:inst1|levelFlag[10]     ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|level[2..9,11..31]                ; Merged with House_Block_T:inst14|houseMatrixBitMap:inst1|level[10]         ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[10]                            ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[10]           ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[9]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[9]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[8]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[8]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[7]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[7]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[6]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[6]            ;
; Bird_Block_T:inst11|Bird_move:inst|start_bird_x[5]                             ; Merged with Bird_Block_T:inst11|Bird_move:inst4|start_bird_x[5]            ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationY[8]                   ; Merged with House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[8]   ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[1..4,9,10]           ; Merged with House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[0]   ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationY[0..5,9,10]           ; Merged with House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[0]   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[7,8,14,15]            ; Merged with AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[13]   ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[3,5]                  ; Merged with AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[2]    ;
; Bird_Block_T:inst11|bird_traces:inst16|Xposition_FixedPoint[1..5]              ; Merged with Bird_Block_T:inst11|bird_traces:inst16|Xposition_FixedPoint[0] ;
; Bird_Block_T:inst11|bird_traces:inst16|Yposition_FixedPoint[0..5]              ; Merged with Bird_Block_T:inst11|bird_traces:inst16|Xposition_FixedPoint[0] ;
; Bird_Block_T:inst11|bird_traces:inst17|Xposition_FixedPoint[1..5]              ; Merged with Bird_Block_T:inst11|bird_traces:inst17|Xposition_FixedPoint[0] ;
; Bird_Block_T:inst11|bird_traces:inst17|Yposition_FixedPoint[0..5]              ; Merged with Bird_Block_T:inst11|bird_traces:inst17|Xposition_FixedPoint[0] ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[13]                   ; Stuck at GND due to stuck port data_in                                     ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|level[10]                         ; Stuck at GND due to stuck port data_in                                     ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[8]                   ; Stuck at VCC due to stuck port data_in                                     ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[0]                   ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][0]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][0]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][5]                  ; Stuck at GND due to stuck port data_in                                     ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|levelFlag[10]                     ; Stuck at GND due to stuck port data_in                                     ;
; Smiley_Block_T:inst8|plane_move:inst|Ychagne[1]                                ; Stuck at GND due to stuck port data_in                                     ;
; Smiley_Block_T:inst8|plane_move:inst|Yposition[0]                              ; Merged with Smiley_Block_T:inst8|plane_move:inst|Yposition[1]              ;
; Smiley_Block_T:inst8|plane_move:inst|Yposition[1]                              ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst16|Xposition_FixedPoint[0]                 ; Stuck at GND due to stuck port data_in                                     ;
; Bird_Block_T:inst11|bird_traces:inst17|Xposition_FixedPoint[0]                 ; Stuck at GND due to stuck port data_in                                     ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|SM_Motion~9                       ; Lost fanout                                                                ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|SM_Motion~10                      ; Lost fanout                                                                ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|SM_Motion~12                      ; Lost fanout                                                                ;
; Bird_Block_T:inst11|bird_traces:inst16|SM_Motion~7                             ; Lost fanout                                                                ;
; Bird_Block_T:inst11|bird_traces:inst17|SM_Motion~7                             ; Lost fanout                                                                ;
; Bird_Block_T:inst11|Bird_move:inst4|SM_Motion~9                                ; Lost fanout                                                                ;
; Bird_Block_T:inst11|Bird_move:inst4|SM_Motion~10                               ; Lost fanout                                                                ;
; Bird_Block_T:inst11|Bird_move:inst|SM_Motion~9                                 ; Lost fanout                                                                ;
; Bird_Block_T:inst11|Bird_move:inst|SM_Motion~10                                ; Lost fanout                                                                ;
; Enemy_Block_T:inst30|Enemy_move:inst1|SM_Motion~9                              ; Lost fanout                                                                ;
; Enemy_Block_T:inst30|Enemy_move:inst1|SM_Motion~10                             ; Lost fanout                                                                ;
; Enemy_Block_T:inst30|Enemy_move:inst1|SM_Motion~12                             ; Lost fanout                                                                ;
; EndGame_Block_T:inst20|preGameBitMap:inst20|SM_Motion~7                        ; Lost fanout                                                                ;
; EndGame_Block_T:inst20|Win2BitMap:inst17|SM_Motion~7                           ; Lost fanout                                                                ;
; EndGame_Block_T:inst20|Win1BitMap:inst18|SM_Motion~7                           ; Lost fanout                                                                ;
; EndGame_Block_T:inst20|BlackScreenBitMap:inst12|SM_Motion~7                    ; Lost fanout                                                                ;
; Smiley_Block_T:inst8|plane_move:inst|SM_Motion~9                               ; Lost fanout                                                                ;
; Score_Block_T:inst26|score_controller:inst|countHIGH[3]                        ; Stuck at GND due to stuck port data_in                                     ;
; Score_Block_T:inst26|score_controller:inst|digitHIGH[3]                        ; Stuck at GND due to stuck port data_in                                     ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|address[4,5] ; Stuck at GND due to stuck port data_in                                     ;
; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|counter[3]                ; Stuck at GND due to stuck port data_in                                     ;
; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|digit[3]                  ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 687                                        ;                                                                            ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                             ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; House_Block_T:inst14|houseMatrixBitMap:inst1|level[10]                       ; Stuck at GND              ; House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[8],                ;
;                                                                              ; due to stuck port data_in ; House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[0]                 ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|ROM[0][13] ; Stuck at GND              ; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD[13]                 ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
; Score_Block_T:inst26|score_controller:inst|countHIGH[3]                      ; Stuck at GND              ; Score_Block_T:inst26|score_controller:inst|digitHIGH[3]                      ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|address[5] ; Stuck at GND              ; AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst|address[4] ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|counter[3]              ; Stuck at GND              ; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|digit[3]                ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3933  ;
; Number of registers using Synchronous Clear  ; 449   ;
; Number of registers using Synchronous Load   ; 1793  ;
; Number of registers using Asynchronous Clear ; 2888  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2139  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][6][0]                                                                                                                                                                                                                                                           ; 4       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[11][6][0]                                                                                                                                                                                                                                                           ; 4       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[11][6][3]                                                                                                                                                                                                                                                           ; 4       ;
; VGA_Controller:inst|oVGA_VS                                                                                                                                                                                                                                                                                                     ; 4       ;
; VGA_Controller:inst|oVGA_HS                                                                                                                                                                                                                                                                                                     ; 4       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[3]                                                                                                                                                                                                                                                                                ; 2       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[2]                                                                                                                                                                                                                                                                                ; 2       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[1]                                                                                                                                                                                                                                                                                ; 2       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[0]                                                                                                                                                                                                                                                                                ; 2       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[7]                                                                                                                                                                                                                                                                                ; 2       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[6]                                                                                                                                                                                                                                                                                ; 2       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[5]                                                                                                                                                                                                                                                                                ; 2       ;
; Bird_Block_T:inst11|TracesBitMap:inst2|RGBout[4]                                                                                                                                                                                                                                                                                ; 2       ;
; VGA_Controller:inst|oVGA_HS_d                                                                                                                                                                                                                                                                                                   ; 1       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|level[0]                                                                                                                                                                                                                                                                           ; 78      ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][8][0]                                                                                                                                                                                                                                                           ; 6       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][10][0]                                                                                                                                                                                                                                                          ; 9       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][12][0]                                                                                                                                                                                                                                                          ; 8       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[11][8][0]                                                                                                                                                                                                                                                           ; 7       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][7][1]                                                                                                                                                                                                                                                           ; 6       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[11][7][1]                                                                                                                                                                                                                                                           ; 6       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][8][1]                                                                                                                                                                                                                                                           ; 6       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[11][8][1]                                                                                                                                                                                                                                                           ; 5       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][11][1]                                                                                                                                                                                                                                                          ; 9       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][12][1]                                                                                                                                                                                                                                                          ; 8       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[11][7][3]                                                                                                                                                                                                                                                           ; 4       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[11][8][3]                                                                                                                                                                                                                                                           ; 5       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][13][3]                                                                                                                                                                                                                                                          ; 4       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][12][2]                                                                                                                                                                                                                                                          ; 7       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][9][2]                                                                                                                                                                                                                                                           ; 7       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][10][2]                                                                                                                                                                                                                                                          ; 7       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|MazeBitMapMask[10][11][2]                                                                                                                                                                                                                                                          ; 8       ;
; House_Block_T:inst14|houseMatrixBitMap:inst1|preGame                                                                                                                                                                                                                                                                            ; 5       ;
; Score_Block_T:inst26|score_controller:inst|digitHIGH[0]                                                                                                                                                                                                                                                                         ; 2       ;
; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|digit[0]                                                                                                                                                                                                                                                                   ; 2       ;
; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|digit[1]                                                                                                                                                                                                                                                                   ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SDO                                                                                                                                                                                                                                                                       ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                                                                 ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                                                                ; 2       ;
; House_Block_T:inst14|random:inst17|dout[1]                                                                                                                                                                                                                                                                                      ; 18      ;
; House_Block_T:inst14|random:inst18|dout[6]                                                                                                                                                                                                                                                                                      ; 38      ;
; House_Block_T:inst14|random:inst17|dout[2]                                                                                                                                                                                                                                                                                      ; 13      ;
; House_Block_T:inst14|random:inst18|dout[7]                                                                                                                                                                                                                                                                                      ; 42      ;
; House_Block_T:inst14|random:inst17|dout[0]                                                                                                                                                                                                                                                                                      ; 16      ;
; House_Block_T:inst14|random:inst17|dout[9]                                                                                                                                                                                                                                                                                      ; 11      ;
; House_Block_T:inst14|random:inst18|dout[0]                                                                                                                                                                                                                                                                                      ; 13      ;
; House_Block_T:inst14|random:inst18|dout[2]                                                                                                                                                                                                                                                                                      ; 8       ;
; House_Block_T:inst14|random:inst18|dout[1]                                                                                                                                                                                                                                                                                      ; 14      ;
; House_Block_T:inst14|random:inst17|dout[11]                                                                                                                                                                                                                                                                                     ; 10      ;
; House_Block_T:inst14|random:inst17|dout[12]                                                                                                                                                                                                                                                                                     ; 13      ;
; House_Block_T:inst14|random:inst17|dout[13]                                                                                                                                                                                                                                                                                     ; 11      ;
; House_Block_T:inst14|random:inst17|dout[14]                                                                                                                                                                                                                                                                                     ; 5       ;
; House_Block_T:inst14|random:inst17|dout[6]                                                                                                                                                                                                                                                                                      ; 12      ;
; House_Block_T:inst14|random:inst17|dout[10]                                                                                                                                                                                                                                                                                     ; 8       ;
; House_Block_T:inst14|random:inst17|dout[5]                                                                                                                                                                                                                                                                                      ; 14      ;
; House_Block_T:inst14|random:inst17|dout[4]                                                                                                                                                                                                                                                                                      ; 15      ;
; House_Block_T:inst14|random:inst17|dout[3]                                                                                                                                                                                                                                                                                      ; 14      ;
; House_Block_T:inst14|random:inst17|dout[7]                                                                                                                                                                                                                                                                                      ; 10      ;
; House_Block_T:inst14|random:inst17|dout[8]                                                                                                                                                                                                                                                                                      ; 9       ;
; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|counter[0]                                                                                                                                                                                                                                                                 ; 5       ;
; PlaneLives_Block_T:inst23|PlaneLives_controller:inst|counter[1]                                                                                                                                                                                                                                                                 ; 7       ;
; Score_Block_T:inst26|score_controller:inst|countHIGH[0]                                                                                                                                                                                                                                                                         ; 5       ;
; Enemy_Block_T:inst30|random_Y:inst4|dout[2]                                                                                                                                                                                                                                                                                     ; 94      ;
; Enemy_Block_T:inst30|random_Y:inst4|dout[1]                                                                                                                                                                                                                                                                                     ; 85      ;
; Enemy_Block_T:inst30|random:inst2|dout[2]                                                                                                                                                                                                                                                                                       ; 91      ;
; Enemy_Block_T:inst30|random:inst2|dout[1]                                                                                                                                                                                                                                                                                       ; 70      ;
; AUDIO:inst18|sintable:inst1|volume_level[1]                                                                                                                                                                                                                                                                                     ; 11      ;
; AUDIO:inst18|sintable:inst1|volume_level[0]                                                                                                                                                                                                                                                                                     ; 12      ;
; AUDIO:inst18|sintable:inst1|volume_d                                                                                                                                                                                                                                                                                            ; 1       ;
; Enemy_Block_T:inst30|random:inst5|dout[0]                                                                                                                                                                                                                                                                                       ; 5       ;
; Enemy_Block_T:inst30|random:inst5|dout[1]                                                                                                                                                                                                                                                                                       ; 4       ;
; Enemy_Block_T:inst30|random:inst5|dout[2]                                                                                                                                                                                                                                                                                       ; 3       ;
; Enemy_Block_T:inst30|random:inst5|dout[3]                                                                                                                                                                                                                                                                                       ; 5       ;
; TOP_KBD:inst16|KBDINTF:inst|lpf:inst5|SM_LPF                                                                                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 89                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[7]                                                                                                                                           ;
; 14:1               ; 5 bits    ; 45 LEs        ; 40 LEs               ; 5 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|pigLocationX[8]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|Selector0                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|Selector1                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|historyIndex[3]                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|historyIndex[1]                                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Yposition[5]                                                                                                                                                       ;
; 6:1                ; 15 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Yposition[28]                                                                                                                                                      ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Yposition[6]                                                                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Yposition[0]                                                                                                                                                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Yposition[23]                                                                                                                                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Yposition[13]                                                                                                                                                       ;
; 6:1                ; 20 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Xposition[31]                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Xposition[9]                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Xposition[17]                                                                                                                                                    ;
; 12:1               ; 10 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Xspeed[9]                                                                                                                                                          ;
; 12:1               ; 10 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Xspeed[10]                                                                                                                                                          ;
; 14:1               ; 10 bits   ; 90 LEs        ; 20 LEs               ; 70 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Yspeed[7]                                                                                                                                                          ;
; 14:1               ; 10 bits   ; 90 LEs        ; 20 LEs               ; 70 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Yspeed[10]                                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Selector130                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Selector132                                                                                                                                                      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Selector108                                                                                                                                                        ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Selector108                                                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Selector111                                                                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Selector112                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20|counter[18]                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win2BitMap:inst17|counter[1]                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win1BitMap:inst18|counter[30]                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|BlackScreenBitMap:inst12|counter[28]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst|countMID[3]                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst|countLOW[1]                                                                                                                                                 ;
; 18:1               ; 7 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux:inst25|RGBOut[3]                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinBitMap:inst11|Mux74                                                                                                                                                          ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|Mux64                                                                                                                                                     ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|Mux1956                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|Mux1231                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1|Mux681                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst|SD_COUNTER[1]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]                          ;
; 16:1               ; 21 bits   ; 210 LEs       ; 126 LEs              ; 84 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|Yposition_FixedPoint[14]                                                                                                                                        ;
; 16:1               ; 21 bits   ; 210 LEs       ; 126 LEs              ; 84 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|Yposition_FixedPoint[8]                                                                                                                                         ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Xposition[0]                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Xposition[24]                                                                                                                                                      ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst4|Xposition[15]                                                                                                                                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Xposition[2]                                                                                                                                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Xposition[30]                                                                                                                                                       ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst|Xposition[9]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|birdBitMap:inst6|Mux451                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|birdBitMap:inst6|Mux209                                                                                                                                                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|birdBitMap:inst6|Mux230                                                                                                                                                            ;
; 49:1               ; 2 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20|RGBout[6]                                                                                                                                                  ;
; 52:1               ; 2 bits    ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20|RGBout[7]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20|Mux338                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20|Mux338                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[8]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[8]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]           ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Yposition[0]                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Yposition[8]                                                                                                                                                     ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Yposition[15]                                                                                                                                                    ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1|Xspeed[20]                                                                                                                                                       ;
; 65:1               ; 5 bits    ; 215 LEs       ; 215 LEs              ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|planeBitMap:inst1|RGBout[3]                                                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated|mux_jhb:mux2|l3_w6_n4_mux_dataout                                                                                        ;
; 33:1               ; 7 bits    ; 154 LEs       ; 154 LEs              ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated|mux_jhb:mux2|l6_w6_n0_mux_dataout                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16|keyPad_decoder:inst2|keyIsPressed[6]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst|DACdata_fifo[15]                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst|serial_cnt[16]                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst|Ychagne[2]                                                                                                                                                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst|DACdata_fifo[10]                                                                                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|TOP_KBD:inst16|keyPad_decoder:inst2|key[3]                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst|Xspeed                                                                                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst|Xposition                                                                                                                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst|Yposition                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_KBD:inst16|KBDINTF:inst                                                                                                      ;
+--------------------------------------------------------------------------------+--------------------+------+--------------------------------------------+
; Assignment                                                                     ; Value              ; From ; To                                         ;
+--------------------------------------------------------------------------------+--------------------+------+--------------------------------------------+
; LOCATION                                                                       ; PIN_Y21            ;      ; ADC_CONVST                                 ;
; LOCATION                                                                       ; PIN_W22            ;      ; ADC_DIN                                    ;
; LOCATION                                                                       ; PIN_V23            ;      ; ADC_DOUT                                   ;
; LOCATION                                                                       ; PIN_W24            ;      ; ADC_SCLK                                   ;
; LOCATION                                                                       ; PIN_AC22           ;      ; AUDOUT[0]                                  ;
; LOCATION                                                                       ; PIN_AH29           ;      ; AUDOUT[1]                                  ;
; LOCATION                                                                       ; PIN_AF30           ;      ; AUDOUT[2]                                  ;
; LOCATION                                                                       ; PIN_AF29           ;      ; AUDOUT[3]                                  ;
; LOCATION                                                                       ; PIN_AG30           ;      ; AUDOUT[4]                                  ;
; LOCATION                                                                       ; PIN_AH30           ;      ; AUDOUT[5]                                  ;
; LOCATION                                                                       ; PIN_Y24            ;      ; AUDOUT[6]                                  ;
; LOCATION                                                                       ; PIN_Y23            ;      ; AUDOUT[7]                                  ;
; LOCATION                                                                       ; PIN_AJ29           ;      ; AUD_ADCDAT                                 ;
; LOCATION                                                                       ; PIN_AF14           ;      ; CLOCK_50                                   ;
; LOCATION                                                                       ; PIN_W17            ;      ; HEX0[0]                                    ;
; LOCATION                                                                       ; PIN_V18            ;      ; HEX0[1]                                    ;
; LOCATION                                                                       ; PIN_AG17           ;      ; HEX0[2]                                    ;
; LOCATION                                                                       ; PIN_AG16           ;      ; HEX0[3]                                    ;
; LOCATION                                                                       ; PIN_AH17           ;      ; HEX0[4]                                    ;
; LOCATION                                                                       ; PIN_AG18           ;      ; HEX0[5]                                    ;
; LOCATION                                                                       ; PIN_AH18           ;      ; HEX0[6]                                    ;
; LOCATION                                                                       ; PIN_AF16           ;      ; HEX1[0]                                    ;
; LOCATION                                                                       ; PIN_V16            ;      ; HEX1[1]                                    ;
; LOCATION                                                                       ; PIN_AE16           ;      ; HEX1[2]                                    ;
; LOCATION                                                                       ; PIN_AD17           ;      ; HEX1[3]                                    ;
; LOCATION                                                                       ; PIN_AE18           ;      ; HEX1[4]                                    ;
; LOCATION                                                                       ; PIN_AE17           ;      ; HEX1[5]                                    ;
; LOCATION                                                                       ; PIN_V17            ;      ; HEX1[6]                                    ;
; LOCATION                                                                       ; PIN_AA21           ;      ; HEX2[0]                                    ;
; LOCATION                                                                       ; PIN_AB17           ;      ; HEX2[1]                                    ;
; LOCATION                                                                       ; PIN_AA18           ;      ; HEX2[2]                                    ;
; LOCATION                                                                       ; PIN_Y17            ;      ; HEX2[3]                                    ;
; LOCATION                                                                       ; PIN_Y18            ;      ; HEX2[4]                                    ;
; LOCATION                                                                       ; PIN_AF18           ;      ; HEX2[5]                                    ;
; LOCATION                                                                       ; PIN_W16            ;      ; HEX2[6]                                    ;
; LOCATION                                                                       ; PIN_Y19            ;      ; HEX3[0]                                    ;
; LOCATION                                                                       ; PIN_W19            ;      ; HEX3[1]                                    ;
; LOCATION                                                                       ; PIN_AD19           ;      ; HEX3[2]                                    ;
; LOCATION                                                                       ; PIN_AA20           ;      ; HEX3[3]                                    ;
; LOCATION                                                                       ; PIN_AC20           ;      ; HEX3[4]                                    ;
; LOCATION                                                                       ; PIN_AA19           ;      ; HEX3[5]                                    ;
; LOCATION                                                                       ; PIN_AD20           ;      ; HEX3[6]                                    ;
; LOCATION                                                                       ; PIN_AD21           ;      ; HEX4[0]                                    ;
; LOCATION                                                                       ; PIN_AG22           ;      ; HEX4[1]                                    ;
; LOCATION                                                                       ; PIN_AE22           ;      ; HEX4[2]                                    ;
; LOCATION                                                                       ; PIN_AE23           ;      ; HEX4[3]                                    ;
; LOCATION                                                                       ; PIN_AG23           ;      ; HEX4[4]                                    ;
; LOCATION                                                                       ; PIN_AF23           ;      ; HEX4[5]                                    ;
; LOCATION                                                                       ; PIN_AH22           ;      ; HEX4[6]                                    ;
; LOCATION                                                                       ; PIN_AF21           ;      ; HEX5[0]                                    ;
; LOCATION                                                                       ; PIN_AG21           ;      ; HEX5[1]                                    ;
; LOCATION                                                                       ; PIN_AF20           ;      ; HEX5[2]                                    ;
; LOCATION                                                                       ; PIN_AG20           ;      ; HEX5[3]                                    ;
; LOCATION                                                                       ; PIN_AE19           ;      ; HEX5[4]                                    ;
; LOCATION                                                                       ; PIN_AF19           ;      ; HEX5[5]                                    ;
; LOCATION                                                                       ; PIN_AB21           ;      ; HEX5[6]                                    ;
; LOCATION                                                                       ; PIN_AK4            ;      ; KEY[1]                                     ;
; LOCATION                                                                       ; PIN_AA14           ;      ; KEY[2]                                     ;
; LOCATION                                                                       ; PIN_AA15           ;      ; KEY[3]                                     ;
; LOCATION                                                                       ; PIN_AD24           ;      ; LEDR[3]                                    ;
; LOCATION                                                                       ; PIN_AG25           ;      ; LEDR[4]                                    ;
; LOCATION                                                                       ; PIN_AK29           ;      ; OVGA[0]                                    ;
; LOCATION                                                                       ; PIN_AH25           ;      ; OVGA[10]                                   ;
; LOCATION                                                                       ; PIN_AK24           ;      ; OVGA[11]                                   ;
; LOCATION                                                                       ; PIN_AJ24           ;      ; OVGA[12]                                   ;
; LOCATION                                                                       ; PIN_AH24           ;      ; OVGA[13]                                   ;
; LOCATION                                                                       ; PIN_AK23           ;      ; OVGA[14]                                   ;
; LOCATION                                                                       ; PIN_AH23           ;      ; OVGA[15]                                   ;
; LOCATION                                                                       ; PIN_AJ21           ;      ; OVGA[16]                                   ;
; LOCATION                                                                       ; PIN_AJ20           ;      ; OVGA[17]                                   ;
; LOCATION                                                                       ; PIN_AH20           ;      ; OVGA[18]                                   ;
; LOCATION                                                                       ; PIN_AJ19           ;      ; OVGA[19]                                   ;
; LOCATION                                                                       ; PIN_AK28           ;      ; OVGA[1]                                    ;
; LOCATION                                                                       ; PIN_AH19           ;      ; OVGA[20]                                   ;
; LOCATION                                                                       ; PIN_AJ17           ;      ; OVGA[21]                                   ;
; LOCATION                                                                       ; PIN_AJ16           ;      ; OVGA[22]                                   ;
; LOCATION                                                                       ; PIN_AK16           ;      ; OVGA[23]                                   ;
; LOCATION                                                                       ; PIN_AK19           ;      ; OVGA[24]                                   ;
; LOCATION                                                                       ; PIN_AK18           ;      ; OVGA[25]                                   ;
; LOCATION                                                                       ; PIN_AJ22           ;      ; OVGA[26]                                   ;
; LOCATION                                                                       ; PIN_AK22           ;      ; OVGA[27]                                   ;
; LOCATION                                                                       ; PIN_AK21           ;      ; OVGA[28]                                   ;
; LOCATION                                                                       ; PIN_AK27           ;      ; OVGA[2]                                    ;
; LOCATION                                                                       ; PIN_AJ27           ;      ; OVGA[3]                                    ;
; LOCATION                                                                       ; PIN_AH27           ;      ; OVGA[4]                                    ;
; LOCATION                                                                       ; PIN_AF26           ;      ; OVGA[5]                                    ;
; LOCATION                                                                       ; PIN_AG26           ;      ; OVGA[6]                                    ;
; LOCATION                                                                       ; PIN_AJ26           ;      ; OVGA[7]                                    ;
; LOCATION                                                                       ; PIN_AK26           ;      ; OVGA[8]                                    ;
; LOCATION                                                                       ; PIN_AJ25           ;      ; OVGA[9]                                    ;
; LOCATION                                                                       ; PIN_AB25           ;      ; PS2_CLK                                    ;
; LOCATION                                                                       ; PIN_AA25           ;      ; PS2_DAT                                    ;
; LOCATION                                                                       ; PIN_AB30           ;      ; SW[0]                                      ;
; LOCATION                                                                       ; PIN_Y27            ;      ; SW[1]                                      ;
; LOCATION                                                                       ; PIN_AB28           ;      ; SW[2]                                      ;
; LOCATION                                                                       ; PIN_AC30           ;      ; SW[3]                                      ;
; LOCATION                                                                       ; PIN_W25            ;      ; SW[4]                                      ;
; LOCATION                                                                       ; PIN_V25            ;      ; SW[5]                                      ;
; LOCATION                                                                       ; PIN_AC28           ;      ; SW[6]                                      ;
; LOCATION                                                                       ; PIN_AD30           ;      ; SW[7]                                      ;
; LOCATION                                                                       ; PIN_AC29           ;      ; SW[8]                                      ;
; LOCATION                                                                       ; PIN_AA30           ;      ; SW[9]                                      ;
; LOCATION                                                                       ; PIN_AA24           ;      ; ball_toggle                                ;
; LOCATION                                                                       ; PIN_AE11           ;      ; greenLight                                 ;
; LOCATION                                                                       ; PIN_AB23           ;      ; ir_write                                   ;
; LOCATION                                                                       ; PIN_AF25           ;      ; numKey[0]                                  ;
; LOCATION                                                                       ; PIN_AE24           ;      ; numKey[1]                                  ;
; LOCATION                                                                       ; PIN_AF24           ;      ; numKey[2]                                  ;
; LOCATION                                                                       ; PIN_AB22           ;      ; numKey[3]                                  ;
; LOCATION                                                                       ; PIN_AF9            ;      ; redLight                                   ;
; LOCATION                                                                       ; PIN_AJ4            ;      ; resetN_pin                                 ;
; LOCATION                                                                       ; PIN_AC23           ;      ; sound_on                                   ;
; LOCATION                                                                       ; PIN_AE7            ;      ; yellowLight                                ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                ;      ;                                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                ;      ;                                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;                                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;                                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;                                            ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;                                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;                                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;                                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;                                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;                                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;                                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;                                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;                                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                 ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO               ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO               ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                 ;      ;                                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                 ;      ;                                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;                                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;                                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;                                            ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;                                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;                                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;                                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;                                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;                                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;                                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;                                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;                                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;                                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;                                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;                                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;                                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;                                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;                                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;                                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;                                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;                                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;                                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;                                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;                                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;                                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;                                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;                                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;                                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;                                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;                                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;                                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;                                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;                                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;                                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;                                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;                                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;                                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;                                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;                                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;                                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;                                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;                                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;                                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;                                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;                                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;                                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;                                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;                                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;                                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;                                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;                                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;                                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;                                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;                                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;                                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;                                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;                                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;                                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;                                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;                                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;                                            ;
; PRPOF_ID                                                                       ; OFF                ;      ;                                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;                                            ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;                                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;                                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                ;      ;                                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;                                            ;
; PCI_IO                                                                         ; OFF                ;      ;                                            ;
; TURBO_BIT                                                                      ; ON                 ;      ;                                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;                                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;                                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;                                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;                                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;                                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;                                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;                                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;                                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;                                            ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;                                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;                                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;                                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;                                            ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;                                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;                                            ;
; PLL_BANDWIDTH_PRESET                                                           ; AUTO               ;      ; *CLK_31P5_0002*|altera_pll:altera_pll_i*|* ;
; PLL_COMPENSATION_MODE                                                          ; DIRECT             ;      ; *CLK_31P5_0002*|altera_pll:altera_pll_i*|* ;
; PLL_AUTO_RESET                                                                 ; OFF                ;      ; *CLK_31P5_0002*|altera_pll:altera_pll_i*|* ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[0]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[1]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[2]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[3]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[4]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[5]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[6]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUDOUT[7]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; AUD_ADCDAT                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[0]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[1]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[2]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[3]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[4]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[5]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[6]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; BG_RGB[7]                                  ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; CLOCK_50                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; ENABLE_SOF                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[0]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[1]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[2]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[3]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[4]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[5]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; HEX0[6]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[0]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[10]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[11]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[12]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[13]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[14]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[15]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[16]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[17]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[18]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[19]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[1]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[20]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[21]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[22]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[23]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[24]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[25]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[26]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[27]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[28]                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[2]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[3]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[4]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[5]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[6]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[7]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[8]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; OVGA[9]                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_CLK                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; PS2_DAT                                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; boardersDrawReq                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; greenLight                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; redLight                                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; resetN_pin                                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL        ;      ; yellowLight                                ;
+--------------------------------------------------------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for House_Block_T:inst14|random:inst17 ;
+-------------------+-------+------+------------------------+
; Assignment        ; Value ; From ; To                     ;
+-------------------+-------+------+------------------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[21]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[20]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[19]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[18]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[17]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[16]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[15]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[14]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[13]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[12]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[11]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[10]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]             ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d                 ;
+-------------------+-------+------+------------------------+


+-----------------------------------------------------------+
; Source assignments for House_Block_T:inst14|random:inst18 ;
+-------------------+-------+------+------------------------+
; Assignment        ; Value ; From ; To                     ;
+-------------------+-------+------+------------------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[8]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]             ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]             ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d                 ;
+-------------------+-------+------+------------------------+


+----------------------------------------------------------+
; Source assignments for Enemy_Block_T:inst30|random:inst5 ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[4]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]            ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d                ;
+-------------------+-------+------+-----------------------+


+----------------------------------------------------------+
; Source assignments for Enemy_Block_T:inst30|random:inst2 ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[4]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]            ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d                ;
+-------------------+-------+------+-----------------------+


+------------------------------------------------------------+
; Source assignments for Enemy_Block_T:inst30|random_Y:inst4 ;
+-------------------+-------+------+-------------------------+
; Assignment        ; Value ; From ; To                      ;
+-------------------+-------+------+-------------------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[4]              ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]              ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]              ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]              ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]              ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d                  ;
+-------------------+-------+------+-------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 31.500000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block_T:inst8|square_object:inst6 ;
+-----------------+---------+-----------------------------------------------------------+
; Parameter Name  ; Value   ; Type                                                      ;
+-----------------+---------+-----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 128     ; Signed Integer                                            ;
; OBJECT_HEIGHT_Y ; 64      ; Signed Integer                                            ;
; OBJECT_COLOR    ; 0000011 ; Unsigned Binary                                           ;
+-----------------+---------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block_T:inst8|plane_move:inst ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; INITIAL_X       ; 32    ; Signed Integer                                          ;
; INITIAL_Y       ; 185   ; Signed Integer                                          ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                          ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                          ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: House_Block_T:inst14|square_object:inst ;
+-----------------+----------+---------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                    ;
+-----------------+----------+---------------------------------------------------------+
; OBJECT_WIDTH_X  ; 512      ; Signed Integer                                          ;
; OBJECT_HEIGHT_Y ; 416      ; Signed Integer                                          ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                                         ;
+-----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                 ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                       ;
; LPM_CVALUE         ; 72               ; Signed Integer                                                                       ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                              ;
; CBXI_PARAMETER     ; lpm_constant_qg8 ; Untyped                                                                              ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: House_Block_T:inst14|random:inst17 ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; SIZE_BITS      ; 22      ; Signed Integer                                       ;
; MIN_VAL        ; 0       ; Unsigned Integer                                     ;
; MAX_VAL        ; 4194303 ; Unsigned Integer                                     ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: House_Block_T:inst14|random:inst18 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE_BITS      ; 9     ; Signed Integer                                         ;
; MIN_VAL        ; 0     ; Unsigned Integer                                       ;
; MAX_VAL        ; 511   ; Unsigned Integer                                       ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                      ;
; LPM_CVALUE         ; 250              ; Signed Integer                                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_lj8 ; Untyped                                                                             ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|square_object:inst8 ;
+-----------------+----------+----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                     ;
+-----------------+----------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32       ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                                           ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                                          ;
+-----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|Enemy_move:inst1 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; INITIAL_X       ; 500   ; Signed Integer                                           ;
; INITIAL_Y       ; 300   ; Signed Integer                                           ;
; INITIAL_SPEED_X ; 2     ; Signed Integer                                           ;
; INITIAL_SPEED_Y ; 2     ; Signed Integer                                           ;
; MAX_SPEED_X     ; 40    ; Signed Integer                                           ;
; MAX_SPEED_Y     ; 40    ; Signed Integer                                           ;
; X_ACCEL         ; 10    ; Signed Integer                                           ;
; Y_ACCEL         ; 10    ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|one_sec_counter:inst ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; oneSecVal      ; 5000  ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|random:inst5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; SIZE_BITS      ; 5     ; Signed Integer                                        ;
; MIN_VAL        ; 00000 ; Unsigned Binary                                       ;
; MAX_VAL        ; 11111 ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|random:inst2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; SIZE_BITS      ; 5     ; Signed Integer                                        ;
; MIN_VAL        ; 0     ; Unsigned Integer                                      ;
; MAX_VAL        ; 12    ; Unsigned Integer                                      ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Enemy_Block_T:inst30|random_Y:inst4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE_BITS      ; 5     ; Signed Integer                                          ;
; MIN_VAL        ; 0     ; Unsigned Integer                                        ;
; MAX_VAL        ; 12    ; Unsigned Integer                                        ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst3 ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                             ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                             ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                            ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|Bird_move:inst ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; initial_y_speed ; 0     ; Signed Integer                                        ;
; Y_ACCEL         ; -10   ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst8 ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                             ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                             ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                            ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|Bird_move:inst4 ;
+-----------------+-------+--------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                   ;
+-----------------+-------+--------------------------------------------------------+
; initial_y_speed ; 0     ; Signed Integer                                         ;
; Y_ACCEL         ; -10   ; Signed Integer                                         ;
+-----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst12 ;
+-----------------+----------+----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                     ;
+-----------------+----------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32       ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                                           ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                                          ;
+-----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|bird_traces:inst17 ;
+------------------------+-------+----------------------------------------------------+
; Parameter Name         ; Value ; Type                                               ;
+------------------------+-------+----------------------------------------------------+
; FIXED_POINT_MULTIPLIER ; 64    ; Signed Integer                                     ;
; OBJECT_WIDTH_X         ; 16    ; Signed Integer                                     ;
; OBJECT_HEIGHT_Y        ; 16    ; Signed Integer                                     ;
; SafetyMargin           ; 2     ; Signed Integer                                     ;
; DELAY_FRAMES           ; 10    ; Signed Integer                                     ;
+------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|square_object:inst11 ;
+-----------------+----------+----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                     ;
+-----------------+----------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32       ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                                           ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                                          ;
+-----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bird_Block_T:inst11|bird_traces:inst16 ;
+------------------------+-------+----------------------------------------------------+
; Parameter Name         ; Value ; Type                                               ;
+------------------------+-------+----------------------------------------------------+
; FIXED_POINT_MULTIPLIER ; 64    ; Signed Integer                                     ;
; OBJECT_WIDTH_X         ; 16    ; Signed Integer                                     ;
; OBJECT_HEIGHT_Y        ; 16    ; Signed Integer                                     ;
; SafetyMargin           ; 2     ; Signed Integer                                     ;
; DELAY_FRAMES           ; 10    ; Signed Integer                                     ;
+------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|NumbersBitMap:inst3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; digit_color    ; 255   ; Unsigned Integer                                                  ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|square_object:inst2 ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                                   ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                                   ;
; OBJECT_COLOR    ; 255   ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                      ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                            ;
; LPM_CVALUE         ; 100              ; Signed Integer                                                                            ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                   ;
; CBXI_PARAMETER     ; lpm_constant_og8 ; Untyped                                                                                   ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                      ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                            ;
; LPM_CVALUE         ; 400              ; Signed Integer                                                                            ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                   ;
; CBXI_PARAMETER     ; lpm_constant_pg8 ; Untyped                                                                                   ;
+--------------------+------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst2 ;
+-----------------+----------+------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                       ;
+-----------------+----------+------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                             ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                             ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                            ;
+-----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                      ;
; LPM_CVALUE         ; 284              ; Signed Integer                                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_3i8 ; Untyped                                                                             ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                     ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                           ;
; LPM_CVALUE         ; 200              ; Signed Integer                                                                           ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                  ;
; CBXI_PARAMETER     ; lpm_constant_9i8 ; Untyped                                                                                  ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|BlackScreenBitMap:inst12 ;
+--------------------+----------+--------------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                         ;
+--------------------+----------+--------------------------------------------------------------+
; digit_color        ; 00000000 ; Unsigned Binary                                              ;
; SCREEN_ON_DURATION ; 100000   ; Signed Integer                                               ;
+--------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|one_sec_counter:inst5 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; oneSecVal      ; 50000000 ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst1 ;
+-----------------+----------+------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                       ;
+-----------------+----------+------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 639      ; Signed Integer                                             ;
; OBJECT_HEIGHT_Y ; 490      ; Signed Integer                                             ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                            ;
+-----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst ;
+-----------------+----------+-----------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                      ;
+-----------------+----------+-----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32       ; Signed Integer                                            ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                                            ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                           ;
+-----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                     ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                           ;
; LPM_CVALUE         ; 300              ; Signed Integer                                                                           ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                  ;
; CBXI_PARAMETER     ; lpm_constant_4i8 ; Untyped                                                                                  ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|Win1BitMap:inst18 ;
+--------------------+-------+----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                     ;
+--------------------+-------+----------------------------------------------------------+
; SCREEN_ON_DURATION ; 500   ; Signed Integer                                           ;
+--------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst10 ;
+-----------------+----------+-------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                        ;
+-----------------+----------+-------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 127      ; Signed Integer                                              ;
; OBJECT_HEIGHT_Y ; 125      ; Signed Integer                                              ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                             ;
+-----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|Win2BitMap:inst17 ;
+--------------------+-------+----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                     ;
+--------------------+-------+----------------------------------------------------------+
; SCREEN_ON_DURATION ; 500   ; Signed Integer                                           ;
+--------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst15 ;
+-----------------+----------+-------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                        ;
+-----------------+----------+-------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 127      ; Signed Integer                                              ;
; OBJECT_HEIGHT_Y ; 127      ; Signed Integer                                              ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                             ;
+-----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|preGameBitMap:inst20 ;
+--------------------+-------+-------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                        ;
+--------------------+-------+-------------------------------------------------------------+
; SCREEN_ON_DURATION ; 500   ; Signed Integer                                              ;
+--------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|square_object:inst19 ;
+-----------------+----------+-------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                        ;
+-----------------+----------+-------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 260      ; Signed Integer                                              ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                              ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                             ;
+-----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                     ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                           ;
; LPM_CVALUE         ; 200              ; Signed Integer                                                                           ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                  ;
; CBXI_PARAMETER     ; lpm_constant_9i8 ; Untyped                                                                                  ;
+--------------------+------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst1 ;
+-----------------+----------+-------------------------------------+
; Parameter Name  ; Value    ; Type                                ;
+-----------------+----------+-------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                      ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                      ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                     ;
+-----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                             ;
+--------------------+------------------+------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                   ;
; LPM_CVALUE         ; 30               ; Signed Integer                                                   ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                          ;
; CBXI_PARAMETER     ; lpm_constant_5i8 ; Untyped                                                          ;
+--------------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                             ;
+--------------------+------------------+------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                   ;
; LPM_CVALUE         ; 385              ; Signed Integer                                                   ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                          ;
; CBXI_PARAMETER     ; lpm_constant_rg8 ; Untyped                                                          ;
+--------------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|NumbersBitMap:inst2 ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                                           ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst6 ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                              ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                              ;
; OBJECT_COLOR    ; 255   ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|score_controller:inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; topY           ; 300   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|NumbersBitMap:inst3 ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                                           ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst7 ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                              ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                              ;
; OBJECT_COLOR    ; 255   ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|NumbersBitMap:inst4 ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                                           ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst8 ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                              ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                              ;
; OBJECT_COLOR    ; 255   ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Score_Block_T:inst26|square_object:inst11 ;
+-----------------+-------+--------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                         ;
+-----------------+-------+--------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                               ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                               ;
; OBJECT_COLOR    ; 255   ; Signed Integer                                               ;
+-----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom:inst5                 ;
+------------------------+----------------------------------+----------------+
; Parameter Name         ; Value                            ; Type           ;
+------------------------+----------------------------------+----------------+
; LPM_WIDTH              ; 8                                ; Untyped        ;
; LPM_WIDTHAD            ; 19                               ; Untyped        ;
; LPM_NUMWORDS           ; 307200                           ; Untyped        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED                       ; Untyped        ;
; LPM_OUTDATA            ; UNREGISTERED                     ; Untyped        ;
; LPM_FILE               ; RTL/tatooine-backgrounBitMap.mif ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone V                        ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF                              ; IGNORE_CASCADE ;
+------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                             ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                    ; Type           ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                            ; String         ;
; sld_node_info                                   ; 805334528                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                        ; Signed Integer ;
; sld_data_bits                                   ; 10                                                       ; Untyped        ;
; sld_trigger_bits                                ; 10                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                        ; Untyped        ;
; sld_sample_depth                                ; 4096                                                     ; Untyped        ;
; sld_segment_size                                ; 4096                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                     ; String         ;
; sld_inversion_mask_length                       ; 56                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                        ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|bird_traces:inst17|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                    ;
; LPM_WIDTHD             ; 3              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_9po ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Bird_Block_T:inst11|Bird_move:inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_9po ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst" ;
+---------------+--------+----------+-------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------+
; ADCDATA_VALID ; Output ; Info     ; Explicitly unconnected                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; I2C_SCLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"                                                                                  ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; KEY0_EDGE    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; MICROPHON_ON ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                       ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; 0              ; Num         ; 11    ; 1     ; Read/Write ; House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag      ;
; 1              ; Num         ; 11    ; 1     ; Read/Write ; House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag       ;
; 2              ; Num         ; 11    ; 1     ; Read/Write ; PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag ;
; 3              ; Num         ; 11    ; 1     ; Read/Write ; PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag ;
; 4              ; Num         ; 11    ; 1     ; Read/Write ; EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag       ;
; 5              ; Num         ; 11    ; 1     ; Read/Write ; EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag  ;
; 6              ; Num         ; 11    ; 1     ; Read/Write ; EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag  ;
; 7              ; Num         ; 11    ; 1     ; Read/Write ; EndGame_Block_T:inst20|preGameX_position:inst21|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag  ;
; 8              ; Num         ; 11    ; 1     ; Read/Write ; Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag                          ;
; 9              ; Num         ; 11    ; 1     ; Read/Write ; heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag                          ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3115                        ;
;     CLR               ; 536                         ;
;     CLR SCLR          ; 109                         ;
;     CLR SLD           ; 894                         ;
;     ENA               ; 283                         ;
;     ENA CLR           ; 556                         ;
;     ENA CLR SCLR      ; 139                         ;
;     ENA CLR SCLR SLD  ; 60                          ;
;     ENA CLR SLD       ; 144                         ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 376                         ;
;     plain             ; 17                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 15041                       ;
;     arith             ; 1374                        ;
;         0 data inputs ; 50                          ;
;         1 data inputs ; 873                         ;
;         2 data inputs ; 264                         ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 44                          ;
;         5 data inputs ; 119                         ;
;     extend            ; 606                         ;
;         7 data inputs ; 606                         ;
;     normal            ; 12966                       ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 122                         ;
;         2 data inputs ; 1661                        ;
;         3 data inputs ; 897                         ;
;         4 data inputs ; 2235                        ;
;         5 data inputs ; 2049                        ;
;         6 data inputs ; 5998                        ;
;     shared            ; 95                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 94                          ;
; blackbox              ; 1                           ;
;         BDINTF:inst   ; 1                           ;
; boundary_port         ; 334                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 304                         ;
;                       ;                             ;
; Max LUT depth         ; 30.80                       ;
; Average LUT depth     ; 5.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:54     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                      ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+---------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                 ; Details ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+---------+
; EndGame_Block_T:inst20|VICTORY       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; House_Block_T:inst14|houseMatrixBitMap:inst1|level3Vic                            ; N/A     ;
; EndGame_Block_T:inst20|VICTORY       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; House_Block_T:inst14|houseMatrixBitMap:inst1|level3Vic                            ; N/A     ;
; EndGame_Block_T:inst20|victoryDR     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|Equal0~1_wirecell                         ; N/A     ;
; EndGame_Block_T:inst20|victoryDR     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|Equal0~1_wirecell                         ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[0]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[0]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[1]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[1]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[2]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[2]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[3]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[3]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[4]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[4]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[5]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[5]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[6]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[6]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[7]                                 ; N/A     ;
; EndGame_Block_T:inst20|victoryRGB[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EndGame_Block_T:inst20|WinBitMap:inst11|RGBout[7]                                 ; N/A     ;
; clk                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jan 20 14:20:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file kbdintf.qxp
    Info (12023): Found entity 1: KBDINTF File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/KBDINTF.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/game_controller.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf
    Info (12023): Found entity 1: Smiley_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: planeBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/smileyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf
    Info (12023): Found entity 1: TOP_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv
    Info (12023): Found entity 1: random File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf
    Info (12023): Found entity 1: TOP_AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/SinTable.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv
    Info (12023): Found entity 1: i2c File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv
    Info (12023): Found entity 1: DualSerial2parallel File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv
    Info (12023): Found entity 1: CLOCK_500 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 49
Warning (10275): Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv
    Info (12023): Found entity 1: audio_codec_controller File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file number_position.v
    Info (12023): Found entity 1: Number_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/Number_position.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5.v
    Info (12023): Found entity 1: CLK_31P5 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v
    Info (12023): Found entity 1: CLK_31P5_0002 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/plane_move.sv
    Info (12023): Found entity 1: plane_move File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw_old.sv
    Info (12023): Found entity 1: back_ground_draw_old File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/back_ground_draw_old.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/housematrixbitmap.sv
    Info (12023): Found entity 1: houseMatrixBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bird_move.sv
    Info (12023): Found entity 1: Bird_move File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bird_block_t.bdf
    Info (12023): Found entity 1: Bird_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/birdbitmap.sv
    Info (12023): Found entity 1: birdBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/birdBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bird_control.sv
    Info (12023): Found entity 1: bird_control File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_control.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/house_block_t.bdf
    Info (12023): Found entity 1: House_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file house_x.sv
    Info (12023): Found entity 1: House_X_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/one_sec_counter.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/enemy_move.sv
    Info (12023): Found entity 1: Enemy_move File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/enemy_block_t.bdf
    Info (12023): Found entity 1: Enemy_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/enemybitmap.sv
    Info (12023): Found entity 1: EnemyBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EnemyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/enemyy_position.sv
    Info (12023): Found entity 1: enemyY_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/random_y.sv
    Info (12023): Found entity 1: random_Y File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/planelives_controller.sv
    Info (12023): Found entity 1: PlaneLives_controller File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_controller.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/planelives_block_t.bdf
    Info (12023): Found entity 1: PlaneLives_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/lives_x_position.sv
    Info (12023): Found entity 1: Lives_X_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/lives_y_position.sv
    Info (12023): Found entity 1: Lives_Y_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/gameoverx_position.sv
    Info (12023): Found entity 1: GameOverX_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/endgame_block_t.bdf
    Info (12023): Found entity 1: EndGame_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/gameovery_position.sv
    Info (12023): Found entity 1: GameOverY_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/winx_position.sv
    Info (12023): Found entity 1: WinX_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/gameoverbitmap.sv
    Info (12023): Found entity 1: GameOverBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/gameOverBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/winbitmap.sv
    Info (12023): Found entity 1: WinBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/blackscreenbitmap.sv
    Info (12023): Found entity 1: BlackScreenBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/BlackScreenBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/livesheartbitmap.sv
    Info (12023): Found entity 1: livesHeartBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/livesHeartBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/heartx_position.sv
    Info (12023): Found entity 1: Heart_X_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hearty_position.sv
    Info (12023): Found entity 1: heart_Y_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bird_traces.sv
    Info (12023): Found entity 1: bird_traces File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/tracesbitmap.sv
    Info (12023): Found entity 1: TracesBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TracesBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/win1bitmap.sv
    Info (12023): Found entity 1: Win1BitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/win2bitmap.sv
    Info (12023): Found entity 1: Win2BitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/score_controller.sv
    Info (12023): Found entity 1: score_controller File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/score_block_t.bdf
    Info (12023): Found entity 1: Score_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/score_bitmap.sv
    Info (12023): Found entity 1: score_bitmap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_bitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/pregamebitmap.sv
    Info (12023): Found entity 1: preGameBitMap File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/pregamex_position.sv
    Info (12023): Found entity 1: preGameX_position File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameX_position.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for "CLOCK_500_ena" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 61
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for "CLOCK_SDAT_ena" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 63
Info (12127): Elaborating entity "TOP_VGA_DEMO_KBD" for the top level hierarchy
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming RTL/tatooine-backgrounBitMap.mif was intended to be a quoted string
Warning (275004): Undeclared parameter ON
Warning (275006): Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string
Warning (275004): Undeclared parameter ON
Warning (275006): Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string
Warning (275004): Undeclared parameter OFF
Warning (275006): Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string
Warning (275004): Undeclared parameter OFF
Warning (275006): Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string
Info (12128): Elaborating entity "AUDIO" for hierarchy "AUDIO:inst18"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "AUDIO:inst18|audio_codec_controller:inst"
Warning (10230): Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 69
Info (12128): Elaborating entity "CLOCK_500" for hierarchy "AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 67
Warning (10230): Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 94
Warning (10230): Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 97
Warning (10230): Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 98
Warning (10230): Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 132
Warning (10030): Net "ROM[11]" at clock_500.sv(67) has no driver or initial value, using a default initial value '0' File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 67
Info (12128): Elaborating entity "i2c" for hierarchy "AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 88
Warning (10036): Verilog HDL or VHDL warning at i2c.sv(71): object "ACK" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 71
Warning (10036): Verilog HDL or VHDL warning at i2c.sv(73): object "i" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 73
Warning (10858): Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 85
Warning (10858): Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 86
Warning (10036): Verilog HDL or VHDL warning at i2c.sv(87): object "FPGA_I2C_SCLK_clk" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 87
Warning (10230): Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 119
Warning (10034): Output port "I2C_SCLK" at i2c.sv(52) has no driver File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 52
Info (12128): Elaborating entity "DualSerial2parallel" for hierarchy "AUDIO:inst18|audio_codec_controller:inst|DualSerial2parallel:DualSerial2parallel_inst" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 109
Info (12128): Elaborating entity "sintable" for hierarchy "AUDIO:inst18|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(27): truncated value with size 2048 to match size of target (2040) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/SinTable.sv Line: 27
Info (12128): Elaborating entity "addr_counter" for hierarchy "AUDIO:inst18|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "AUDIO:inst18|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "AUDIO:inst18|ToneDecoder:inst4"
Info (12128): Elaborating entity "CLK_31P5" for hierarchy "CLK_31P5:inst7"
Info (12128): Elaborating entity "CLK_31P5_0002" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v Line: 85
Info (12133): Instantiated megafunction "CLK_31P5:inst7|CLK_31P5_0002:clk_31p5_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "31.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "TOP_KBD" for hierarchy "TOP_KBD:inst16"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "TOP_KBD:inst16|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/keyPad_decoder.sv Line: 47
Info (12128): Elaborating entity "KBDINTF" for hierarchy "TOP_KBD:inst16|KBDINTF:inst"
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst10"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv Line: 62
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv Line: 64
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv Line: 74
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst25"
Info (12128): Elaborating entity "Smiley_Block_T" for hierarchy "Smiley_Block_T:inst8"
Info (12128): Elaborating entity "planeBitMap" for hierarchy "Smiley_Block_T:inst8|planeBitMap:inst1"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Smiley_Block_T:inst8|square_object:inst6"
Info (12128): Elaborating entity "plane_move" for hierarchy "Smiley_Block_T:inst8|plane_move:inst"
Warning (10036): Verilog HDL or VHDL warning at plane_move.sv(83): object "hit_reg" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv Line: 83
Warning (10230): Verilog HDL assignment warning at plane_move.sv(198): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv Line: 198
Warning (10230): Verilog HDL assignment warning at plane_move.sv(199): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv Line: 199
Warning (10230): Verilog HDL assignment warning at plane_move.sv(201): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv Line: 201
Info (12128): Elaborating entity "game_controller" for hierarchy "game_controller:inst15"
Info (12128): Elaborating entity "House_Block_T" for hierarchy "House_Block_T:inst14"
Info (12128): Elaborating entity "houseMatrixBitMap" for hierarchy "House_Block_T:inst14|houseMatrixBitMap:inst1"
Warning (10202): Verilog HDL Declaration warning at houseMatrixBitMap.sv(396): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 396
Warning (10036): Verilog HDL or VHDL warning at houseMatrixBitMap.sv(121): object "bird_enemy_colision_D" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 121
Warning (10202): Verilog HDL Declaration warning at houseMatrixBitMap.sv(397): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 397
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(397): truncated value with size 90152 to match size of target (90112) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 397
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1064): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1064
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1065): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1065
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1074): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1074
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1075): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1075
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1085): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1085
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1086): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1086
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1096): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1096
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1097): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1097
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1230): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1230
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1231): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1231
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1237): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1237
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1238): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1238
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1250): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1250
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1251): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1251
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1257): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1257
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1258): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1258
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1270): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1270
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1271): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1271
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1277): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1277
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1278): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1278
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1289): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1289
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1290): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1290
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1296): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1296
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1297): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1297
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1307): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1307
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1311): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1311
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1315): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1315
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1319): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1319
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1323): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1323
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1327): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1327
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1331): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1331
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1335): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1335
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1339): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1339
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1343): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1343
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1347): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1347
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1351): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1351
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1355): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1355
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1359): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1359
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1363): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1363
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1367): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1367
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1371): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1371
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1375): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1375
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1379): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1379
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1388): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1388
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1392): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1392
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1396): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1396
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1400): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1400
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1404): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1404
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1408): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1408
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1412): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1412
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1416): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1416
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1420): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1420
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1424): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1424
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1428): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1428
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1432): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1432
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1436): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1436
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1440): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1440
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1444): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1444
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1448): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1448
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1452): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1452
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1456): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1456
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1460): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1460
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1476): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1476
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1477): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1477
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1483): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1483
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1484): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1484
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1496): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1496
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1497): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1497
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1503): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1503
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1504): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1504
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1516): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1516
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1517): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1517
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1523): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1523
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1524): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1524
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1535): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1535
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1536): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1536
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1542): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1542
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1543): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1543
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1552): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1552
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1556): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1556
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1560): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1560
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1564): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1564
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1568): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1568
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1572): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1572
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1576): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1576
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1580): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1580
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1584): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1584
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1588): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1588
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1592): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1592
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1596): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1596
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1600): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1600
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1604): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1604
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1608): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1608
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1612): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1612
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1616): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1616
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1620): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1620
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1624): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1624
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1628): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1628
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1632): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1632
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1644): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1644
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1648): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1648
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1652): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1652
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1656): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1656
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1660): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1660
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1664): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1664
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1668): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1668
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1672): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1672
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1676): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1676
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1680): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1680
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1684): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1684
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1688): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1688
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1692): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1692
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1696): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1696
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1700): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1700
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1704): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1704
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1708): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1708
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1712): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1712
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1715): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1715
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1719): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1719
Warning (10230): Verilog HDL assignment warning at houseMatrixBitMap.sv(1723): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv Line: 1723
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeBitMapMask" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "defaultScreen" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeLVL1A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeLVL1B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeLVL2A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeLVL2B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeLVL3A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "MazeLVL3B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "House_Block_T:inst14|square_object:inst"
Info (12128): Elaborating entity "House_X_position" for hierarchy "House_Block_T:inst14|House_X_position:inst7"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv Line: 49
Info (12130): Elaborated megafunction instantiation "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv Line: 49
Info (12133): Instantiated megafunction "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "72"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_qg8.tdf
    Info (12023): Found entity 1: lpm_constant_qg8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_qg8" for hierarchy "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf Line: 31
Info (12133): Instantiated megafunction "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00001001000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "House_Block_T:inst14|House_X_position:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "random" for hierarchy "House_Block_T:inst14|random:inst17"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (22) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (22) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (22) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (22) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 30
Info (12128): Elaborating entity "random" for hierarchy "House_Block_T:inst14|random:inst18"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (9) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (9) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (9) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (9) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 30
Info (12128): Elaborating entity "enemyY_position" for hierarchy "House_Block_T:inst14|enemyY_position:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv Line: 49
Info (12133): Instantiated megafunction "House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "250"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_lj8.tdf
    Info (12023): Found entity 1: lpm_constant_lj8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_lj8" for hierarchy "House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf Line: 31
Info (12133): Instantiated megafunction "House_Block_T:inst14|enemyY_position:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_lj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00011111010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Enemy_Block_T" for hierarchy "Enemy_Block_T:inst30"
Info (12128): Elaborating entity "EnemyBitMap" for hierarchy "Enemy_Block_T:inst30|EnemyBitMap:inst9"
Warning (10036): Verilog HDL or VHDL warning at EnemyBitMap.sv(89): object "hit_colors" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EnemyBitMap.sv Line: 89
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Enemy_Block_T:inst30|square_object:inst8"
Info (12128): Elaborating entity "Enemy_move" for hierarchy "Enemy_Block_T:inst30|Enemy_move:inst1"
Warning (10036): Verilog HDL or VHDL warning at Enemy_move.sv(62): object "y_FRAME_TOP" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv Line: 62
Warning (10036): Verilog HDL or VHDL warning at Enemy_move.sv(64): object "floor" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv Line: 64
Warning (10230): Verilog HDL assignment warning at Enemy_move.sv(194): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv Line: 194
Warning (10230): Verilog HDL assignment warning at Enemy_move.sv(195): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv Line: 195
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "Enemy_Block_T:inst30|one_sec_counter:inst"
Info (12128): Elaborating entity "random" for hierarchy "Enemy_Block_T:inst30|random:inst5"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 28
Info (12128): Elaborating entity "random" for hierarchy "Enemy_Block_T:inst30|random:inst2"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv Line: 30
Info (12128): Elaborating entity "random_Y" for hierarchy "Enemy_Block_T:inst30|random_Y:inst4"
Warning (10230): Verilog HDL assignment warning at random_Y.sv(22): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random_Y.sv(23): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random_Y.sv(28): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random_Y.sv(30): truncated value with size 32 to match size of target (5) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv Line: 30
Info (12128): Elaborating entity "Bird_Block_T" for hierarchy "Bird_Block_T:inst11"
Info (12128): Elaborating entity "birdBitMap" for hierarchy "Bird_Block_T:inst11|birdBitMap:inst6"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Bird_Block_T:inst11|square_object:inst3"
Info (12128): Elaborating entity "Bird_move" for hierarchy "Bird_Block_T:inst11|Bird_move:inst"
Warning (10036): Verilog HDL or VHDL warning at bird_move.sv(37): object "y_FRAME_TOP" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 37
Warning (10230): Verilog HDL assignment warning at bird_move.sv(75): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 75
Warning (10230): Verilog HDL assignment warning at bird_move.sv(82): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 82
Warning (10230): Verilog HDL assignment warning at bird_move.sv(83): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 83
Warning (10230): Verilog HDL assignment warning at bird_move.sv(168): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 168
Warning (10230): Verilog HDL assignment warning at bird_move.sv(188): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 188
Warning (10230): Verilog HDL assignment warning at bird_move.sv(193): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 193
Warning (10230): Verilog HDL assignment warning at bird_move.sv(194): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 194
Warning (10230): Verilog HDL assignment warning at bird_move.sv(204): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 204
Warning (10230): Verilog HDL assignment warning at bird_move.sv(205): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 205
Info (12128): Elaborating entity "bird_control" for hierarchy "Bird_Block_T:inst11|bird_control:inst1"
Warning (10230): Verilog HDL assignment warning at bird_control.sv(67): truncated value with size 32 to match size of target (2) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_control.sv Line: 67
Info (12128): Elaborating entity "TracesBitMap" for hierarchy "Bird_Block_T:inst11|TracesBitMap:inst2"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "bird_traces" for hierarchy "Bird_Block_T:inst11|bird_traces:inst17"
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(50): truncated value with size 32 to match size of target (16) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 50
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(51): truncated value with size 32 to match size of target (16) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 51
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(60): truncated value with size 32 to match size of target (16) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 60
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(61): truncated value with size 32 to match size of target (16) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 61
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(74): truncated value with size 32 to match size of target (16) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 74
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(75): truncated value with size 32 to match size of target (16) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 75
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(77): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 77
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(90): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 90
Warning (10230): Verilog HDL assignment warning at bird_traces.sv(91): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 91
Info (12128): Elaborating entity "PlaneLives_Block_T" for hierarchy "PlaneLives_Block_T:inst23"
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "PlaneLives_Block_T:inst23|NumbersBitMap:inst3"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "PlaneLives_Block_T:inst23|square_object:inst2"
Info (12128): Elaborating entity "Lives_X_position" for hierarchy "PlaneLives_Block_T:inst23|Lives_X_position:inst4"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv Line: 49
Info (12133): Instantiated megafunction "PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "100"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_og8.tdf
    Info (12023): Found entity 1: lpm_constant_og8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_og8" for hierarchy "PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf Line: 31
Info (12133): Instantiated megafunction "PlaneLives_Block_T:inst23|Lives_X_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_og8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00001100100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Lives_Y_position" for hierarchy "PlaneLives_Block_T:inst23|Lives_Y_position:inst5"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv Line: 49
Info (12133): Instantiated megafunction "PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "400"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_pg8.tdf
    Info (12023): Found entity 1: lpm_constant_pg8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_pg8" for hierarchy "PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf Line: 31
Info (12133): Instantiated megafunction "PlaneLives_Block_T:inst23|Lives_Y_position:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_pg8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00110010000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "PlaneLives_controller" for hierarchy "PlaneLives_Block_T:inst23|PlaneLives_controller:inst"
Warning (10230): Verilog HDL assignment warning at PlaneLives_controller.sv(67): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_controller.sv Line: 67
Warning (10230): Verilog HDL assignment warning at PlaneLives_controller.sv(72): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_controller.sv Line: 72
Info (12128): Elaborating entity "EndGame_Block_T" for hierarchy "EndGame_Block_T:inst20"
Info (12128): Elaborating entity "WinBitMap" for hierarchy "EndGame_Block_T:inst20|WinBitMap:inst11"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "EndGame_Block_T:inst20|square_object:inst2"
Info (12128): Elaborating entity "WinX_position" for hierarchy "EndGame_Block_T:inst20|WinX_position:inst6"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv Line: 49
Info (12133): Instantiated megafunction "EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "284"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_3i8.tdf
    Info (12023): Found entity 1: lpm_constant_3i8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_3i8" for hierarchy "EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf Line: 31
Info (12133): Instantiated megafunction "EndGame_Block_T:inst20|WinX_position:inst6|lpm_constant:LPM_CONSTANT_component|lpm_constant_3i8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00100011100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "GameOverY_position" for hierarchy "EndGame_Block_T:inst20|GameOverY_position:inst4"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv Line: 49
Info (12133): Instantiated megafunction "EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "200"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_9i8.tdf
    Info (12023): Found entity 1: lpm_constant_9i8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_9i8" for hierarchy "EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf Line: 31
Info (12133): Instantiated megafunction "EndGame_Block_T:inst20|GameOverY_position:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_9i8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00011001000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "BlackScreenBitMap" for hierarchy "EndGame_Block_T:inst20|BlackScreenBitMap:inst12"
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "EndGame_Block_T:inst20|one_sec_counter:inst5"
Info (12128): Elaborating entity "square_object" for hierarchy "EndGame_Block_T:inst20|square_object:inst1"
Info (12128): Elaborating entity "GameOverBitMap" for hierarchy "EndGame_Block_T:inst20|GameOverBitMap:inst9"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "EndGame_Block_T:inst20|square_object:inst"
Info (12128): Elaborating entity "GameOverX_position" for hierarchy "EndGame_Block_T:inst20|GameOverX_position:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv Line: 49
Info (12133): Instantiated megafunction "EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "300"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_4i8.tdf
    Info (12023): Found entity 1: lpm_constant_4i8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_4i8" for hierarchy "EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf Line: 31
Info (12133): Instantiated megafunction "EndGame_Block_T:inst20|GameOverX_position:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_4i8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00100101100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Win1BitMap" for hierarchy "EndGame_Block_T:inst20|Win1BitMap:inst18"
Warning (10202): Verilog HDL Declaration warning at win1Bitmap.sv(25): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv Line: 25
Warning (10202): Verilog HDL Declaration warning at win1Bitmap.sv(26): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv Line: 26
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "EndGame_Block_T:inst20|square_object:inst10"
Info (12128): Elaborating entity "Win2BitMap" for hierarchy "EndGame_Block_T:inst20|Win2BitMap:inst17"
Warning (10202): Verilog HDL Declaration warning at win2BitMap.sv(25): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv Line: 25
Warning (10202): Verilog HDL Declaration warning at win2BitMap.sv(26): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv Line: 26
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "EndGame_Block_T:inst20|square_object:inst15"
Info (12128): Elaborating entity "preGameBitMap" for hierarchy "EndGame_Block_T:inst20|preGameBitMap:inst20"
Warning (10202): Verilog HDL Declaration warning at preGameBitMap.sv(24): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv Line: 24
Warning (10202): Verilog HDL Declaration warning at preGameBitMap.sv(25): vector has more than 2**16 bits File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv Line: 25
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "EndGame_Block_T:inst20|square_object:inst19"
Info (12128): Elaborating entity "preGameX_position" for hierarchy "EndGame_Block_T:inst20|preGameX_position:inst21"
Info (12128): Elaborating entity "livesHeartBitMap" for hierarchy "livesHeartBitMap:inst21"
Warning (10036): Verilog HDL or VHDL warning at livesHeartBitMap.sv(120): object "hit_colors" assigned a value but never read File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/livesHeartBitMap.sv Line: 120
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst1"
Info (12128): Elaborating entity "Heart_X_position" for hierarchy "Heart_X_position:inst27"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv Line: 49
Info (12133): Instantiated megafunction "Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "30"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_5i8.tdf
    Info (12023): Found entity 1: lpm_constant_5i8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_5i8" for hierarchy "Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf Line: 31
Info (12133): Instantiated megafunction "Heart_X_position:inst27|lpm_constant:LPM_CONSTANT_component|lpm_constant_5i8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000011110"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "heart_Y_position" for hierarchy "heart_Y_position:inst29"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv Line: 49
Info (12130): Elaborated megafunction instantiation "heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv Line: 49
Info (12133): Instantiated megafunction "heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv Line: 49
    Info (12134): Parameter "lpm_cvalue" = "385"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_rg8.tdf
    Info (12023): Found entity 1: lpm_constant_rg8 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_rg8" for hierarchy "heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf Line: 31
Info (12133): Instantiated megafunction "heart_Y_position:inst29|lpm_constant:LPM_CONSTANT_component|lpm_constant_rg8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00110000001"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1316318464"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Score_Block_T" for hierarchy "Score_Block_T:inst26"
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "Score_Block_T:inst26|NumbersBitMap:inst2"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "score_controller" for hierarchy "Score_Block_T:inst26|score_controller:inst"
Warning (10230): Verilog HDL assignment warning at score_controller.sv(43): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 43
Warning (10230): Verilog HDL assignment warning at score_controller.sv(46): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 46
Warning (10230): Verilog HDL assignment warning at score_controller.sv(48): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 48
Warning (10230): Verilog HDL assignment warning at score_controller.sv(49): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 49
Warning (10230): Verilog HDL assignment warning at score_controller.sv(51): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 51
Warning (10230): Verilog HDL assignment warning at score_controller.sv(52): truncated value with size 32 to match size of target (11) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 52
Warning (10230): Verilog HDL assignment warning at score_controller.sv(84): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 84
Warning (10230): Verilog HDL assignment warning at score_controller.sv(86): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 86
Warning (10230): Verilog HDL assignment warning at score_controller.sv(92): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 92
Warning (10230): Verilog HDL assignment warning at score_controller.sv(96): truncated value with size 32 to match size of target (4) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv Line: 96
Info (12128): Elaborating entity "score_bitmap" for hierarchy "Score_Block_T:inst26|score_bitmap:inst5"
Warning (10230): Verilog HDL assignment warning at score_bitMap.sv(35): truncated value with size 16408 to match size of target (16384) File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_bitMap.sv Line: 35
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Score_Block_T:inst26|square_object:inst11"
Info (12128): Elaborating entity "lpm_rom" for hierarchy "lpm_rom:inst5"
Info (12130): Elaborated megafunction instantiation "lpm_rom:inst5"
Info (12133): Instantiated megafunction "lpm_rom:inst5" with the following parameter:
    Info (12134): Parameter "AUTO_CARRY_CHAINS" = "ON"
    Info (12134): Parameter "AUTO_CASCADE_CHAINS" = "ON"
    Info (12134): Parameter "IGNORE_CARRY_BUFFERS" = "OFF"
    Info (12134): Parameter "IGNORE_CASCADE_BUFFERS" = "OFF"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "RTL/tatooine-backgrounBitMap.mif"
    Info (12134): Parameter "LPM_NUMWORDS" = "307200"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "19"
Info (12128): Elaborating entity "altrom" for hierarchy "lpm_rom:inst5|altrom:srom" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12131): Elaborated megafunction instantiation "lpm_rom:inst5|altrom:srom", which is child of megafunction instantiation "lpm_rom:inst5" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12131): Elaborated megafunction instantiation "lpm_rom:inst5|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "lpm_rom:inst5" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altrom.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br81.tdf
    Info (12023): Found entity 1: altsyncram_br81 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_br81.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_br81" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated" File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated|decode_s2a:rden_decode" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_br81.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "lpm_rom:inst5|altrom:srom|altsyncram:rom_block|altsyncram_br81:auto_generated|mux_jhb:mux2" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_br81.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gh84.tdf
    Info (12023): Found entity 1: altsyncram_gh84 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_gh84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_flc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf
    Info (12023): Found entity 1: cntr_r8i File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_r8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_82j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.01.20.07:21:17 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 502
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[7]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[6]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[5]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[4]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[3]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[2]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[1]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
    Warning (13049): Converted tri-state buffer "lpm_rom:inst5|otri[0]" feeding internal logic into a wire File: c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf Line: 68
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bird_Block_T:inst11|bird_traces:inst16|Mod0" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 77
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bird_Block_T:inst11|bird_traces:inst17|Mod0" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 77
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bird_Block_T:inst11|Bird_move:inst4|Div0" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 193
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Bird_Block_T:inst11|Bird_move:inst|Div0" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 193
Info (12130): Elaborated megafunction instantiation "Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 77
Info (12133): Instantiated megafunction "Bird_Block_T:inst11|bird_traces:inst16|lpm_divide:Mod0" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 77
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_mse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 193
Info (12133): Instantiated megafunction "Bird_Block_T:inst11|Bird_move:inst4|lpm_divide:Div0" with the following parameter: File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv Line: 193
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9po.tdf
    Info (12023): Found entity 1: lpm_divide_9po File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_9po.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_ibg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_kve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_in9.tdf
    Info (12023): Found entity 1: lpm_abs_in9 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_in9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_4p9.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDOUT[6]" and its non-tri-state driver.
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDOUT[3]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUDOUT" has no driver
    Warning (13040): bidirectional pin "AUDOUT" has no driver
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDOUT[5]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUDOUT" has no driver
    Warning (13040): bidirectional pin "AUDOUT" has no driver
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][15]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][15]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][14]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][14]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][13]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][13]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][12]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][12]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][11]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][11]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][10]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][10]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][9]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][9]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][8]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][8]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][7]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][7]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
    Warning (13310): Register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][6]" is converted into an equivalent circuit using register "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][6]~synth" and latch "Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]~synth" File: C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv Line: 54
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "redLight" is stuck at GND
    Warning (13410): Pin "yellowLight" is stuck at GND
    Warning (13410): Pin "greenLight" is stuck at GND
    Warning (13410): Pin "OVGA[26]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 26 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|make~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|make"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|break~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|break"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[8]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[8]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[7]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[7]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[6]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[6]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[5]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[5]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[4]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[4]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[3]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[3]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[2]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[2]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[1]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[1]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[0]~output"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|keyCode[0]"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|CLOCK_50~input"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|CLOCK_50"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|resetN~input"
    Info (35027): Removed I/O cell "TOP_KBD:inst16|KBDINTF:inst|resetN"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 17244 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 16871 logic cells
    Info (21064): Implemented 314 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 659 warnings
    Info: Peak virtual memory: 5283 megabytes
    Info: Processing ended: Mon Jan 20 14:22:26 2025
    Info: Elapsed time: 00:01:51
    Info: Total CPU time (on all processors): 00:03:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.map.smsg.


