<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_ram_test.twx logibone_ram_test.ncd -o
logibone_ram_test.twr logibone_ram_test.pcf -ucf logibone_ram_test.ucf

</twCmdLine><twDesign>logibone_ram_test.ncd</twDesign><twDesignPath>logibone_ram_test.ncd</twDesignPath><twPCF>logibone_ram_test.pcf</twPCF><twPcfPath>logibone_ram_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20 ns;" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="mem_clock0/pll_base_inst/PLL_ADV/CLKOUT0" logResource="mem_clock0/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="mem_clock0/clkout0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="mem_clock0/pll_base_inst/PLL_ADV/CLKOUT1" logResource="mem_clock0/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="mem_clock0/clkout1"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="mem_clock0/pll_base_inst/PLL_ADV/CLKIN1" logResource="mem_clock0/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="mem_clock0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20 ns;" ScopeName="">TS_mem_clock0_clkout1 = PERIOD TIMEGRP &quot;mem_clock0_clkout1&quot; TS_PER_CLK50 / 2         PHASE 9.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_mem_clock0_clkout1 = PERIOD TIMEGRP &quot;mem_clock0_clkout1&quot; TS_PER_CLK50 / 2
        PHASE 9.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="mem_clock0/clkout2_buf/I0" logResource="mem_clock0/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="mem_clock0/clkout1"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="SRAM_WEN_OBUF/CLK0" logResource="test_gen/ODDR2_nWE/CK0" locationPin="OLOGIC_X0Y60.CLK0" clockNet="clk_we"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20 ns;" ScopeName="">TS_mem_clock0_clkout0 = PERIOD TIMEGRP &quot;mem_clock0_clkout0&quot; TS_PER_CLK50 / 2         HIGH 50%;</twConstName><twItemCnt>3843</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>585</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.603</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point test_gen/failed_flag (SLICE_X2Y39.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.067</twSlack><twSrc BELType="FF">test_gen/check_data_4</twSrc><twDest BELType="FF">test_gen/failed_flag</twDest><twTotPathDel>4.961</twTotPathDel><twClkSkew dest = "1.488" src = "2.863">1.375</twClkSkew><twDelConst>8.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.222</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/check_data_4</twSrc><twDest BELType='FF'>test_gen/failed_flag</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y62.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.375">clk_wen</twSrcClk><twPathDel><twSite>ILOGIC_X1Y62.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>test_gen/check_data&lt;4&gt;</twComp><twBEL>test_gen/check_data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.435</twDelInfo><twComp>test_gen/check_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twComp><twBEL>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_lut&lt;1&gt;</twBEL><twBEL>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>test_gen/failed_flag</twComp><twBEL>test_gen/failed_flag_glue_set_cy1</twBEL><twBEL>test_gen/failed_flag</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>2.438</twRouteDel><twTotDel>4.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.111</twSlack><twSrc BELType="FF">test_gen/check_data_0</twSrc><twDest BELType="FF">test_gen/failed_flag</twDest><twTotPathDel>4.918</twTotPathDel><twClkSkew dest = "1.488" src = "2.862">1.374</twClkSkew><twDelConst>8.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.222</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/check_data_0</twSrc><twDest BELType='FF'>test_gen/failed_flag</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X2Y60.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.375">clk_wen</twSrcClk><twPathDel><twSite>ILOGIC_X2Y60.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>test_gen/check_data&lt;0&gt;</twComp><twBEL>test_gen/check_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.368</twDelInfo><twComp>test_gen/check_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twComp><twBEL>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_lut&lt;0&gt;</twBEL><twBEL>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>test_gen/failed_flag</twComp><twBEL>test_gen/failed_flag_glue_set_cy1</twBEL><twBEL>test_gen/failed_flag</twBEL></twPathDel><twLogDel>2.547</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>4.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.313</twSlack><twSrc BELType="FF">test_gen/check_data_5</twSrc><twDest BELType="FF">test_gen/failed_flag</twDest><twTotPathDel>4.715</twTotPathDel><twClkSkew dest = "1.488" src = "2.863">1.375</twClkSkew><twDelConst>8.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.222</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/check_data_5</twSrc><twDest BELType='FF'>test_gen/failed_flag</twDest><twLogLvls>2</twLogLvls><twSrcSite>ILOGIC_X1Y61.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.375">clk_wen</twSrcClk><twPathDel><twSite>ILOGIC_X1Y61.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>test_gen/check_data&lt;5&gt;</twComp><twBEL>test_gen/check_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>test_gen/check_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y38.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twComp><twBEL>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_lut&lt;1&gt;</twBEL><twBEL>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>test_gen/Mcompar_check_data_against[15]_check_data[15]_not_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>test_gen/failed_flag</twComp><twBEL>test_gen/failed_flag_glue_set_cy1</twBEL><twBEL>test_gen/failed_flag</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>2.192</twRouteDel><twTotDel>4.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point test_gen/Inst_test_generator/address_3 (SLICE_X15Y57.SR), 25 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.622</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/reset_counter_23</twSrc><twDest BELType="FF">test_gen/Inst_test_generator/address_3</twDest><twTotPathDel>7.299</twTotPathDel><twClkSkew dest = "0.653" src = "0.630">-0.023</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/reset_counter_23</twSrc><twDest BELType='FF'>test_gen/Inst_test_generator/address_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X22Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;23&gt;</twComp><twBEL>test_gen/Inst_test_generator/reset_counter_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;0&gt;</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/address_3</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>5.861</twRouteDel><twTotDel>7.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.733</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/reset_counter_18</twSrc><twDest BELType="FF">test_gen/Inst_test_generator/address_3</twDest><twTotPathDel>7.182</twTotPathDel><twClkSkew dest = "0.741" src = "0.724">-0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/reset_counter_18</twSrc><twDest BELType='FF'>test_gen/Inst_test_generator/address_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X22Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;19&gt;</twComp><twBEL>test_gen/Inst_test_generator/reset_counter_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;0&gt;</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/address_3</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>5.744</twRouteDel><twTotDel>7.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.778</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/reset_counter_0</twSrc><twDest BELType="FF">test_gen/Inst_test_generator/address_3</twDest><twTotPathDel>7.142</twTotPathDel><twClkSkew dest = "0.741" src = "0.719">-0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/reset_counter_0</twSrc><twDest BELType='FF'>test_gen/Inst_test_generator/address_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X22Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/reset_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;2</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;0&gt;</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/address_3</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>5.704</twRouteDel><twTotDel>7.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point test_gen/Inst_test_generator/address_2 (SLICE_X15Y57.SR), 25 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.652</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/reset_counter_23</twSrc><twDest BELType="FF">test_gen/Inst_test_generator/address_2</twDest><twTotPathDel>7.269</twTotPathDel><twClkSkew dest = "0.653" src = "0.630">-0.023</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/reset_counter_23</twSrc><twDest BELType='FF'>test_gen/Inst_test_generator/address_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X22Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;23&gt;</twComp><twBEL>test_gen/Inst_test_generator/reset_counter_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;0&gt;</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/address_2</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>5.861</twRouteDel><twTotDel>7.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.763</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/reset_counter_18</twSrc><twDest BELType="FF">test_gen/Inst_test_generator/address_2</twDest><twTotPathDel>7.152</twTotPathDel><twClkSkew dest = "0.741" src = "0.724">-0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/reset_counter_18</twSrc><twDest BELType='FF'>test_gen/Inst_test_generator/address_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X22Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;19&gt;</twComp><twBEL>test_gen/Inst_test_generator/reset_counter_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;0&gt;</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/address_2</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>5.744</twRouteDel><twTotDel>7.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.808</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/reset_counter_0</twSrc><twDest BELType="FF">test_gen/Inst_test_generator/address_2</twDest><twTotPathDel>7.112</twTotPathDel><twClkSkew dest = "0.741" src = "0.719">-0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/reset_counter_0</twSrc><twDest BELType='FF'>test_gen/Inst_test_generator/address_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X22Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/reset_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>test_gen/Inst_test_generator/reset_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;2</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;0&gt;</twComp><twBEL>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>test_gen/Inst_test_generator/GND_48_o_GND_48_o_equal_21_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/address_2</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>5.704</twRouteDel><twTotDel>7.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mem_clock0_clkout0 = PERIOD TIMEGRP &quot;mem_clock0_clkout0&quot; TS_PER_CLK50 / 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_gen/Mshreg_check_data_against_6 (SLICE_X4Y38.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/data_6</twSrc><twDest BELType="FF">test_gen/Mshreg_check_data_against_6</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.103" src = "0.099">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/data_6</twSrc><twDest BELType='FF'>test_gen/Mshreg_check_data_against_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X7Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;8&gt;</twComp><twBEL>test_gen/Inst_test_generator/data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>test_gen/Inst_test_generator/data&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y38.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>test_gen/check_data_against&lt;4&gt;</twComp><twBEL>test_gen/Mshreg_check_data_against_6</twBEL></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>0.134</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_gen/mem_addr_2 (SLICE_X14Y57.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/address_2</twSrc><twDest BELType="FF">test_gen/mem_addr_2</twDest><twTotPathDel>0.383</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/address_2</twSrc><twDest BELType='FF'>test_gen/mem_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X15Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;3&gt;</twComp><twBEL>test_gen/Inst_test_generator/address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>test_gen/Inst_test_generator/address&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>test_gen/mem_addr&lt;3&gt;</twComp><twBEL>test_gen/mem_addr_2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point test_gen/running_test_cycle (SLICE_X2Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">test_gen/Inst_test_generator/readback</twSrc><twDest BELType="FF">test_gen/running_test_cycle</twDest><twTotPathDel>0.445</twTotPathDel><twClkSkew dest = "0.036" src = "0.032">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>test_gen/Inst_test_generator/readback</twSrc><twDest BELType='FF'>test_gen/running_test_cycle</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X2Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>test_gen/Inst_test_generator/readback</twComp><twBEL>test_gen/Inst_test_generator/readback</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>test_gen/Inst_test_generator/readback</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>test_gen/running_test_cycle</twComp><twBEL>test_gen/running_test_cycle</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_mem_clock0_clkout0 = PERIOD TIMEGRP &quot;mem_clock0_clkout0&quot; TS_PER_CLK50 / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="mem_clock0/clkout1_buf/I0" logResource="mem_clock0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="mem_clock0/clkout0"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tcp" slack="8.601" period="10.000" constraintValue="10.000" deviceLimit="1.399" freqLimit="714.796" physResource="test_gen/check_data_against&lt;12&gt;/CLK" logResource="test_gen/Mshreg_check_data_against_11/CLK" locationPin="SLICE_X0Y38.CLK" clockNet="clk_mem"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tcp" slack="8.601" period="10.000" constraintValue="10.000" deviceLimit="1.399" freqLimit="714.796" physResource="test_gen/check_data_against&lt;12&gt;/CLK" logResource="test_gen/Mshreg_check_data_against_15/CLK" locationPin="SLICE_X0Y38.CLK" clockNet="clk_mem"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20 ns;" ScopeName="">TS_mem_clock0_clkout2 = PERIOD TIMEGRP &quot;mem_clock0_clkout2&quot; TS_PER_CLK50 / 2         PHASE 1.375 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>22.225</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point test_gen/ODDR2_nWE (OLOGIC_X0Y60.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.681</twSlack><twSrc BELType="FF">test_gen/mem_nOE</twSrc><twDest BELType="FF">test_gen/ODDR2_nWE</twDest><twTotPathDel>2.722</twTotPathDel><twClkSkew dest = "2.110" src = "2.222">0.112</twClkSkew><twDelConst>1.375</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.222</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/mem_nOE</twSrc><twDest BELType='FF'>test_gen/ODDR2_nWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X1Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>test_gen/mem_nOE</twComp><twBEL>test_gen/mem_nOE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>test_gen/mem_nOE</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>test_gen/mem_nOE</twComp><twBEL>SRAM_OEN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>SRAM_OEN_inv</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y60.CLK1</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>SRAM_WEN_OBUF</twComp><twBEL>test_gen/ODDR2_nWE</twBEL></twPathDel><twLogDel>1.658</twLogDel><twRouteDel>1.064</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.375">clk_wen</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mem_clock0_clkout2 = PERIOD TIMEGRP &quot;mem_clock0_clkout2&quot; TS_PER_CLK50 / 2
        PHASE 1.375 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point test_gen/ODDR2_nWE (OLOGIC_X0Y60.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>8.946</twSlack><twSrc BELType="FF">test_gen/mem_nOE</twSrc><twDest BELType="FF">test_gen/ODDR2_nWE</twDest><twTotPathDel>1.834</twTotPathDel><twClkSkew dest = "2.852" src = "1.561">-1.291</twClkSkew><twDelConst>8.625</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.222</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>test_gen/mem_nOE</twSrc><twDest BELType='FF'>test_gen/ODDR2_nWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_mem</twSrcClk><twPathDel><twSite>SLICE_X1Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>test_gen/mem_nOE</twComp><twBEL>test_gen/mem_nOE</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>test_gen/mem_nOE</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>test_gen/mem_nOE</twComp><twBEL>SRAM_OEN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.502</twDelInfo><twComp>SRAM_OEN_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y60.CLK1</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.180</twDelInfo><twComp>SRAM_WEN_OBUF</twComp><twBEL>test_gen/ODDR2_nWE</twBEL></twPathDel><twLogDel>0.829</twLogDel><twRouteDel>1.005</twRouteDel><twTotDel>1.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.375">clk_wen</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_mem_clock0_clkout2 = PERIOD TIMEGRP &quot;mem_clock0_clkout2&quot; TS_PER_CLK50 / 2
        PHASE 1.375 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="mem_clock0/clkout3_buf/I0" logResource="mem_clock0/clkout3_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="mem_clock0/clkout2"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tockper" slack="7.960" period="10.000" constraintValue="10.000" deviceLimit="2.040" freqLimit="490.196" physResource="SRAM_WEN_OBUF/CLK1" logResource="test_gen/ODDR2_nWE/CK1" locationPin="OLOGIC_X0Y60.CLK1" clockNet="clk_wen"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tickper" slack="8.134" period="10.000" constraintValue="10.000" deviceLimit="1.866" freqLimit="535.906" physResource="test_gen/check_data&lt;10&gt;/CLK0" logResource="test_gen/check_data_10/CLK0" locationPin="ILOGIC_X0Y29.CLK0" clockNet="clk_wen"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="52"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="44.450" errors="0" errorRollup="1" items="0" itemsRollup="3844"/><twConstRollup name="TS_mem_clock0_clkout1" fullName="TS_mem_clock0_clkout1 = PERIOD TIMEGRP &quot;mem_clock0_clkout1&quot; TS_PER_CLK50 / 2         PHASE 9.5 ns HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mem_clock0_clkout0" fullName="TS_mem_clock0_clkout0 = PERIOD TIMEGRP &quot;mem_clock0_clkout0&quot; TS_PER_CLK50 / 2         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.603" actualRollup="N/A" errors="0" errorRollup="0" items="3843" itemsRollup="0"/><twConstRollup name="TS_mem_clock0_clkout2" fullName="TS_mem_clock0_clkout2 = PERIOD TIMEGRP &quot;mem_clock0_clkout2&quot; TS_PER_CLK50 / 2         PHASE 1.375 ns HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="22.225" actualRollup="N/A" errors="1" errorRollup="0" items="1" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="53">1</twUnmetConstCnt><twDataSheet anchorID="54" twNameLen="15"><twClk2SUList anchorID="55" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>7.378</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="56"><twErrCnt>1</twErrCnt><twScore>1681</twScore><twSetupScore>1681</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3844</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>599</twConnCnt></twConstCov><twStats anchorID="57"><twMinPer>22.225</twMinPer><twFootnote number="1" /><twMaxFreq>44.994</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue May  7 10:33:59 2013 </twTimestamp></twFoot><twClientInfo anchorID="58"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 397 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
