# Full_Adder_with_half_adder_instantiation_verilog_xilinx_vivado
verilog code for full adder consisting of two half adders using instantiation, written in verilog code in xilinx vivado
