<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: /Users/tom/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0f84071653ba0667a40e15ac6a229550.html">STM32Cube</a></li><li class="navelem"><a class="el" href="dir_80db7915fea7c7de0e354811571b1c7d.html">Repository</a></li><li class="navelem"><a class="el" href="dir_0fa24a489567dc2d6349d65b6ffff4de.html">STM32Cube_FW_F4_V1.23.0</a></li><li class="navelem"><a class="el" href="dir_784311fd0276b8af332f59fe4d99fce8.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_fe2cbb2812831b3a11e2395829c9c017.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_ace31deb7777aa6d090cf68b6ed3635b.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_ll_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32f4xx__ll__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___r_c_c___clocks_type_def.html">LL_RCC_ClocksTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clocks Frequency Structure.  <a href="struct_l_l___r_c_c___clocks_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a> (void)</td></tr>
<tr class="memdesc:gac9185c0d34b7774d5c5b96c2799ae776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">More...</a><br /></td></tr>
<tr class="separator:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe89f332b1d8d6be385e0ac742102faf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:gabe89f332b1d8d6be385e0ac742102faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">More...</a><br /></td></tr>
<tr class="separator:gabe89f332b1d8d6be385e0ac742102faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">More...</a><br /></td></tr>
<tr class="separator:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f1df72bbbe1079a10d290e01797afc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga03f1df72bbbe1079a10d290e01797afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">More...</a><br /></td></tr>
<tr class="separator:ga03f1df72bbbe1079a10d290e01797afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb26387b241a14f93d1d8310aff74078"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a> (void)</td></tr>
<tr class="memdesc:gacb26387b241a14f93d1d8310aff74078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">More...</a><br /></td></tr>
<tr class="separator:gacb26387b241a14f93d1d8310aff74078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e974a4c506e1983f3cc34031473037e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga6e974a4c506e1983f3cc34031473037e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">More...</a><br /></td></tr>
<tr class="separator:ga6e974a4c506e1983f3cc34031473037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">More...</a><br /></td></tr>
<tr class="separator:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7378e93867ba13383054e284b8ec4b46"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a> (void)</td></tr>
<tr class="memdesc:ga7378e93867ba13383054e284b8ec4b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">More...</a><br /></td></tr>
<tr class="separator:ga7378e93867ba13383054e284b8ec4b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b799f34d7a32793c6298c66034e65f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga80b799f34d7a32793c6298c66034e65f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">More...</a><br /></td></tr>
<tr class="separator:ga80b799f34d7a32793c6298c66034e65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944e422d8e8429f77f68216f00017cd1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a> (void)</td></tr>
<tr class="memdesc:ga944e422d8e8429f77f68216f00017cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration value.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">More...</a><br /></td></tr>
<tr class="separator:ga944e422d8e8429f77f68216f00017cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cfa820b4109a38cad940831419719d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a> (uint32_t Value)</td></tr>
<tr class="memdesc:gae8cfa820b4109a38cad940831419719d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HSI Calibration trimming.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">More...</a><br /></td></tr>
<tr class="separator:gae8cfa820b4109a38cad940831419719d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a> (void)</td></tr>
<tr class="memdesc:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration trimming @rmtoll CR HSITRIM LL_RCC_HSI_GetCalibTrimming.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">More...</a><br /></td></tr>
<tr class="separator:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936246430a6af1b5655b1b7c9173c36a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga936246430a6af1b5655b1b7c9173c36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">More...</a><br /></td></tr>
<tr class="separator:ga936246430a6af1b5655b1b7c9173c36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a> (void)</td></tr>
<tr class="memdesc:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">More...</a><br /></td></tr>
<tr class="separator:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6549e6703b0b96fc154f7b014961f890"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:ga6549e6703b0b96fc154f7b014961f890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">More...</a><br /></td></tr>
<tr class="separator:ga6549e6703b0b96fc154f7b014961f890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6dd89879b0a57f02d7fea00ed894844"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:gae6dd89879b0a57f02d7fea00ed894844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">More...</a><br /></td></tr>
<tr class="separator:gae6dd89879b0a57f02d7fea00ed894844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:gae7753068082fb56a76c8dd718d8ab7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">More...</a><br /></td></tr>
<tr class="separator:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab241e39dd467e6193c7689d90109e740"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gab241e39dd467e6193c7689d90109e740">LL_RCC_LSE_EnableHighDriveMode</a> (void)</td></tr>
<tr class="memdesc:gab241e39dd467e6193c7689d90109e740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE high drive mode.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gab241e39dd467e6193c7689d90109e740">More...</a><br /></td></tr>
<tr class="separator:gab241e39dd467e6193c7689d90109e740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac172d4ab6c517ee7921d277d35c914a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gac172d4ab6c517ee7921d277d35c914a8">LL_RCC_LSE_DisableHighDriveMode</a> (void)</td></tr>
<tr class="memdesc:gac172d4ab6c517ee7921d277d35c914a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE high drive mode.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gac172d4ab6c517ee7921d277d35c914a8">More...</a><br /></td></tr>
<tr class="separator:gac172d4ab6c517ee7921d277d35c914a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">More...</a><br /></td></tr>
<tr class="separator:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a> (void)</td></tr>
<tr class="memdesc:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">More...</a><br /></td></tr>
<tr class="separator:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">More...</a><br /></td></tr>
<tr class="separator:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade07cf0061a8196c45276d7d87caa74e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gade07cf0061a8196c45276d7d87caa74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.  <a href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">More...</a><br /></td></tr>
<tr class="separator:gade07cf0061a8196c45276d7d87caa74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46141696cad09a131c4a0d6d799269aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a> (void)</td></tr>
<tr class="memdesc:ga46141696cad09a131c4a0d6d799269aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.  <a href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">More...</a><br /></td></tr>
<tr class="separator:ga46141696cad09a131c4a0d6d799269aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">More...</a><br /></td></tr>
<tr class="separator:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a644ead8a37cf74b0544d45db576285"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga7a644ead8a37cf74b0544d45db576285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">More...</a><br /></td></tr>
<tr class="separator:ga7a644ead8a37cf74b0544d45db576285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:gaa1ff004532ea545d151b41b6820b7cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">More...</a><br /></td></tr>
<tr class="separator:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a> (void)</td></tr>
<tr class="memdesc:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">More...</a><br /></td></tr>
<tr class="separator:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3940f271ef48caf597abe88668ecf1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a> (void)</td></tr>
<tr class="memdesc:ga0c3940f271ef48caf597abe88668ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">More...</a><br /></td></tr>
<tr class="separator:ga0c3940f271ef48caf597abe88668ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36073790d83b6245c874b3f61cca3f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a> (void)</td></tr>
<tr class="memdesc:gae36073790d83b6245c874b3f61cca3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">More...</a><br /></td></tr>
<tr class="separator:gae36073790d83b6245c874b3f61cca3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae252645899cd0a7c5c06a3c7724c1f9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___m_c_o.html#gae252645899cd0a7c5c06a3c7724c1f9a">LL_RCC_MCO1_Enable</a> (void)</td></tr>
<tr class="memdesc:gae252645899cd0a7c5c06a3c7724c1f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCO1 output @rmtoll CFGR RCC_CFGR_MCO1EN LL_RCC_MCO1_Enable.  <a href="group___r_c_c___l_l___e_f___m_c_o.html#gae252645899cd0a7c5c06a3c7724c1f9a">More...</a><br /></td></tr>
<tr class="separator:gae252645899cd0a7c5c06a3c7724c1f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fd0f06614365ce4a1197d25b429b13"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___m_c_o.html#ga58fd0f06614365ce4a1197d25b429b13">LL_RCC_MCO1_Disable</a> (void)</td></tr>
<tr class="memdesc:ga58fd0f06614365ce4a1197d25b429b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCO1 output @rmtoll CFGR RCC_CFGR_MCO1EN LL_RCC_MCO1_Disable.  <a href="group___r_c_c___l_l___e_f___m_c_o.html#ga58fd0f06614365ce4a1197d25b429b13">More...</a><br /></td></tr>
<tr class="separator:ga58fd0f06614365ce4a1197d25b429b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5e1e621a3c7b3062f3ae771c15e168"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___m_c_o.html#ga0d5e1e621a3c7b3062f3ae771c15e168">LL_RCC_MCO2_Enable</a> (void)</td></tr>
<tr class="memdesc:ga0d5e1e621a3c7b3062f3ae771c15e168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCO2 output @rmtoll CFGR RCC_CFGR_MCO2EN LL_RCC_MCO2_Enable.  <a href="group___r_c_c___l_l___e_f___m_c_o.html#ga0d5e1e621a3c7b3062f3ae771c15e168">More...</a><br /></td></tr>
<tr class="separator:ga0d5e1e621a3c7b3062f3ae771c15e168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a8027433766ca59fe1182a94a26be0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___m_c_o.html#gab6a8027433766ca59fe1182a94a26be0">LL_RCC_MCO2_Disable</a> (void)</td></tr>
<tr class="memdesc:gab6a8027433766ca59fe1182a94a26be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCO2 output @rmtoll CFGR RCC_CFGR_MCO2EN LL_RCC_MCO2_Disable.  <a href="group___r_c_c___l_l___e_f___m_c_o.html#gab6a8027433766ca59fe1182a94a26be0">More...</a><br /></td></tr>
<tr class="separator:gab6a8027433766ca59fe1182a94a26be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531fbb087ed71e95a1c47c848fad6638"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a> (uint32_t MCOxSource, uint32_t MCOxPrescaler)</td></tr>
<tr class="memdesc:ga531fbb087ed71e95a1c47c848fad6638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MCOx @rmtoll CFGR MCO1 LL_RCC_ConfigMCO<br />
 CFGR MCO1PRE LL_RCC_ConfigMCO<br />
 CFGR MCO2 LL_RCC_ConfigMCO<br />
 CFGR MCO2PRE LL_RCC_ConfigMCO.  <a href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">More...</a><br /></td></tr>
<tr class="separator:ga531fbb087ed71e95a1c47c848fad6638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bb56b1887d0f75ee20f736f230f67c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab3bb56b1887d0f75ee20f736f230f67c">LL_RCC_SetFMPI2CClockSource</a> (uint32_t FMPI2CxSource)</td></tr>
<tr class="memdesc:gab3bb56b1887d0f75ee20f736f230f67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FMPI2C clock source @rmtoll DCKCFGR2 FMPI2C1SEL LL_RCC_SetFMPI2CClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab3bb56b1887d0f75ee20f736f230f67c">More...</a><br /></td></tr>
<tr class="separator:gab3bb56b1887d0f75ee20f736f230f67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a> (uint32_t LPTIMxSource)</td></tr>
<tr class="memdesc:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure LPTIMx clock source @rmtoll DCKCFGR2 LPTIM1SEL LL_RCC_SetLPTIMClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">More...</a><br /></td></tr>
<tr class="separator:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40076a8498dfb238311e64e035ebf352"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a> (uint32_t SAIxSource)</td></tr>
<tr class="memdesc:ga40076a8498dfb238311e64e035ebf352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SAIx clock source @rmtoll DCKCFGR SAI1SRC LL_RCC_SetSAIClockSource<br />
 DCKCFGR SAI2SRC LL_RCC_SetSAIClockSource<br />
 DCKCFGR SAI1ASRC LL_RCC_SetSAIClockSource<br />
 DCKCFGR SAI1BSRC LL_RCC_SetSAIClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga40076a8498dfb238311e64e035ebf352">More...</a><br /></td></tr>
<tr class="separator:ga40076a8498dfb238311e64e035ebf352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0344abc2bd16d41bb7fee620c3023356"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga0344abc2bd16d41bb7fee620c3023356">LL_RCC_SetSDIOClockSource</a> (uint32_t SDIOxSource)</td></tr>
<tr class="memdesc:ga0344abc2bd16d41bb7fee620c3023356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SDIO clock source @rmtoll DCKCFGR SDIOSEL LL_RCC_SetSDIOClockSource<br />
 DCKCFGR2 SDIOSEL LL_RCC_SetSDIOClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga0344abc2bd16d41bb7fee620c3023356">More...</a><br /></td></tr>
<tr class="separator:ga0344abc2bd16d41bb7fee620c3023356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb84c4f999ecc96a0221556897ec5157"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabb84c4f999ecc96a0221556897ec5157">LL_RCC_SetCK48MClockSource</a> (uint32_t CK48MxSource)</td></tr>
<tr class="memdesc:gabb84c4f999ecc96a0221556897ec5157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure 48Mhz domain clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_SetCK48MClockSource<br />
 DCKCFGR2 CK48MSEL LL_RCC_SetCK48MClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabb84c4f999ecc96a0221556897ec5157">More...</a><br /></td></tr>
<tr class="separator:gabb84c4f999ecc96a0221556897ec5157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84816623364baa5eedd967cc8a34cd97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a> (uint32_t RNGxSource)</td></tr>
<tr class="memdesc:ga84816623364baa5eedd967cc8a34cd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RNG clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_SetRNGClockSource<br />
 DCKCFGR2 CK48MSEL LL_RCC_SetRNGClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">More...</a><br /></td></tr>
<tr class="separator:ga84816623364baa5eedd967cc8a34cd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc995cb54503060fa5ddd21ac2050f0f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a> (uint32_t USBxSource)</td></tr>
<tr class="memdesc:gabc995cb54503060fa5ddd21ac2050f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USB clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_SetUSBClockSource<br />
 DCKCFGR2 CK48MSEL LL_RCC_SetUSBClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">More...</a><br /></td></tr>
<tr class="separator:gabc995cb54503060fa5ddd21ac2050f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b5c8d187cd34fa096352b3610eae19"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaf3b5c8d187cd34fa096352b3610eae19">LL_RCC_SetCECClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gaf3b5c8d187cd34fa096352b3610eae19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure CEC clock source @rmtoll DCKCFGR2 CECSEL LL_RCC_SetCECClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaf3b5c8d187cd34fa096352b3610eae19">More...</a><br /></td></tr>
<tr class="separator:gaf3b5c8d187cd34fa096352b3610eae19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6011d0b40ff6be229ece16f3bc077bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab6011d0b40ff6be229ece16f3bc077bc">LL_RCC_SetI2SClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gab6011d0b40ff6be229ece16f3bc077bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2S clock source @rmtoll CFGR I2SSRC LL_RCC_SetI2SClockSource<br />
 DCKCFGR I2SSRC LL_RCC_SetI2SClockSource<br />
 DCKCFGR I2S1SRC LL_RCC_SetI2SClockSource<br />
 DCKCFGR I2S2SRC LL_RCC_SetI2SClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gab6011d0b40ff6be229ece16f3bc077bc">More...</a><br /></td></tr>
<tr class="separator:gab6011d0b40ff6be229ece16f3bc077bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a67a4cd2451c454ac3570b235d6feaf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2a67a4cd2451c454ac3570b235d6feaf">LL_RCC_SetDSIClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga2a67a4cd2451c454ac3570b235d6feaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSI clock source @rmtoll DCKCFGR DSISEL LL_RCC_SetDSIClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2a67a4cd2451c454ac3570b235d6feaf">More...</a><br /></td></tr>
<tr class="separator:ga2a67a4cd2451c454ac3570b235d6feaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32945a2cb1390be4148b7167dcfe017"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae32945a2cb1390be4148b7167dcfe017">LL_RCC_SetDFSDMAudioClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gae32945a2cb1390be4148b7167dcfe017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DFSDM Audio clock source @rmtoll DCKCFGR CKDFSDM1ASEL LL_RCC_SetDFSDMAudioClockSource<br />
 DCKCFGR CKDFSDM2ASEL LL_RCC_SetDFSDMAudioClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae32945a2cb1390be4148b7167dcfe017">More...</a><br /></td></tr>
<tr class="separator:gae32945a2cb1390be4148b7167dcfe017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9370d1d4c8699989d6eadc32f3245842"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga9370d1d4c8699989d6eadc32f3245842">LL_RCC_SetDFSDMClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga9370d1d4c8699989d6eadc32f3245842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DFSDM Kernel clock source @rmtoll DCKCFGR CKDFSDM1SEL LL_RCC_SetDFSDMClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga9370d1d4c8699989d6eadc32f3245842">More...</a><br /></td></tr>
<tr class="separator:ga9370d1d4c8699989d6eadc32f3245842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8094ddb005c04eb7ab50a8b61f221b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae8094ddb005c04eb7ab50a8b61f221b2">LL_RCC_SetSPDIFRXClockSource</a> (uint32_t SPDIFRXxSource)</td></tr>
<tr class="memdesc:gae8094ddb005c04eb7ab50a8b61f221b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SPDIFRX clock source @rmtoll DCKCFGR2 SPDIFRXSEL LL_RCC_SetSPDIFRXClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gae8094ddb005c04eb7ab50a8b61f221b2">More...</a><br /></td></tr>
<tr class="separator:gae8094ddb005c04eb7ab50a8b61f221b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac627de1345e24ab8dcce8881b8f4d90d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gac627de1345e24ab8dcce8881b8f4d90d">LL_RCC_GetFMPI2CClockSource</a> (uint32_t FMPI2Cx)</td></tr>
<tr class="memdesc:gac627de1345e24ab8dcce8881b8f4d90d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FMPI2C clock source @rmtoll DCKCFGR2 FMPI2C1SEL LL_RCC_GetFMPI2CClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gac627de1345e24ab8dcce8881b8f4d90d">More...</a><br /></td></tr>
<tr class="separator:gac627de1345e24ab8dcce8881b8f4d90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a> (uint32_t LPTIMx)</td></tr>
<tr class="memdesc:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LPTIMx clock source @rmtoll DCKCFGR2 LPTIM1SEL LL_RCC_GetLPTIMClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">More...</a><br /></td></tr>
<tr class="separator:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885fc4f302fc2c94d362c6f430c1f409"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a> (uint32_t SAIx)</td></tr>
<tr class="memdesc:ga885fc4f302fc2c94d362c6f430c1f409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIx clock source @rmtoll DCKCFGR SAI1SEL LL_RCC_GetSAIClockSource<br />
 DCKCFGR SAI2SEL LL_RCC_GetSAIClockSource<br />
 DCKCFGR SAI1ASRC LL_RCC_GetSAIClockSource<br />
 DCKCFGR SAI1BSRC LL_RCC_GetSAIClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">More...</a><br /></td></tr>
<tr class="separator:ga885fc4f302fc2c94d362c6f430c1f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa042660d28e3272fd1dc7bd4de6acb67"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa042660d28e3272fd1dc7bd4de6acb67">LL_RCC_GetSDIOClockSource</a> (uint32_t SDIOx)</td></tr>
<tr class="memdesc:gaa042660d28e3272fd1dc7bd4de6acb67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SDIOx clock source @rmtoll DCKCFGR SDIOSEL LL_RCC_GetSDIOClockSource<br />
 DCKCFGR2 SDIOSEL LL_RCC_GetSDIOClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa042660d28e3272fd1dc7bd4de6acb67">More...</a><br /></td></tr>
<tr class="separator:gaa042660d28e3272fd1dc7bd4de6acb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad970e8f4158bdcbd4725c1d590394c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga1ad970e8f4158bdcbd4725c1d590394c">LL_RCC_GetCK48MClockSource</a> (uint32_t CK48Mx)</td></tr>
<tr class="memdesc:ga1ad970e8f4158bdcbd4725c1d590394c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get 48Mhz domain clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_GetCK48MClockSource<br />
 DCKCFGR2 CK48MSEL LL_RCC_GetCK48MClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga1ad970e8f4158bdcbd4725c1d590394c">More...</a><br /></td></tr>
<tr class="separator:ga1ad970e8f4158bdcbd4725c1d590394c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d996455f1d3262334a768759c21dcb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a> (uint32_t RNGx)</td></tr>
<tr class="memdesc:ga2d996455f1d3262334a768759c21dcb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RNGx clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_GetRNGClockSource<br />
 DCKCFGR2 CK48MSEL LL_RCC_GetRNGClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">More...</a><br /></td></tr>
<tr class="separator:ga2d996455f1d3262334a768759c21dcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2971a16f3fb323324233cdc1c20f76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a> (uint32_t USBx)</td></tr>
<tr class="memdesc:gadd2971a16f3fb323324233cdc1c20f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get USBx clock source @rmtoll DCKCFGR CK48MSEL LL_RCC_GetUSBClockSource<br />
 DCKCFGR2 CK48MSEL LL_RCC_GetUSBClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">More...</a><br /></td></tr>
<tr class="separator:gadd2971a16f3fb323324233cdc1c20f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efc8002c3f3db4790d78052b90384d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8efc8002c3f3db4790d78052b90384d4">LL_RCC_GetCECClockSource</a> (uint32_t CECx)</td></tr>
<tr class="memdesc:ga8efc8002c3f3db4790d78052b90384d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CEC Clock Source @rmtoll DCKCFGR2 CECSEL LL_RCC_GetCECClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8efc8002c3f3db4790d78052b90384d4">More...</a><br /></td></tr>
<tr class="separator:ga8efc8002c3f3db4790d78052b90384d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a> (uint32_t I2Sx)</td></tr>
<tr class="memdesc:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S Clock Source @rmtoll CFGR I2SSRC LL_RCC_GetI2SClockSource<br />
 DCKCFGR I2SSRC LL_RCC_GetI2SClockSource<br />
 DCKCFGR I2S1SRC LL_RCC_GetI2SClockSource<br />
 DCKCFGR I2S2SRC LL_RCC_GetI2SClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">More...</a><br /></td></tr>
<tr class="separator:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377006e9145961c5c78715f0822afd63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga377006e9145961c5c78715f0822afd63">LL_RCC_GetDFSDMAudioClockSource</a> (uint32_t DFSDMx)</td></tr>
<tr class="memdesc:ga377006e9145961c5c78715f0822afd63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DFSDM Audio Clock Source @rmtoll DCKCFGR CKDFSDM1ASEL LL_RCC_GetDFSDMAudioClockSource<br />
 DCKCFGR CKDFSDM2ASEL LL_RCC_GetDFSDMAudioClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga377006e9145961c5c78715f0822afd63">More...</a><br /></td></tr>
<tr class="separator:ga377006e9145961c5c78715f0822afd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dff69d0c79b289c2eca8a68e1a86a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">LL_RCC_GetDFSDMClockSource</a> (uint32_t DFSDMx)</td></tr>
<tr class="memdesc:ga14dff69d0c79b289c2eca8a68e1a86a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DFSDM Audio Clock Source @rmtoll DCKCFGR CKDFSDM1SEL LL_RCC_GetDFSDMClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga14dff69d0c79b289c2eca8a68e1a86a6">More...</a><br /></td></tr>
<tr class="separator:ga14dff69d0c79b289c2eca8a68e1a86a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfe0acda0922b6bcdba120bafbdd468"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6dfe0acda0922b6bcdba120bafbdd468">LL_RCC_GetSPDIFRXClockSource</a> (uint32_t SPDIFRXx)</td></tr>
<tr class="memdesc:ga6dfe0acda0922b6bcdba120bafbdd468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPDIFRX clock source @rmtoll DCKCFGR2 SPDIFRXSEL LL_RCC_GetSPDIFRXClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6dfe0acda0922b6bcdba120bafbdd468">More...</a><br /></td></tr>
<tr class="separator:ga6dfe0acda0922b6bcdba120bafbdd468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbae82d7966d64c90a73867f99d06a62"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gafbae82d7966d64c90a73867f99d06a62">LL_RCC_GetDSIClockSource</a> (uint32_t DSIx)</td></tr>
<tr class="memdesc:gafbae82d7966d64c90a73867f99d06a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DSI Clock Source @rmtoll DCKCFGR DSISEL LL_RCC_GetDSIClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gafbae82d7966d64c90a73867f99d06a62">More...</a><br /></td></tr>
<tr class="separator:gafbae82d7966d64c90a73867f99d06a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5916910fa30029f1741fa6835d23db6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga5916910fa30029f1741fa6835d23db6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RTC Clock Source.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">More...</a><br /></td></tr>
<tr class="separator:ga5916910fa30029f1741fa6835d23db6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a628a30073b69f94c6141ecd58295d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a> (void)</td></tr>
<tr class="memdesc:ga2a628a30073b69f94c6141ecd58295d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">More...</a><br /></td></tr>
<tr class="separator:ga2a628a30073b69f94c6141ecd58295d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd55bc3513e4b60cf5341efb57d49789"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a> (void)</td></tr>
<tr class="memdesc:gafd55bc3513e4b60cf5341efb57d49789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">More...</a><br /></td></tr>
<tr class="separator:gafd55bc3513e4b60cf5341efb57d49789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a> (void)</td></tr>
<tr class="memdesc:gacb6141a9d0d986192babfb1b5b0849b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">More...</a><br /></td></tr>
<tr class="separator:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fad22a32a0f7132868e28289b16f88"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a> (void)</td></tr>
<tr class="memdesc:ga47fad22a32a0f7132868e28289b16f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">More...</a><br /></td></tr>
<tr class="separator:ga47fad22a32a0f7132868e28289b16f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227a3b3aa0575d595313790175e76435"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:ga227a3b3aa0575d595313790175e76435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">More...</a><br /></td></tr>
<tr class="separator:ga227a3b3aa0575d595313790175e76435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52a1db0154301559c493145c3e5a37d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:gac52a1db0154301559c493145c3e5a37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">More...</a><br /></td></tr>
<tr class="separator:gac52a1db0154301559c493145c3e5a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7853cc23bdfef92911674d17ba6f90a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga7853cc23bdfef92911674d17ba6f90a5">LL_RCC_SetRTC_HSEPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga7853cc23bdfef92911674d17ba6f90a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HSE Prescalers for RTC Clock @rmtoll CFGR RTCPRE LL_RCC_SetRTC_HSEPrescaler.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga7853cc23bdfef92911674d17ba6f90a5">More...</a><br /></td></tr>
<tr class="separator:ga7853cc23bdfef92911674d17ba6f90a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18f9d91109af38992b999f234556ce6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gaf18f9d91109af38992b999f234556ce6">LL_RCC_GetRTC_HSEPrescaler</a> (void)</td></tr>
<tr class="memdesc:gaf18f9d91109af38992b999f234556ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSE Prescalers for RTC Clock @rmtoll CFGR RTCPRE LL_RCC_GetRTC_HSEPrescaler.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gaf18f9d91109af38992b999f234556ce6">More...</a><br /></td></tr>
<tr class="separator:gaf18f9d91109af38992b999f234556ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924475b1dffb9d1da3ea0b71b40aa30a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga924475b1dffb9d1da3ea0b71b40aa30a">LL_RCC_SetTIMPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga924475b1dffb9d1da3ea0b71b40aa30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timers Clock Prescalers @rmtoll DCKCFGR TIMPRE LL_RCC_SetTIMPrescaler.  <a href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga924475b1dffb9d1da3ea0b71b40aa30a">More...</a><br /></td></tr>
<tr class="separator:ga924475b1dffb9d1da3ea0b71b40aa30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69da2e06366dea7e1bd97c074a4a223d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga69da2e06366dea7e1bd97c074a4a223d">LL_RCC_GetTIMPrescaler</a> (void)</td></tr>
<tr class="memdesc:ga69da2e06366dea7e1bd97c074a4a223d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Timers Clock Prescalers @rmtoll DCKCFGR TIMPRE LL_RCC_GetTIMPrescaler.  <a href="group___r_c_c___l_l___e_f___t_i_m___c_l_o_c_k___p_r_e_s_c_a_l_e_r.html#ga69da2e06366dea7e1bd97c074a4a223d">More...</a><br /></td></tr>
<tr class="separator:ga69da2e06366dea7e1bd97c074a4a223d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d714579aac9b2f9b3216b6825c369b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a> (void)</td></tr>
<tr class="memdesc:ga86d714579aac9b2f9b3216b6825c369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">More...</a><br /></td></tr>
<tr class="separator:ga86d714579aac9b2f9b3216b6825c369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a> (void)</td></tr>
<tr class="memdesc:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">More...</a><br /></td></tr>
<tr class="separator:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">More...</a><br /></td></tr>
<tr class="separator:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44175d4b464a7abbe3f960510724edb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gae44175d4b464a7abbe3f960510724edb">LL_RCC_PLL_ConfigDomain_SYS</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)</td></tr>
<tr class="memdesc:gae44175d4b464a7abbe3f960510724edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SYSCLK Domain.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gae44175d4b464a7abbe3f960510724edb">More...</a><br /></td></tr>
<tr class="separator:gae44175d4b464a7abbe3f960510724edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5073ee320f5b0711bba681f9364f46ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga5073ee320f5b0711bba681f9364f46ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for 48Mhz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">More...</a><br /></td></tr>
<tr class="separator:ga5073ee320f5b0711bba681f9364f46ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7e8bcd46aef3a6dfec32846e94ab00"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gafa7e8bcd46aef3a6dfec32846e94ab00">LL_RCC_PLL_ConfigDomain_DSI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:gafa7e8bcd46aef3a6dfec32846e94ab00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for DSI clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gafa7e8bcd46aef3a6dfec32846e94ab00">More...</a><br /></td></tr>
<tr class="separator:gafa7e8bcd46aef3a6dfec32846e94ab00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc7679857ae669f63a83ba06779ba5f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0bc7679857ae669f63a83ba06779ba5f">LL_RCC_PLL_ConfigDomain_I2S</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga0bc7679857ae669f63a83ba06779ba5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for I2S clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0bc7679857ae669f63a83ba06779ba5f">More...</a><br /></td></tr>
<tr class="separator:ga0bc7679857ae669f63a83ba06779ba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fc5919ec0b304f9d232312cb73ee06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga16fc5919ec0b304f9d232312cb73ee06">LL_RCC_PLL_ConfigDomain_SPDIFRX</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga16fc5919ec0b304f9d232312cb73ee06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SPDIFRX clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga16fc5919ec0b304f9d232312cb73ee06">More...</a><br /></td></tr>
<tr class="separator:ga16fc5919ec0b304f9d232312cb73ee06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1d91e68871bf9a60fae6ac9b282354"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gadb1d91e68871bf9a60fae6ac9b282354">LL_RCC_PLL_ConfigDomain_SAI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR) __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source</td></tr>
<tr class="memdesc:gadb1d91e68871bf9a60fae6ac9b282354"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SAI clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gadb1d91e68871bf9a60fae6ac9b282354">More...</a><br /></td></tr>
<tr class="separator:gadb1d91e68871bf9a60fae6ac9b282354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fd815a0e1bdf014a92a3915cded4a4"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>MODIFY_REG</b> (RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLDIVR, PLLDIVR)</td></tr>
<tr class="separator:ga83fd815a0e1bdf014a92a3915cded4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a> (uint32_t PLLSource)</td></tr>
<tr class="memdesc:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">More...</a><br /></td></tr>
<tr class="separator:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9b3802b37694ec9290e80438637a85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a> (void)</td></tr>
<tr class="memdesc:ga9d9b3802b37694ec9290e80438637a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">More...</a><br /></td></tr>
<tr class="separator:ga9d9b3802b37694ec9290e80438637a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a> (void)</td></tr>
<tr class="memdesc:gad6a634beb13d8d21b62ba996eeab53c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">More...</a><br /></td></tr>
<tr class="separator:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a> (void)</td></tr>
<tr class="memdesc:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLP @rmtoll PLLCFGR PLLP LL_RCC_PLL_GetP.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">More...</a><br /></td></tr>
<tr class="separator:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLQ.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">More...</a><br /></td></tr>
<tr class="separator:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a> (void)</td></tr>
<tr class="memdesc:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLR.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">More...</a><br /></td></tr>
<tr class="separator:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049fe040a7843b5439d84febd93fc16a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga049fe040a7843b5439d84febd93fc16a">LL_RCC_PLL_GetDIVR</a> (void)</td></tr>
<tr class="memdesc:ga049fe040a7843b5439d84febd93fc16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLDIVR.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga049fe040a7843b5439d84febd93fc16a">More...</a><br /></td></tr>
<tr class="separator:ga049fe040a7843b5439d84febd93fc16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">More...</a><br /></td></tr>
<tr class="separator:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b51d68f01a43ecea2bee6ea8978624e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0b51d68f01a43ecea2bee6ea8978624e">LL_RCC_PLL_ConfigSpreadSpectrum</a> (uint32_t Mod, uint32_t Inc, uint32_t Sel)</td></tr>
<tr class="memdesc:ga0b51d68f01a43ecea2bee6ea8978624e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Spread Spectrum used for PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0b51d68f01a43ecea2bee6ea8978624e">More...</a><br /></td></tr>
<tr class="separator:ga0b51d68f01a43ecea2bee6ea8978624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e0f2c312d37c19ad2b8c7e16f283d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga28e0f2c312d37c19ad2b8c7e16f283d9">LL_RCC_PLL_GetPeriodModulation</a> (void)</td></tr>
<tr class="memdesc:ga28e0f2c312d37c19ad2b8c7e16f283d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Spread Spectrum Modulation Period for PLL @rmtoll SSCGR MODPER LL_RCC_PLL_GetPeriodModulation.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga28e0f2c312d37c19ad2b8c7e16f283d9">More...</a><br /></td></tr>
<tr class="separator:ga28e0f2c312d37c19ad2b8c7e16f283d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb62ce647f2ad68b697a6e3dd13e4a7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gacb62ce647f2ad68b697a6e3dd13e4a7c">LL_RCC_PLL_GetStepIncrementation</a> (void)</td></tr>
<tr class="memdesc:gacb62ce647f2ad68b697a6e3dd13e4a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Spread Spectrum Incrementation Step for PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gacb62ce647f2ad68b697a6e3dd13e4a7c">More...</a><br /></td></tr>
<tr class="separator:gacb62ce647f2ad68b697a6e3dd13e4a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15a0d54c79c43ddb8bc7c76cde28e11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab15a0d54c79c43ddb8bc7c76cde28e11">LL_RCC_PLL_GetSpreadSelection</a> (void)</td></tr>
<tr class="memdesc:gab15a0d54c79c43ddb8bc7c76cde28e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Spread Spectrum Selection for PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab15a0d54c79c43ddb8bc7c76cde28e11">More...</a><br /></td></tr>
<tr class="separator:gab15a0d54c79c43ddb8bc7c76cde28e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2aed1252978b55d5d06838140f044c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga1c2aed1252978b55d5d06838140f044c">LL_RCC_PLL_SpreadSpectrum_Enable</a> (void)</td></tr>
<tr class="memdesc:ga1c2aed1252978b55d5d06838140f044c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Spread Spectrum for PLL. @rmtoll SSCGR SSCGEN LL_RCC_PLL_SpreadSpectrum_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga1c2aed1252978b55d5d06838140f044c">More...</a><br /></td></tr>
<tr class="separator:ga1c2aed1252978b55d5d06838140f044c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409fda1bc41ac93fba4ae3a7b94f9170"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga409fda1bc41ac93fba4ae3a7b94f9170">LL_RCC_PLL_SpreadSpectrum_Disable</a> (void)</td></tr>
<tr class="memdesc:ga409fda1bc41ac93fba4ae3a7b94f9170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Spread Spectrum for PLL. @rmtoll SSCGR SSCGEN LL_RCC_PLL_SpreadSpectrum_Disable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga409fda1bc41ac93fba4ae3a7b94f9170">More...</a><br /></td></tr>
<tr class="separator:ga409fda1bc41ac93fba4ae3a7b94f9170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6638841ef4f19d87c1ad17b235a34f63"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6638841ef4f19d87c1ad17b235a34f63">LL_RCC_PLLI2S_Enable</a> (void)</td></tr>
<tr class="memdesc:ga6638841ef4f19d87c1ad17b235a34f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLI2S @rmtoll CR PLLI2SON LL_RCC_PLLI2S_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6638841ef4f19d87c1ad17b235a34f63">More...</a><br /></td></tr>
<tr class="separator:ga6638841ef4f19d87c1ad17b235a34f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf968beb4a33f098582b54fe64d5bff71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaf968beb4a33f098582b54fe64d5bff71">LL_RCC_PLLI2S_Disable</a> (void)</td></tr>
<tr class="memdesc:gaf968beb4a33f098582b54fe64d5bff71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLI2S @rmtoll CR PLLI2SON LL_RCC_PLLI2S_Disable.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaf968beb4a33f098582b54fe64d5bff71">More...</a><br /></td></tr>
<tr class="separator:gaf968beb4a33f098582b54fe64d5bff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ca40d0e745e3845cd1ff378aebf299"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga08ca40d0e745e3845cd1ff378aebf299">LL_RCC_PLLI2S_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga08ca40d0e745e3845cd1ff378aebf299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLI2S Ready @rmtoll CR PLLI2SRDY LL_RCC_PLLI2S_IsReady.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga08ca40d0e745e3845cd1ff378aebf299">More...</a><br /></td></tr>
<tr class="separator:ga08ca40d0e745e3845cd1ff378aebf299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc063fa3120d7b725cb9db2a923a8ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga1cc063fa3120d7b725cb9db2a923a8ca">LL_RCC_PLLI2S_ConfigDomain_SAI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ_R, uint32_t PLLDIVQ_R)</td></tr>
<tr class="memdesc:ga1cc063fa3120d7b725cb9db2a923a8ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLI2S used for SAI domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga1cc063fa3120d7b725cb9db2a923a8ca">More...</a><br /></td></tr>
<tr class="separator:ga1cc063fa3120d7b725cb9db2a923a8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce2984ccc9ad654acaece5899ed8805"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga9ce2984ccc9ad654acaece5899ed8805">LL_RCC_PLLI2S_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga9ce2984ccc9ad654acaece5899ed8805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLI2S used for 48Mhz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga9ce2984ccc9ad654acaece5899ed8805">More...</a><br /></td></tr>
<tr class="separator:ga9ce2984ccc9ad654acaece5899ed8805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1ead4c4ce66724c4159626f7812a3a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga0a1ead4c4ce66724c4159626f7812a3a">LL_RCC_PLLI2S_ConfigDomain_SPDIFRX</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:ga0a1ead4c4ce66724c4159626f7812a3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLI2S used for SPDIFRX domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga0a1ead4c4ce66724c4159626f7812a3a">More...</a><br /></td></tr>
<tr class="separator:ga0a1ead4c4ce66724c4159626f7812a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd787747862b966b7327dad630175d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga5dd787747862b966b7327dad630175d3">LL_RCC_PLLI2S_ConfigDomain_I2S</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga5dd787747862b966b7327dad630175d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLI2S used for I2S1 domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga5dd787747862b966b7327dad630175d3">More...</a><br /></td></tr>
<tr class="separator:ga5dd787747862b966b7327dad630175d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79ea9ecf27834329ac12e8f5e1ce02f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gab79ea9ecf27834329ac12e8f5e1ce02f">LL_RCC_PLLI2S_GetN</a> (void)</td></tr>
<tr class="memdesc:gab79ea9ecf27834329ac12e8f5e1ce02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL multiplication factor for VCO @rmtoll PLLI2SCFGR PLLI2SN LL_RCC_PLLI2S_GetN.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gab79ea9ecf27834329ac12e8f5e1ce02f">More...</a><br /></td></tr>
<tr class="separator:gab79ea9ecf27834329ac12e8f5e1ce02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a75f36d5f3090d5e0599e2ba61ee97d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6a75f36d5f3090d5e0599e2ba61ee97d">LL_RCC_PLLI2S_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga6a75f36d5f3090d5e0599e2ba61ee97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL division factor for PLLI2SQ @rmtoll PLLI2SCFGR PLLI2SQ LL_RCC_PLLI2S_GetQ.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga6a75f36d5f3090d5e0599e2ba61ee97d">More...</a><br /></td></tr>
<tr class="separator:ga6a75f36d5f3090d5e0599e2ba61ee97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70950d83326d3292e8b10cc2170286b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gad70950d83326d3292e8b10cc2170286b">LL_RCC_PLLI2S_GetR</a> (void)</td></tr>
<tr class="memdesc:gad70950d83326d3292e8b10cc2170286b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL division factor for PLLI2SR.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gad70950d83326d3292e8b10cc2170286b">More...</a><br /></td></tr>
<tr class="separator:gad70950d83326d3292e8b10cc2170286b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30971710f83fd603ce67a0ddac0a3a89"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga30971710f83fd603ce67a0ddac0a3a89">LL_RCC_PLLI2S_GetP</a> (void)</td></tr>
<tr class="memdesc:ga30971710f83fd603ce67a0ddac0a3a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL division factor for PLLI2SP.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga30971710f83fd603ce67a0ddac0a3a89">More...</a><br /></td></tr>
<tr class="separator:ga30971710f83fd603ce67a0ddac0a3a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a52fed2c9eb105635cefc2931d6cd87"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga4a52fed2c9eb105635cefc2931d6cd87">LL_RCC_PLLI2S_GetDIVQ</a> (void)</td></tr>
<tr class="memdesc:ga4a52fed2c9eb105635cefc2931d6cd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL division factor for PLLI2SDIVQ.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga4a52fed2c9eb105635cefc2931d6cd87">More...</a><br /></td></tr>
<tr class="separator:ga4a52fed2c9eb105635cefc2931d6cd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa737d5569b3bc18f096955f62c0631ea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaa737d5569b3bc18f096955f62c0631ea">LL_RCC_PLLI2S_GetDIVR</a> (void)</td></tr>
<tr class="memdesc:gaa737d5569b3bc18f096955f62c0631ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2SPLL division factor for PLLI2SDIVR.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#gaa737d5569b3bc18f096955f62c0631ea">More...</a><br /></td></tr>
<tr class="separator:gaa737d5569b3bc18f096955f62c0631ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f1031b7991d167064f55c3a1aad3e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga53f1031b7991d167064f55c3a1aad3e9">LL_RCC_PLLI2S_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga53f1031b7991d167064f55c3a1aad3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get division factor for PLLI2S input clock @rmtoll PLLCFGR PLLM LL_RCC_PLLI2S_GetDivider<br />
 PLLI2SCFGR PLLI2SM LL_RCC_PLLI2S_GetDivider.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga53f1031b7991d167064f55c3a1aad3e9">More...</a><br /></td></tr>
<tr class="separator:ga53f1031b7991d167064f55c3a1aad3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d05ec250488f62c4fd817172bfe090"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga20d05ec250488f62c4fd817172bfe090">LL_RCC_PLLI2S_GetMainSource</a> (void)</td></tr>
<tr class="memdesc:ga20d05ec250488f62c4fd817172bfe090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLLI2S_GetMainSource<br />
 PLLI2SCFGR PLLI2SSRC LL_RCC_PLLI2S_GetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l_i2_s.html#ga20d05ec250488f62c4fd817172bfe090">More...</a><br /></td></tr>
<tr class="separator:ga20d05ec250488f62c4fd817172bfe090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ebfd9618b4fd56048c44c1de9b3320"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gac4ebfd9618b4fd56048c44c1de9b3320">LL_RCC_PLLSAI_Enable</a> (void)</td></tr>
<tr class="memdesc:gac4ebfd9618b4fd56048c44c1de9b3320"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI @rmtoll CR PLLSAION LL_RCC_PLLSAI_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gac4ebfd9618b4fd56048c44c1de9b3320">More...</a><br /></td></tr>
<tr class="separator:gac4ebfd9618b4fd56048c44c1de9b3320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24476af5b856f4a43e29e7bd583ffb5b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga24476af5b856f4a43e29e7bd583ffb5b">LL_RCC_PLLSAI_Disable</a> (void)</td></tr>
<tr class="memdesc:ga24476af5b856f4a43e29e7bd583ffb5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI @rmtoll CR PLLSAION LL_RCC_PLLSAI_Disable.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga24476af5b856f4a43e29e7bd583ffb5b">More...</a><br /></td></tr>
<tr class="separator:ga24476af5b856f4a43e29e7bd583ffb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17101a0418735033e0ac71dc1faaa6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gaa17101a0418735033e0ac71dc1faaa6b">LL_RCC_PLLSAI_IsReady</a> (void)</td></tr>
<tr class="memdesc:gaa17101a0418735033e0ac71dc1faaa6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLSAI Ready @rmtoll CR PLLSAIRDY LL_RCC_PLLSAI_IsReady.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gaa17101a0418735033e0ac71dc1faaa6b">More...</a><br /></td></tr>
<tr class="separator:gaa17101a0418735033e0ac71dc1faaa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f672fc129214d8c606c4831123edaa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga34f672fc129214d8c606c4831123edaa">LL_RCC_PLLSAI_ConfigDomain_SAI</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ, uint32_t PLLDIVQ)</td></tr>
<tr class="memdesc:ga34f672fc129214d8c606c4831123edaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI used for SAI domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga34f672fc129214d8c606c4831123edaa">More...</a><br /></td></tr>
<tr class="separator:ga34f672fc129214d8c606c4831123edaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebef1abdb65f94eb6068afb5559cdc5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga4ebef1abdb65f94eb6068afb5559cdc5">LL_RCC_PLLSAI_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:ga4ebef1abdb65f94eb6068afb5559cdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI used for 48Mhz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga4ebef1abdb65f94eb6068afb5559cdc5">More...</a><br /></td></tr>
<tr class="separator:ga4ebef1abdb65f94eb6068afb5559cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6499ac8bf943432baa9d6f6104679935"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga6499ac8bf943432baa9d6f6104679935">LL_RCC_PLLSAI_ConfigDomain_LTDC</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</td></tr>
<tr class="memdesc:ga6499ac8bf943432baa9d6f6104679935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLLSAI used for LTDC domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga6499ac8bf943432baa9d6f6104679935">More...</a><br /></td></tr>
<tr class="separator:ga6499ac8bf943432baa9d6f6104679935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8822523ed39cf542eceb45e5169b5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga3d8822523ed39cf542eceb45e5169b5a">LL_RCC_PLLSAI_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga3d8822523ed39cf542eceb45e5169b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get division factor for PLLSAI input clock @rmtoll PLLCFGR PLLM LL_RCC_PLLSAI_GetDivider<br />
 PLLSAICFGR PLLSAIM LL_RCC_PLLSAI_GetDivider.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga3d8822523ed39cf542eceb45e5169b5a">More...</a><br /></td></tr>
<tr class="separator:ga3d8822523ed39cf542eceb45e5169b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad259769a0dbd3068b1c6b935fe2c76a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad259769a0dbd3068b1c6b935fe2c76a8">LL_RCC_PLLSAI_GetN</a> (void)</td></tr>
<tr class="memdesc:gad259769a0dbd3068b1c6b935fe2c76a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIPLL multiplication factor for VCO @rmtoll PLLSAICFGR PLLSAIN LL_RCC_PLLSAI_GetN.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad259769a0dbd3068b1c6b935fe2c76a8">More...</a><br /></td></tr>
<tr class="separator:gad259769a0dbd3068b1c6b935fe2c76a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f29a17e739b922df3f0a918d6c80ff2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga0f29a17e739b922df3f0a918d6c80ff2">LL_RCC_PLLSAI_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga0f29a17e739b922df3f0a918d6c80ff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIPLL division factor for PLLSAIQ @rmtoll PLLSAICFGR PLLSAIQ LL_RCC_PLLSAI_GetQ.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga0f29a17e739b922df3f0a918d6c80ff2">More...</a><br /></td></tr>
<tr class="separator:ga0f29a17e739b922df3f0a918d6c80ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea81b307970714a76d0847ccde0e436"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gacea81b307970714a76d0847ccde0e436">LL_RCC_PLLSAI_GetR</a> (void)</td></tr>
<tr class="memdesc:gacea81b307970714a76d0847ccde0e436"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIPLL division factor for PLLSAIR.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gacea81b307970714a76d0847ccde0e436">More...</a><br /></td></tr>
<tr class="separator:gacea81b307970714a76d0847ccde0e436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ceaebc85d074ed74fbf6f9f86b7d40f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga5ceaebc85d074ed74fbf6f9f86b7d40f">LL_RCC_PLLSAI_GetP</a> (void)</td></tr>
<tr class="memdesc:ga5ceaebc85d074ed74fbf6f9f86b7d40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIPLL division factor for PLLSAIP.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga5ceaebc85d074ed74fbf6f9f86b7d40f">More...</a><br /></td></tr>
<tr class="separator:ga5ceaebc85d074ed74fbf6f9f86b7d40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a79c93ce4d99db6606760525be47f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad8a79c93ce4d99db6606760525be47f8">LL_RCC_PLLSAI_GetDIVQ</a> (void)</td></tr>
<tr class="memdesc:gad8a79c93ce4d99db6606760525be47f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIPLL division factor for PLLSAIDIVQ.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#gad8a79c93ce4d99db6606760525be47f8">More...</a><br /></td></tr>
<tr class="separator:gad8a79c93ce4d99db6606760525be47f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777064b0c58a67945f0c7a65877f536b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga777064b0c58a67945f0c7a65877f536b">LL_RCC_PLLSAI_GetDIVR</a> (void)</td></tr>
<tr class="memdesc:ga777064b0c58a67945f0c7a65877f536b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIPLL division factor for PLLSAIDIVR.  <a href="group___r_c_c___l_l___e_f___p_l_l_s_a_i.html#ga777064b0c58a67945f0c7a65877f536b">More...</a><br /></td></tr>
<tr class="separator:ga777064b0c58a67945f0c7a65877f536b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga59419749c6b98cd0e35346cb0dd521ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSI ready interrupt flag @rmtoll CIR LSIRDYC LL_RCC_ClearFlag_LSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">More...</a><br /></td></tr>
<tr class="separator:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199e2bf0b316d313385cd7daab65150b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga199e2bf0b316d313385cd7daab65150b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSE ready interrupt flag @rmtoll CIR LSERDYC LL_RCC_ClearFlag_LSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">More...</a><br /></td></tr>
<tr class="separator:ga199e2bf0b316d313385cd7daab65150b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864ca67fd541996b3698a26fce641fb6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga864ca67fd541996b3698a26fce641fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSI ready interrupt flag @rmtoll CIR HSIRDYC LL_RCC_ClearFlag_HSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">More...</a><br /></td></tr>
<tr class="separator:ga864ca67fd541996b3698a26fce641fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05d5688ca8491724652ab6243685c65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:gae05d5688ca8491724652ab6243685c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSE ready interrupt flag @rmtoll CIR HSERDYC LL_RCC_ClearFlag_HSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">More...</a><br /></td></tr>
<tr class="separator:gae05d5688ca8491724652ab6243685c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLL ready interrupt flag @rmtoll CIR PLLRDYC LL_RCC_ClearFlag_PLLRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">More...</a><br /></td></tr>
<tr class="separator:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cbf090d5c092c945c140115a7767e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga03cbf090d5c092c945c140115a7767e0">LL_RCC_ClearFlag_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga03cbf090d5c092c945c140115a7767e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLLI2S ready interrupt flag @rmtoll CIR PLLI2SRDYC LL_RCC_ClearFlag_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga03cbf090d5c092c945c140115a7767e0">More...</a><br /></td></tr>
<tr class="separator:ga03cbf090d5c092c945c140115a7767e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a85bed071c9dfd963aa68834f438d8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga53a85bed071c9dfd963aa68834f438d8">LL_RCC_ClearFlag_PLLSAIRDY</a> (void)</td></tr>
<tr class="memdesc:ga53a85bed071c9dfd963aa68834f438d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLLSAI ready interrupt flag @rmtoll CIR PLLSAIRDYC LL_RCC_ClearFlag_PLLSAIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga53a85bed071c9dfd963aa68834f438d8">More...</a><br /></td></tr>
<tr class="separator:ga53a85bed071c9dfd963aa68834f438d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Clock security system interrupt flag @rmtoll CIR CSSC LL_RCC_ClearFlag_HSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">More...</a><br /></td></tr>
<tr class="separator:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI ready interrupt occurred or not @rmtoll CIR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">More...</a><br /></td></tr>
<tr class="separator:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE ready interrupt occurred or not @rmtoll CIR LSERDYF LL_RCC_IsActiveFlag_LSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">More...</a><br /></td></tr>
<tr class="separator:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI ready interrupt occurred or not @rmtoll CIR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">More...</a><br /></td></tr>
<tr class="separator:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE ready interrupt occurred or not @rmtoll CIR HSERDYF LL_RCC_IsActiveFlag_HSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">More...</a><br /></td></tr>
<tr class="separator:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffbf3feb91809ca66880737cb0043f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaeffbf3feb91809ca66880737cb0043f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL ready interrupt occurred or not @rmtoll CIR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">More...</a><br /></td></tr>
<tr class="separator:gaeffbf3feb91809ca66880737cb0043f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746a8858268cc04e7debbc26cb5f8a31"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga746a8858268cc04e7debbc26cb5f8a31">LL_RCC_IsActiveFlag_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga746a8858268cc04e7debbc26cb5f8a31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLI2S ready interrupt occurred or not @rmtoll CIR PLLI2SRDYF LL_RCC_IsActiveFlag_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga746a8858268cc04e7debbc26cb5f8a31">More...</a><br /></td></tr>
<tr class="separator:ga746a8858268cc04e7debbc26cb5f8a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfb0c8dad3e1a4fc5177790293ed5d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1bfb0c8dad3e1a4fc5177790293ed5d1">LL_RCC_IsActiveFlag_PLLSAIRDY</a> (void)</td></tr>
<tr class="memdesc:ga1bfb0c8dad3e1a4fc5177790293ed5d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLLSAI ready interrupt occurred or not @rmtoll CIR PLLSAIRDYF LL_RCC_IsActiveFlag_PLLSAIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1bfb0c8dad3e1a4fc5177790293ed5d1">More...</a><br /></td></tr>
<tr class="separator:ga1bfb0c8dad3e1a4fc5177790293ed5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Clock security system interrupt occurred or not @rmtoll CIR CSSF LL_RCC_IsActiveFlag_HSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">More...</a><br /></td></tr>
<tr class="separator:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f59d03837414fda32efaf766a756a57"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga1f59d03837414fda32efaf766a756a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">More...</a><br /></td></tr>
<tr class="separator:ga1f59d03837414fda32efaf766a756a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b21463ff921d3c6df3260161d097f03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a> (void)</td></tr>
<tr class="memdesc:ga7b21463ff921d3c6df3260161d097f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">More...</a><br /></td></tr>
<tr class="separator:ga7b21463ff921d3c6df3260161d097f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a> (void)</td></tr>
<tr class="memdesc:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">More...</a><br /></td></tr>
<tr class="separator:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656056c9eb77cce0f5b2cc76948c1bf5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga656056c9eb77cce0f5b2cc76948c1bf5">LL_RCC_IsActiveFlag_PORRST</a> (void)</td></tr>
<tr class="memdesc:ga656056c9eb77cce0f5b2cc76948c1bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag POR/PDR reset is set or not. @rmtoll CSR PORRSTF LL_RCC_IsActiveFlag_PORRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga656056c9eb77cce0f5b2cc76948c1bf5">More...</a><br /></td></tr>
<tr class="separator:ga656056c9eb77cce0f5b2cc76948c1bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a> (void)</td></tr>
<tr class="memdesc:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">More...</a><br /></td></tr>
<tr class="separator:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">More...</a><br /></td></tr>
<tr class="separator:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a> (void)</td></tr>
<tr class="memdesc:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">More...</a><br /></td></tr>
<tr class="separator:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a420ff865f5aac33a3ab6956add866a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a> (void)</td></tr>
<tr class="memdesc:ga5a420ff865f5aac33a3ab6956add866a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">More...</a><br /></td></tr>
<tr class="separator:ga5a420ff865f5aac33a3ab6956add866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaafe55dd64d4da300ce613afca3f7ba66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI ready interrupt @rmtoll CIR LSIRDYIE LL_RCC_EnableIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">More...</a><br /></td></tr>
<tr class="separator:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5623fca17b94ba2c0cb92257acff82be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga5623fca17b94ba2c0cb92257acff82be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE ready interrupt @rmtoll CIR LSERDYIE LL_RCC_EnableIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">More...</a><br /></td></tr>
<tr class="separator:ga5623fca17b94ba2c0cb92257acff82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI ready interrupt @rmtoll CIR HSIRDYIE LL_RCC_EnableIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">More...</a><br /></td></tr>
<tr class="separator:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE ready interrupt @rmtoll CIR HSERDYIE LL_RCC_EnableIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">More...</a><br /></td></tr>
<tr class="separator:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL ready interrupt @rmtoll CIR PLLRDYIE LL_RCC_EnableIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">More...</a><br /></td></tr>
<tr class="separator:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d21d0c6b547895d0fff57fd9f22ec50"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga8d21d0c6b547895d0fff57fd9f22ec50">LL_RCC_EnableIT_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga8d21d0c6b547895d0fff57fd9f22ec50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLI2S ready interrupt @rmtoll CIR PLLI2SRDYIE LL_RCC_EnableIT_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga8d21d0c6b547895d0fff57fd9f22ec50">More...</a><br /></td></tr>
<tr class="separator:ga8d21d0c6b547895d0fff57fd9f22ec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461124723b24e20d8d676fe1d65d43c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga461124723b24e20d8d676fe1d65d43c8">LL_RCC_EnableIT_PLLSAIRDY</a> (void)</td></tr>
<tr class="memdesc:ga461124723b24e20d8d676fe1d65d43c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI ready interrupt @rmtoll CIR PLLSAIRDYIE LL_RCC_EnableIT_PLLSAIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga461124723b24e20d8d676fe1d65d43c8">More...</a><br /></td></tr>
<tr class="separator:ga461124723b24e20d8d676fe1d65d43c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee6c86ab3c267e951d668d384c985f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gad7ee6c86ab3c267e951d668d384c985f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI ready interrupt @rmtoll CIR LSIRDYIE LL_RCC_DisableIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">More...</a><br /></td></tr>
<tr class="separator:gad7ee6c86ab3c267e951d668d384c985f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:gad493f92dcecd124f9faaa76fd7710e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE ready interrupt @rmtoll CIR LSERDYIE LL_RCC_DisableIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">More...</a><br /></td></tr>
<tr class="separator:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga81e030cb31b2e1cc5138b19bda80571e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI ready interrupt @rmtoll CIR HSIRDYIE LL_RCC_DisableIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">More...</a><br /></td></tr>
<tr class="separator:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d995145544b397d216df77846883c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga65d995145544b397d216df77846883c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE ready interrupt @rmtoll CIR HSERDYIE LL_RCC_DisableIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">More...</a><br /></td></tr>
<tr class="separator:ga65d995145544b397d216df77846883c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaf678409ed4633ae53cf2edf3e16995d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL ready interrupt @rmtoll CIR PLLRDYIE LL_RCC_DisableIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">More...</a><br /></td></tr>
<tr class="separator:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c49baabc7efc623baa04cf6486da8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4c49baabc7efc623baa04cf6486da8a">LL_RCC_DisableIT_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:gab4c49baabc7efc623baa04cf6486da8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLI2S ready interrupt @rmtoll CIR PLLI2SRDYIE LL_RCC_DisableIT_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4c49baabc7efc623baa04cf6486da8a">More...</a><br /></td></tr>
<tr class="separator:gab4c49baabc7efc623baa04cf6486da8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b11e6afe3dfee23c5ccd65c97e953e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga63b11e6afe3dfee23c5ccd65c97e953e">LL_RCC_DisableIT_PLLSAIRDY</a> (void)</td></tr>
<tr class="memdesc:ga63b11e6afe3dfee23c5ccd65c97e953e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI ready interrupt @rmtoll CIR PLLSAIRDYIE LL_RCC_DisableIT_PLLSAIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga63b11e6afe3dfee23c5ccd65c97e953e">More...</a><br /></td></tr>
<tr class="separator:ga63b11e6afe3dfee23c5ccd65c97e953e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f804969488a06489ea8550088c541f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaf4f804969488a06489ea8550088c541f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIR LSIRDYIE LL_RCC_IsEnabledIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">More...</a><br /></td></tr>
<tr class="separator:gaf4f804969488a06489ea8550088c541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0042575ccc553581464d7a3c9770c415"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga0042575ccc553581464d7a3c9770c415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIR LSERDYIE LL_RCC_IsEnabledIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">More...</a><br /></td></tr>
<tr class="separator:ga0042575ccc553581464d7a3c9770c415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIR HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">More...</a><br /></td></tr>
<tr class="separator:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8bf947fe00b2914a52a62664062420"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga6c8bf947fe00b2914a52a62664062420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIR HSERDYIE LL_RCC_IsEnabledIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">More...</a><br /></td></tr>
<tr class="separator:ga6c8bf947fe00b2914a52a62664062420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIR PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">More...</a><br /></td></tr>
<tr class="separator:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c07008a31873ed7672adf0a21edfb43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga9c07008a31873ed7672adf0a21edfb43">LL_RCC_IsEnabledIT_PLLI2SRDY</a> (void)</td></tr>
<tr class="memdesc:ga9c07008a31873ed7672adf0a21edfb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLLI2S ready interrupt source is enabled or disabled. @rmtoll CIR PLLI2SRDYIE LL_RCC_IsEnabledIT_PLLI2SRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga9c07008a31873ed7672adf0a21edfb43">More...</a><br /></td></tr>
<tr class="separator:ga9c07008a31873ed7672adf0a21edfb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927c5f2038ad4695518e0e96c458530b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga927c5f2038ad4695518e0e96c458530b">LL_RCC_IsEnabledIT_PLLSAIRDY</a> (void)</td></tr>
<tr class="memdesc:ga927c5f2038ad4695518e0e96c458530b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLLSAI ready interrupt source is enabled or disabled. @rmtoll CIR PLLSAIRDYIE LL_RCC_IsEnabledIT_PLLSAIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga927c5f2038ad4695518e0e96c458530b">More...</a><br /></td></tr>
<tr class="separator:ga927c5f2038ad4695518e0e96c458530b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6596f8e4823b4eacb9185e127c5a33"><td class="memItemLeft" align="right" valign="top">
ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_DeInit</b> (void)</td></tr>
<tr class="separator:ga6c6596f8e4823b4eacb9185e127c5a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec9efa058971510891175bb0fb80758"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetSystemClocksFreq</b> (<a class="el" href="struct_l_l___r_c_c___clocks_type_def.html">LL_RCC_ClocksTypeDef</a> *RCC_Clocks)</td></tr>
<tr class="separator:ga9ec9efa058971510891175bb0fb80758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdac40ae298d0174e3a77309ff950140"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetFMPI2CClockFreq</b> (uint32_t FMPI2CxSource)</td></tr>
<tr class="separator:gabdac40ae298d0174e3a77309ff950140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8ed2c514d7cfe24a632a036e5eb9ef"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetLPTIMClockFreq</b> (uint32_t LPTIMxSource)</td></tr>
<tr class="separator:ga9c8ed2c514d7cfe24a632a036e5eb9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86160cf444a040decea3fa200d95ec75"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetSAIClockFreq</b> (uint32_t SAIxSource)</td></tr>
<tr class="separator:ga86160cf444a040decea3fa200d95ec75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091586eabb5608f69062959f34cab070"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetSDIOClockFreq</b> (uint32_t SDIOxSource)</td></tr>
<tr class="separator:ga091586eabb5608f69062959f34cab070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf504876ffd92eec02252ebd1eb7ba8b7"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetRNGClockFreq</b> (uint32_t RNGxSource)</td></tr>
<tr class="separator:gaf504876ffd92eec02252ebd1eb7ba8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3625bec073f712f8019673b15fde23b"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetUSBClockFreq</b> (uint32_t USBxSource)</td></tr>
<tr class="separator:gad3625bec073f712f8019673b15fde23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c235b6850e5f90e1d995f792626386"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetDFSDMClockFreq</b> (uint32_t DFSDMxSource)</td></tr>
<tr class="separator:gaa5c235b6850e5f90e1d995f792626386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf2ecd4af8b7c572e32319db1165950"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetDFSDMAudioClockFreq</b> (uint32_t DFSDMxSource)</td></tr>
<tr class="separator:ga6bf2ecd4af8b7c572e32319db1165950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179a6e6ce1b370eac8f50e5206811865"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetI2SClockFreq</b> (uint32_t I2SxSource)</td></tr>
<tr class="separator:ga179a6e6ce1b370eac8f50e5206811865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd37c3a2940cff7c9ee3757a9e94ca7"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetCECClockFreq</b> (uint32_t CECxSource)</td></tr>
<tr class="separator:ga0bd37c3a2940cff7c9ee3757a9e94ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13f94cd9ace80a6aad85a27551537e9"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetLTDCClockFreq</b> (uint32_t LTDCxSource)</td></tr>
<tr class="separator:gac13f94cd9ace80a6aad85a27551537e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79017fd12ae473428fe35e38df9f90a5"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetSPDIFRXClockFreq</b> (uint32_t SPDIFRXxSource)</td></tr>
<tr class="separator:ga79017fd12ae473428fe35e38df9f90a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e831915d2b676250c5ab9e160ecdede"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>LL_RCC_GetDSIClockFreq</b> (uint32_t DSIxSource)</td></tr>
<tr class="separator:ga5e831915d2b676250c5ab9e160ecdede"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaabe11e99311fa57ae2980828f75b4608"><td class="memItemLeft" align="right" valign="top">
__STATIC_INLINE void uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PLLM</b></td></tr>
<tr class="separator:gaabe11e99311fa57ae2980828f75b4608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd5aa125f8bd97129e707214e652363"><td class="memItemLeft" align="right" valign="top">
__STATIC_INLINE void uint32_t uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PLLN</b></td></tr>
<tr class="separator:ga0cd5aa125f8bd97129e707214e652363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945c4f52637b977bc083303ec9d46620"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void uint32_t uint32_t uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PLLR</b></td></tr>
<tr class="separator:ga945c4f52637b977bc083303ec9d46620"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
