/*
 * Copyright (c) 2023 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include "NHW_misc_int.h"

uint nhw_get_simu_real_conv_table(struct simu_real_conv_table_t **table) {
  struct simu_real_conv_table_t simu_real_conv_init[] = {
    DEF_ENTRY(FICR, _NS),
    DEF_ENTRY(UICR, _S),
    //DEF_ENTRY(SICR, _S),
    DEF_ENTRY(CRACENCORE, _S),
    //DEF_ENTRY(USBHSCORE, _NS),
    //DEF_ENTRY(USBHSCORE, _S),
    DEF_ENTRY(SPU, 00_S),
    //DEF_ENTRY(MPC, 00_S),
    DEF_ENTRY(DPPIC, 00_S),
    DEF_ENTRY(DPPIC, 00_NS),
    DEF_ENTRY(PPIB, 00_S),
    DEF_ENTRY(PPIB, 00_NS),
    DEF_ENTRY(PPIB, 01_S),
    DEF_ENTRY(PPIB, 01_NS),
    //DEF_ENTRY(KMU, _S),
    DEF_ENTRY(AAR, 00_NS),
    DEF_ENTRY(AAR, 00_S),
    DEF_ENTRY(CCM, 00_NS),
    DEF_ENTRY(CCM, 00_S),
    DEF_ENTRY(ECB, 00_NS),
    DEF_ENTRY(ECB, 00_S),
    //DEF_ENTRY(VPR, 00_NS),
    //DEF_ENTRY(VPR, 00_S),
    //DEF_ENTRY(SPIM, 00_NS),
    //DEF_ENTRY(SPIM, 00_S),
    //DEF_ENTRY(SPIS, 00_NS),
    //DEF_ENTRY(SPIS, 00_S),
    DEF_ENTRY(UARTE, 00_NS),
    DEF_ENTRY(UARTE, 00_S),
    //DEF_ENTRY(GLITCHDET, _S),
    DEF_ENTRY(RRAMC, _S),
    {(void *)NRF_P2_NS_BASE, NRF_P2_NS_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    {(void *)NRF_P2_S_BASE, NRF_P2_S_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    //DEF_ENTRY(CTRLA, _NS),
    //DEF_ENTRY(CTRLA, _S),
    //DEF_ENTRY(TAD, _NS),
    //DEF_ENTRY(TAD, _S),
    DEF_ENTRY(TIMER, 00_NS),
    DEF_ENTRY(TIMER, 00_S),
    DEF_ENTRY(EGU, 00_NS),
    DEF_ENTRY(EGU, 00_S),
    DEF_ENTRY(CRACEN, _S),
    //DEF_ENTRY(USBHS, _NS),
    //DEF_ENTRY(USBHS, _S),
    DEF_ENTRY(SPU, 10_S),
    DEF_ENTRY(DPPIC, 10_S),
    DEF_ENTRY(DPPIC, 10_NS),
    DEF_ENTRY(PPIB, 10_S),
    DEF_ENTRY(PPIB, 10_NS),
    DEF_ENTRY(PPIB, 11_S),
    DEF_ENTRY(PPIB, 11_NS),
    DEF_ENTRY(TIMER, 10_NS),
    DEF_ENTRY(TIMER, 10_S),
    DEF_ENTRY(EGU, 10_NS),
    DEF_ENTRY(EGU, 10_S),
    DEF_ENTRY(RADIO, _NS),
    DEF_ENTRY(RADIO, _S),
    DEF_ENTRY(SPU, 20_S),
    DEF_ENTRY(DPPIC, 20_S),
    DEF_ENTRY(DPPIC, 20_NS),
    DEF_ENTRY(PPIB, 20_S),
    DEF_ENTRY(PPIB, 20_NS),
    DEF_ENTRY(PPIB, 21_S),
    DEF_ENTRY(PPIB, 21_NS),
    DEF_ENTRY(PPIB, 22_S),
    DEF_ENTRY(PPIB, 22_NS),
    //DEF_ENTRY(SPIM, 20_NS),
    //DEF_ENTRY(SPIM, 20_S),
    //DEF_ENTRY(SPIS, 20_NS),
    //DEF_ENTRY(SPIS, 20_S),
    //DEF_ENTRY(TWIM, 20_NS),
    //DEF_ENTRY(TWIM, 20_S),
    //DEF_ENTRY(TWIS, 20_NS),
    //DEF_ENTRY(TWIS, 20_S),
    DEF_ENTRY(UARTE, 20_NS),
    DEF_ENTRY(UARTE, 20_S),
    //DEF_ENTRY(SPIM, 21_NS),
    //DEF_ENTRY(SPIM, 21_S),
    //DEF_ENTRY(SPIS, 21_NS),
    //DEF_ENTRY(SPIS, 21_S),
    //DEF_ENTRY(TWIM, 21_NS),
    //DEF_ENTRY(TWIM, 21_S),
    //DEF_ENTRY(TWIS, 21_NS),
    //DEF_ENTRY(TWIS, 21_S),
    DEF_ENTRY(UARTE, 21_NS),
    DEF_ENTRY(UARTE, 21_S),
    //DEF_ENTRY(SPIM, 22_NS),
    //DEF_ENTRY(SPIM, 22_S),
    //DEF_ENTRY(SPIS, 22_NS),
    //DEF_ENTRY(SPIS, 22_S),
    //DEF_ENTRY(TWIM, 22_NS),
    //DEF_ENTRY(TWIM, 22_S),
    //DEF_ENTRY(TWIS, 22_NS),
    //DEF_ENTRY(TWIS, 22_S),
    DEF_ENTRY(UARTE, 22_NS),
    DEF_ENTRY(UARTE, 22_S),
    DEF_ENTRY(EGU, 20_NS),
    DEF_ENTRY(EGU, 20_S),
    DEF_ENTRY(TIMER, 20_NS),
    DEF_ENTRY(TIMER, 20_S),
    DEF_ENTRY(TIMER, 21_NS),
    DEF_ENTRY(TIMER, 21_S),
    DEF_ENTRY(TIMER, 22_NS),
    DEF_ENTRY(TIMER, 22_S),
    DEF_ENTRY(TIMER, 23_NS),
    DEF_ENTRY(TIMER, 23_S),
    DEF_ENTRY(TIMER, 24_NS),
    DEF_ENTRY(TIMER, 24_S),
    //DEF_ENTRY(MEMCONF, _NS),
    //DEF_ENTRY(MEMCONF, _S),
    //DEF_ENTRY(PDM, 20_NS),
    //DEF_ENTRY(PDM, 20_S),
    //DEF_ENTRY(PDM, 21_NS),
    //DEF_ENTRY(PDM, 21_S),
    //DEF_ENTRY(PWM, 20_NS),
    //DEF_ENTRY(PWM, 20_S),
    //DEF_ENTRY(PWM, 21_NS),
    //DEF_ENTRY(PWM, 21_S),
    //DEF_ENTRY(PWM, 22_NS),
    //DEF_ENTRY(PWM, 22_S),
    //DEF_ENTRY(SAADC, _NS),
    //DEF_ENTRY(SAADC, _S),
    DEF_ENTRY(NFCT, _NS),
    DEF_ENTRY(NFCT, _S),
    DEF_ENTRY(TEMP, _NS),
    DEF_ENTRY(TEMP, _S),
    {(void *)NRF_P1_NS_BASE, NRF_P1_NS_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    {(void *)NRF_P1_S_BASE, NRF_P1_S_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    {(void *)NRF_P3_NS_BASE, NRF_P3_NS_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    {(void *)NRF_P3_S_BASE, NRF_P3_S_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    DEF_ENTRY(GPIOTE, 20_NS),
    DEF_ENTRY(GPIOTE, 20_S),
    //DEF_ENTRY(QDEC, 20_NS),
    //DEF_ENTRY(QDEC, 20_S),
    //DEF_ENTRY(QDEC, 21_NS),
    //DEF_ENTRY(QDEC, 21_S),
    DEF_ENTRY(GRTC, _NS),
    DEF_ENTRY(GRTC, _S),
    //DEF_ENTRY(TDM, _NS),
    //DEF_ENTRY(TDM, _S),
    //DEF_ENTRY(SPIM, 23_NS),
    //DEF_ENTRY(SPIM, 23_S),
    //DEF_ENTRY(SPIS, 23_NS),
    //DEF_ENTRY(SPIS, 23_S),
    //DEF_ENTRY(TWIM, 23_NS),
    //DEF_ENTRY(TWIM, 23_S),
    //DEF_ENTRY(TWIS, 23_NS),
    //DEF_ENTRY(TWIS, 23_S),
    DEF_ENTRY(UARTE, 23_NS),
    DEF_ENTRY(UARTE, 23_S),
    //DEF_ENTRY(SPIM, 24_NS),
    //DEF_ENTRY(SPIM, 24_S),
    //DEF_ENTRY(SPIS, 24_NS),
    //DEF_ENTRY(SPIS, 24_S),
    //DEF_ENTRY(TWIM, 24_NS),
    //DEF_ENTRY(TWIM, 24_S),
    //DEF_ENTRY(TWIS, 24_NS),
    //DEF_ENTRY(TWIS, 24_S),
    DEF_ENTRY(UARTE, 24_NS),
    DEF_ENTRY(UARTE, 24_S),
    //DEF_ENTRY(TAMPC, _S),
    DEF_ENTRY(SPU, 30_S),
    DEF_ENTRY(DPPIC, 30_S),
    DEF_ENTRY(DPPIC, 30_NS),
    DEF_ENTRY(PPIB, 30_S),
    DEF_ENTRY(PPIB, 30_NS),
    //DEF_ENTRY(SPIM, 30_NS),
    //DEF_ENTRY(SPIM, 30_S),
    //DEF_ENTRY(SPIS, 30_NS),
    //DEF_ENTRY(SPIS, 30_S),
    //DEF_ENTRY(TWIM, 30_NS),
    //DEF_ENTRY(TWIM, 30_S),
    //DEF_ENTRY(TWIS, 30_NS),
    //DEF_ENTRY(TWIS, 30_S),
    DEF_ENTRY(UARTE, 30_NS),
    DEF_ENTRY(UARTE, 30_S),
    //DEF_ENTRY(COMP, _NS),
    //DEF_ENTRY(COMP, _S),
    //DEF_ENTRY(LPCOMP, _NS),
    //DEF_ENTRY(LPCOMP, _S),
    //DEF_ENTRY(WDT, 30_S),
    //DEF_ENTRY(WDT, 31_NS),
    //DEF_ENTRY(WDT, 31_S),
    {(void *)NRF_P0_NS_BASE, NRF_P0_NS_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    {(void *)NRF_P0_S_BASE, NRF_P0_S_BASE_REAL_HW, sizeof(NRF_GPIO_Type)},
    DEF_ENTRY(GPIOTE, 30_NS),
    DEF_ENTRY(GPIOTE, 30_S),
    DEF_ENTRY(CLOCK, _NS),
    DEF_ENTRY(CLOCK, _S),
    DEF_ENTRY(POWER, _NS),
    DEF_ENTRY(POWER, _S),
    DEF_ENTRY(RESET, _NS),
    DEF_ENTRY(RESET, _S),
    //DEF_ENTRY(OSCILLATORS, _NS),
    //DEF_ENTRY(OSCILLATORS, _S),
    //DEF_ENTRY(REGULATORS, _NS),
    //DEF_ENTRY(REGULATORS, _S),
    //DEF_ENTRY(VREGUSB, _NS),
    //DEF_ENTRY(VREGUSB, _S),
  };

  *table = bs_malloc(sizeof(simu_real_conv_init));
  memcpy(*table, simu_real_conv_init, sizeof(simu_real_conv_init));
  return sizeof(simu_real_conv_init)/sizeof(simu_real_conv_init[0]);
}
