\BOOKMARK [0][]{title.0}{Title Page}{}% 1
\BOOKMARK [0][]{Abstract.0}{Abstract}{}% 2
\BOOKMARK [0][]{toc.0}{Table of Contents}{}% 3
\BOOKMARK [0][]{section*.3}{List of Tables}{}% 4
\BOOKMARK [0][]{section*.5}{List of Figures}{}% 5
\BOOKMARK [0][]{chapter.1}{1 Introduction}{}% 6
\BOOKMARK [0][]{chapter.2}{2 Problem Statement}{}% 7
\BOOKMARK [0][]{chapter.3}{3 System Overview}{}% 8
\BOOKMARK [1][-]{section.3.1}{3.1 Batched Convolution}{chapter.3}% 9
\BOOKMARK [0][]{chapter.4}{4 Estimators}{}% 10
\BOOKMARK [1][-]{section.4.1}{4.1 Preamble Detection}{chapter.4}% 11
\BOOKMARK [1][-]{section.4.2}{4.2 Frequency Offset Compensation}{chapter.4}% 12
\BOOKMARK [1][-]{section.4.3}{4.3 Channel Estimation}{chapter.4}% 13
\BOOKMARK [1][-]{section.4.4}{4.4 Noise Variance Estimation}{chapter.4}% 14
\BOOKMARK [1][-]{section.4.5}{4.5 Symbol-by-Symbol Detector}{chapter.4}% 15
\BOOKMARK [0][]{chapter.5}{5 Signal Processing with GPUs}{}% 16
\BOOKMARK [1][-]{section.5.1}{5.1 Simple GPU code example}{chapter.5}% 17
\BOOKMARK [1][-]{section.5.2}{5.2 GPU kernel using threads and thread blocks}{chapter.5}% 18
\BOOKMARK [1][-]{section.5.3}{5.3 GPU memory}{chapter.5}% 19
\BOOKMARK [1][-]{section.5.4}{5.4 Cuda Libraries}{chapter.5}% 20
\BOOKMARK [1][-]{section.5.5}{5.5 Thread Optimization}{chapter.5}% 21
\BOOKMARK [1][-]{section.5.6}{5.6 CPU GPU Pipelining}{chapter.5}% 22
\BOOKMARK [0][]{chapter.6}{6 GPU Convolution}{}% 23
\BOOKMARK [1][-]{section.6.1}{6.1 CPU and GPU Single Batch Convolution}{chapter.6}% 24
\BOOKMARK [1][-]{section.6.2}{6.2 Batched Convolution}{chapter.6}% 25
\BOOKMARK [0][]{chapter.7}{7 Equalizer Equations}{}% 26
\BOOKMARK [1][-]{section.7.1}{7.1 Zero-Forcing and Minimum Mean Square Error Equalizers}{chapter.7}% 27
\BOOKMARK [2][-]{subsection.7.1.1}{7.1.1 Zero-Forcing}{section.7.1}% 28
\BOOKMARK [2][-]{subsection.7.1.2}{7.1.2 MMSE Equalizer}{section.7.1}% 29
\BOOKMARK [1][-]{section.7.2}{7.2 The Constant Modulus Algorithm}{chapter.7}% 30
\BOOKMARK [1][-]{section.7.3}{7.3 The Frequency Domain Equalizers}{chapter.7}% 31
\BOOKMARK [2][-]{subsection.7.3.1}{7.3.1 Frequency Domain Equalizer One}{section.7.3}% 32
\BOOKMARK [2][-]{subsection.7.3.2}{7.3.2 Frequency Domain Equalizer Two}{section.7.3}% 33
\BOOKMARK [0][]{chapter.8}{8 Equalizer GPU Implementation}{}% 34
\BOOKMARK [1][-]{section.8.1}{8.1 Zero-Forcing and MMSE GPU Implementation}{chapter.8}% 35
\BOOKMARK [1][-]{section.8.2}{8.2 Constant Modulus Algorithm GPU Implementation}{chapter.8}% 36
\BOOKMARK [1][-]{section.8.3}{8.3 Frequency Domain Equalizer One and Two GPU Implementation}{chapter.8}% 37
\BOOKMARK [0][]{chapter.9}{9 Final Summary}{}% 38
\BOOKMARK [0][]{section*.7}{Bibliography}{}% 39
