Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 02:31:56 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.167        0.000                      0                 1044        0.082        0.000                      0                 1044        3.750        0.000                       0                   412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.167        0.000                      0                 1040        0.082        0.000                      0                 1040        3.750        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.058        0.000                      0                    4        1.044        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 2.728ns (30.202%)  route 6.304ns (69.798%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.751    10.216    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.542 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.542    alum/ram_reg_i_97_1[1]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.075 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/out_sig0_carry_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.192    alum/out_sig0_carry__0_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.507 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.584    12.092    alum/data0[11]
    SLICE_X49Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.399 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.454    12.853    sm/D_registers_q_reg[7][11]_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.977 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.585    13.562    display/ram_reg_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.150    13.712 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.452    14.164    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    14.331    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.501ns (27.066%)  route 6.739ns (72.934%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.730    10.195    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.521 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.521    alum/ram_reg_i_97_2[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.071 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.071    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.293 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.844    12.138    alum/data1[4]
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.299    12.437 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.282    12.718    sm/D_registers_q_reg[7][4]_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.842 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.544    13.387    display/ram_reg_15
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.124    13.511 r  display/ram_reg_i_9/O
                         net (fo=1, routed)           0.862    14.372    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 2.702ns (29.412%)  route 6.485ns (70.588%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.751    10.216    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.542 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.542    alum/ram_reg_i_97_1[1]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.075 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/out_sig0_carry_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.192    alum/out_sig0_carry__0_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.507 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.584    12.092    alum/data0[11]
    SLICE_X49Y66         LUT3 (Prop_lut3_I2_O)        0.307    12.399 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.454    12.853    sm/D_registers_q_reg[7][11]_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.977 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.585    13.562    display/ram_reg_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.124    13.686 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.633    14.319    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.494ns (28.014%)  route 6.409ns (71.986%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.730    10.195    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.521 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.521    alum/ram_reg_i_97_2[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.071 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.071    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.293 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.844    12.138    alum/data1[4]
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.299    12.437 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.282    12.718    sm/D_registers_q_reg[7][4]_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.842 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.544    13.387    display/ram_reg_15
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.117    13.504 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.531    14.035    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774    14.331    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 2.635ns (27.597%)  route 6.913ns (72.403%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.730    10.195    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.521 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.521    alum/ram_reg_i_97_2[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.071 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.071    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.185 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.185    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.424 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.569    11.993    alum/data1[10]
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.302    12.295 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.317    12.612    sm/D_registers_q_reg[7][10]_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.736 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.800    13.535    sm/ram_reg_i_17_1
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.659 r  sm/D_registers_q[7][10]_i_1/O
                         net (fo=8, routed)           1.021    14.680    L_reg/D[10]
    SLICE_X48Y63         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.436    14.840    L_reg/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  L_reg/D_registers_q_reg[5][10]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)       -0.081    14.982    L_reg/D_registers_q_reg[5][10]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 2.501ns (26.309%)  route 7.005ns (73.691%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.730    10.195    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.521 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.521    alum/ram_reg_i_97_2[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.071 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.071    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.293 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.844    12.138    alum/data1[4]
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.299    12.437 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.282    12.718    sm/D_registers_q_reg[7][4]_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.842 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.568    13.411    sm/ram_reg_i_17_7
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.124    13.535 r  sm/D_registers_q[7][4]_i_1/O
                         net (fo=8, routed)           1.104    14.638    L_reg/D[4]
    SLICE_X48Y63         FDRE                                         r  L_reg/D_registers_q_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.436    14.840    L_reg/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  L_reg/D_registers_q_reg[5][4]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)       -0.109    14.954    L_reg/D_registers_q_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 2.731ns (30.133%)  route 6.332ns (69.867%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.730    10.195    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.521 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.521    alum/ram_reg_i_97_2[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.071 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.071    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.185 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.185    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.519 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.638    12.158    alum/data1[9]
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.303    12.461 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.299    12.760    sm/D_registers_q_reg[7][9]_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.884 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.599    13.483    display/ram_reg_5
    SLICE_X49Y64         LUT5 (Prop_lut5_I3_O)        0.124    13.607 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.588    14.195    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 2.592ns (29.319%)  route 6.249ns (70.681%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.730    10.195    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.521 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.521    alum/ram_reg_i_97_2[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.071 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.071    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.384 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.600    11.984    alum/data1[7]
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.306    12.290 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.291    12.581    sm/D_registers_q_reg[7][7]_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.703    13.409    display/ram_reg_9
    SLICE_X49Y64         LUT5 (Prop_lut5_I3_O)        0.117    13.526 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.447    13.973    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    14.331    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 2.599ns (28.755%)  route 6.439ns (71.245%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.589     7.177    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  sm/out_sig0_carry__2_i_8/O
                         net (fo=2, routed)           0.587     7.888    sm/out_sig0_carry__2_i_8_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  sm/out_sig0_carry__2_i_3/O
                         net (fo=14, routed)          1.301     9.314    sm/M_sm_bsel[2]
    SLICE_X51Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.466 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.730    10.195    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.326    10.521 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.521    alum/ram_reg_i_97_2[1]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.071 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.071    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.384 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.600    11.984    alum/data1[7]
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.306    12.290 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.291    12.581    sm/D_registers_q_reg[7][7]_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.124    12.705 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.703    13.409    display/ram_reg_9
    SLICE_X49Y64         LUT5 (Prop_lut5_I3_O)        0.124    13.533 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.638    14.170    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 2.584ns (27.060%)  route 6.965ns (72.940%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y68         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.456     5.588 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=99, routed)          1.546     7.134    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I1_O)        0.124     7.258 r  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.000     7.258    sm/ram_reg_i_155_n_0
    SLICE_X49Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     7.475 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.599     8.074    sm/ram_reg_i_148_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I3_O)        0.299     8.373 r  sm/ram_reg_i_129/O
                         net (fo=26, routed)          0.786     9.159    L_reg/M_sm_ra1[0]
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.283 r  L_reg/ram_reg_i_99/O
                         net (fo=1, routed)           0.000     9.283    L_reg/ram_reg_i_99_n_0
    SLICE_X51Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     9.500 r  L_reg/ram_reg_i_44/O
                         net (fo=33, routed)          1.125    10.625    forLoop_idx_0_970579689[1].cond_butt_sel_desel/D_states_q[1]_i_41_0
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.325    10.950 r  forLoop_idx_0_970579689[1].cond_butt_sel_desel/D_states_q[1]_i_40/O
                         net (fo=2, routed)           0.451    11.401    sm/D_states_q[1]_i_27_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I0_O)        0.326    11.727 r  sm/D_states_q[1]_i_41/O
                         net (fo=1, routed)           0.517    12.244    sm/D_states_q[1]_i_41_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.368 r  sm/D_states_q[1]_i_27/O
                         net (fo=1, routed)           0.466    12.834    sm/D_states_q[1]_i_27_n_0
    SLICE_X56Y63         LUT5 (Prop_lut5_I4_O)        0.124    12.958 r  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           0.446    13.404    sm/D_states_q[1]_i_12_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.528 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.500    14.028    sm/D_states_q[1]_i_4_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.152 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.529    14.681    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X52Y67         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)       -0.016    15.059    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.955%)  route 0.262ns (65.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.903    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.955%)  route 0.262ns (65.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.903    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.955%)  route 0.262ns (65.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.903    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.955%)  route 0.262ns (65.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.903    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.948%)  route 0.315ns (69.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.951    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.948%)  route 0.315ns (69.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.951    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.948%)  route 0.315ns (69.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.951    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.948%)  route 0.315ns (69.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.951    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.589     1.533    forLoop_idx_0_813102895[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.089     1.763    forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.808    forLoop_idx_0_813102895[2].cond_butt_dirs/p_0_in__5[5]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.858     2.048    forLoop_idx_0_813102895[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[5]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.120     1.666    forLoop_idx_0_813102895[2].cond_butt_dirs/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.769%)  route 0.308ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X50Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.308     1.967    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.818    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y25   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y64   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y62   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y62   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.868%)  route 2.737ns (78.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.476     7.128    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.252 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.642     7.894    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.018 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.619     8.637    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.429    14.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X42Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    14.695    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.868%)  route 2.737ns (78.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.476     7.128    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.252 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.642     7.894    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.018 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.619     8.637    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.429    14.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X42Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    14.695    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.868%)  route 2.737ns (78.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.476     7.128    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.252 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.642     7.894    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.018 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.619     8.637    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.429    14.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X42Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    14.695    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.766ns (21.868%)  route 2.737ns (78.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.476     7.128    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.252 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.642     7.894    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.018 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.619     8.637    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.429    14.833    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X42Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    14.695    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.554%)  route 0.816ns (81.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X48Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[7]/Q
                         net (fo=66, routed)          0.613     2.258    sm/D_states_q[7]
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.303 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.506    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X42Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.554%)  route 0.816ns (81.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X48Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[7]/Q
                         net (fo=66, routed)          0.613     2.258    sm/D_states_q[7]
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.303 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.506    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X42Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.554%)  route 0.816ns (81.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X48Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[7]/Q
                         net (fo=66, routed)          0.613     2.258    sm/D_states_q[7]
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.303 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.506    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X42Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.554%)  route 0.816ns (81.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X48Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[7]/Q
                         net (fo=66, routed)          0.613     2.258    sm/D_states_q[7]
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.303 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.204     2.506    fifo_reset_cond/AS[0]
    SLICE_X42Y67         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y67         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X42Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  1.044    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.782ns  (logic 11.468ns (32.972%)  route 23.313ns (67.028%))
  Logic Levels:           32  (CARRY4=7 LUT2=4 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.524     8.115    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.239 r  L_reg/L_6213f806_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.158     8.397    L_reg/L_6213f806_remainder0__0_carry_i_19_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.521 f  L_reg/L_6213f806_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.817     9.338    L_reg/L_6213f806_remainder0__0_carry_i_14_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.152     9.490 f  L_reg/L_6213f806_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.713    10.203    L_reg/L_6213f806_remainder0__0_carry_i_11__0_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.360    10.563 r  L_reg/L_6213f806_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.029    11.593    L_reg/L_6213f806_remainder0__0_carry_i_9_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.326    11.919 r  L_reg/L_6213f806_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.919    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.854    13.661    L_reg/L_6213f806_remainder0[10]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.962 r  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.927    14.889    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.118    15.007 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.990    15.997    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.348    16.345 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.621    16.966    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.328    17.294 r  L_reg/i__carry__0_i_18/O
                         net (fo=1, routed)           0.669    17.963    L_reg/i__carry__0_i_18_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.124    18.087 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.876    18.963    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    19.087 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.027    20.114    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.238 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.238    aseg_driver/decimal_renderer/i__carry__0_i_6__1_0[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.636 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.636    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.970 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.838    21.808    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.303    22.111 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.321    22.432    aseg_driver/decimal_renderer/i__carry_i_15
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.556 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.138    23.693    L_reg/i__carry_i_9_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.817 r  L_reg/i__carry__0_i_10/O
                         net (fo=9, routed)           0.850    24.667    L_reg/i__carry__0_i_10_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.791 r  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.823    25.614    L_reg/i__carry_i_19_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.146    25.760 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.306    26.067    L_reg/i__carry_i_13_n_0
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.328    26.395 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.553    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_1[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.473 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.473    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.712 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.856    28.568    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.154    29.024    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.148 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           1.009    30.158    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    30.282 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.731    31.013    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.150    31.163 r  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.742    31.905    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.326    32.231 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.264    33.495    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I3_O)        0.150    33.645 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.524    36.168    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    39.917 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.917    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.761ns  (logic 11.459ns (32.965%)  route 23.302ns (67.035%))
  Logic Levels:           32  (CARRY4=7 LUT2=4 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.524     8.115    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.239 r  L_reg/L_6213f806_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.158     8.397    L_reg/L_6213f806_remainder0__0_carry_i_19_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.521 f  L_reg/L_6213f806_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.817     9.338    L_reg/L_6213f806_remainder0__0_carry_i_14_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.152     9.490 f  L_reg/L_6213f806_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.713    10.203    L_reg/L_6213f806_remainder0__0_carry_i_11__0_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.360    10.563 r  L_reg/L_6213f806_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.029    11.593    L_reg/L_6213f806_remainder0__0_carry_i_9_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.326    11.919 r  L_reg/L_6213f806_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.919    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.854    13.661    L_reg/L_6213f806_remainder0[10]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.962 r  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.927    14.889    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.118    15.007 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.990    15.997    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.348    16.345 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.621    16.966    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.328    17.294 r  L_reg/i__carry__0_i_18/O
                         net (fo=1, routed)           0.669    17.963    L_reg/i__carry__0_i_18_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.124    18.087 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.876    18.963    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    19.087 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.027    20.114    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.238 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.238    aseg_driver/decimal_renderer/i__carry__0_i_6__1_0[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.636 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.636    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.970 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.838    21.808    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.303    22.111 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.321    22.432    aseg_driver/decimal_renderer/i__carry_i_15
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.556 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.138    23.693    L_reg/i__carry_i_9_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.817 r  L_reg/i__carry__0_i_10/O
                         net (fo=9, routed)           0.850    24.667    L_reg/i__carry__0_i_10_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.791 r  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.823    25.614    L_reg/i__carry_i_19_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.146    25.760 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.306    26.067    L_reg/i__carry_i_13_n_0
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.328    26.395 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.553    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_1[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.473 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.473    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.712 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.856    28.568    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.154    29.024    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.148 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           1.009    30.158    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    30.282 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.731    31.013    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.150    31.163 r  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.742    31.905    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.326    32.231 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.263    33.494    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.153    33.647 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.514    36.160    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    39.896 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.896    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.493ns  (logic 11.418ns (33.104%)  route 23.074ns (66.896%))
  Logic Levels:           32  (CARRY4=7 LUT2=4 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.524     8.115    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.239 r  L_reg/L_6213f806_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.158     8.397    L_reg/L_6213f806_remainder0__0_carry_i_19_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.521 f  L_reg/L_6213f806_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.817     9.338    L_reg/L_6213f806_remainder0__0_carry_i_14_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.152     9.490 f  L_reg/L_6213f806_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.713    10.203    L_reg/L_6213f806_remainder0__0_carry_i_11__0_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.360    10.563 r  L_reg/L_6213f806_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.029    11.593    L_reg/L_6213f806_remainder0__0_carry_i_9_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.326    11.919 r  L_reg/L_6213f806_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.919    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.854    13.661    L_reg/L_6213f806_remainder0[10]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.962 r  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.927    14.889    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.118    15.007 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.990    15.997    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.348    16.345 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.621    16.966    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.328    17.294 r  L_reg/i__carry__0_i_18/O
                         net (fo=1, routed)           0.669    17.963    L_reg/i__carry__0_i_18_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.124    18.087 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.876    18.963    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    19.087 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.027    20.114    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.238 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.238    aseg_driver/decimal_renderer/i__carry__0_i_6__1_0[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.636 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.636    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.970 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.838    21.808    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.303    22.111 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.321    22.432    aseg_driver/decimal_renderer/i__carry_i_15
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.556 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.138    23.693    L_reg/i__carry_i_9_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.817 r  L_reg/i__carry__0_i_10/O
                         net (fo=9, routed)           0.850    24.667    L_reg/i__carry__0_i_10_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.791 r  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.823    25.614    L_reg/i__carry_i_19_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.146    25.760 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.306    26.067    L_reg/i__carry_i_13_n_0
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.328    26.395 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.553    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_1[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.473 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.473    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.712 f  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.856    28.568    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.154    29.024    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.148 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           1.009    30.158    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    30.282 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.731    31.013    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.150    31.163 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.742    31.905    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.326    32.231 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.267    33.498    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.150    33.648 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.281    35.929    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.698    39.628 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.628    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.486ns  (logic 10.983ns (31.847%)  route 23.503ns (68.153%))
  Logic Levels:           32  (CARRY4=7 LUT2=4 LUT3=4 LUT4=5 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.524     8.115    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.239 r  L_reg/L_6213f806_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.158     8.397    L_reg/L_6213f806_remainder0__0_carry_i_19_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.521 f  L_reg/L_6213f806_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.817     9.338    L_reg/L_6213f806_remainder0__0_carry_i_14_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.152     9.490 f  L_reg/L_6213f806_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.713    10.203    L_reg/L_6213f806_remainder0__0_carry_i_11__0_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.360    10.563 r  L_reg/L_6213f806_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.029    11.593    L_reg/L_6213f806_remainder0__0_carry_i_9_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.326    11.919 r  L_reg/L_6213f806_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.919    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.854    13.661    L_reg/L_6213f806_remainder0[10]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.962 r  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.927    14.889    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.118    15.007 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.990    15.997    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.348    16.345 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.621    16.966    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.328    17.294 r  L_reg/i__carry__0_i_18/O
                         net (fo=1, routed)           0.669    17.963    L_reg/i__carry__0_i_18_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.124    18.087 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.876    18.963    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    19.087 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.027    20.114    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.238 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.238    aseg_driver/decimal_renderer/i__carry__0_i_6__1_0[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.636 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.636    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.970 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.838    21.808    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.303    22.111 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.321    22.432    aseg_driver/decimal_renderer/i__carry_i_15
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.556 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.138    23.693    L_reg/i__carry_i_9_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.817 r  L_reg/i__carry__0_i_10/O
                         net (fo=9, routed)           0.850    24.667    L_reg/i__carry__0_i_10_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.791 r  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.823    25.614    L_reg/i__carry_i_19_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.146    25.760 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.306    26.067    L_reg/i__carry_i_13_n_0
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.328    26.395 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.553    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_1[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.473 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.473    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.712 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.856    28.568    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.154    29.024    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.148 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           1.009    30.158    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    30.282 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.542    30.824    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.124    30.948 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.670    31.618    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124    31.742 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.478    33.220    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y51         LUT3 (Prop_lut3_I2_O)        0.124    33.344 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.760    36.104    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.621 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.621    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.475ns  (logic 11.217ns (32.536%)  route 23.258ns (67.464%))
  Logic Levels:           32  (CARRY4=7 LUT2=4 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.524     8.115    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.239 r  L_reg/L_6213f806_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.158     8.397    L_reg/L_6213f806_remainder0__0_carry_i_19_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.521 f  L_reg/L_6213f806_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.817     9.338    L_reg/L_6213f806_remainder0__0_carry_i_14_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.152     9.490 f  L_reg/L_6213f806_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.713    10.203    L_reg/L_6213f806_remainder0__0_carry_i_11__0_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.360    10.563 r  L_reg/L_6213f806_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.029    11.593    L_reg/L_6213f806_remainder0__0_carry_i_9_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.326    11.919 r  L_reg/L_6213f806_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.919    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.854    13.661    L_reg/L_6213f806_remainder0[10]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.962 r  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.927    14.889    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.118    15.007 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.990    15.997    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.348    16.345 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.621    16.966    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.328    17.294 r  L_reg/i__carry__0_i_18/O
                         net (fo=1, routed)           0.669    17.963    L_reg/i__carry__0_i_18_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.124    18.087 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.876    18.963    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    19.087 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.027    20.114    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.238 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.238    aseg_driver/decimal_renderer/i__carry__0_i_6__1_0[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.636 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.636    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.970 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.838    21.808    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.303    22.111 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.321    22.432    aseg_driver/decimal_renderer/i__carry_i_15
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.556 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.138    23.693    L_reg/i__carry_i_9_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.817 r  L_reg/i__carry__0_i_10/O
                         net (fo=9, routed)           0.850    24.667    L_reg/i__carry__0_i_10_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.791 r  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.823    25.614    L_reg/i__carry_i_19_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.146    25.760 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.306    26.067    L_reg/i__carry_i_13_n_0
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.328    26.395 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.553    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_1[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.473 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.473    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.712 f  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.856    28.568    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.154    29.024    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.148 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           1.009    30.158    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    30.282 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.731    31.013    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.150    31.163 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.742    31.905    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.326    32.231 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.263    33.494    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I1_O)        0.124    33.618 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.470    36.087    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.610 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.610    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.385ns  (logic 11.201ns (32.574%)  route 23.184ns (67.426%))
  Logic Levels:           32  (CARRY4=7 LUT2=4 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.524     8.115    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.239 r  L_reg/L_6213f806_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.158     8.397    L_reg/L_6213f806_remainder0__0_carry_i_19_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.521 f  L_reg/L_6213f806_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.817     9.338    L_reg/L_6213f806_remainder0__0_carry_i_14_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.152     9.490 f  L_reg/L_6213f806_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.713    10.203    L_reg/L_6213f806_remainder0__0_carry_i_11__0_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.360    10.563 r  L_reg/L_6213f806_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.029    11.593    L_reg/L_6213f806_remainder0__0_carry_i_9_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.326    11.919 r  L_reg/L_6213f806_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.919    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.854    13.661    L_reg/L_6213f806_remainder0[10]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.962 r  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.927    14.889    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.118    15.007 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.990    15.997    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.348    16.345 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.621    16.966    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.328    17.294 r  L_reg/i__carry__0_i_18/O
                         net (fo=1, routed)           0.669    17.963    L_reg/i__carry__0_i_18_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.124    18.087 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.876    18.963    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    19.087 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.027    20.114    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.238 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.238    aseg_driver/decimal_renderer/i__carry__0_i_6__1_0[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.636 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.636    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.970 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.838    21.808    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.303    22.111 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.321    22.432    aseg_driver/decimal_renderer/i__carry_i_15
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.556 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.138    23.693    L_reg/i__carry_i_9_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.817 r  L_reg/i__carry__0_i_10/O
                         net (fo=9, routed)           0.850    24.667    L_reg/i__carry__0_i_10_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.791 r  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.823    25.614    L_reg/i__carry_i_19_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.146    25.760 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.306    26.067    L_reg/i__carry_i_13_n_0
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.328    26.395 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.553    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_1[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.473 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.473    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.712 f  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.856    28.568    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.154    29.024    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.148 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           1.009    30.158    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    30.282 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.731    31.013    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.150    31.163 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.742    31.905    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.326    32.231 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.264    33.495    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I2_O)        0.124    33.619 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.394    36.013    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.520 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.520    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.355ns  (logic 11.216ns (32.647%)  route 23.139ns (67.353%))
  Logic Levels:           32  (CARRY4=7 LUT2=4 LUT3=2 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.524     8.115    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     8.239 r  L_reg/L_6213f806_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.158     8.397    L_reg/L_6213f806_remainder0__0_carry_i_19_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.521 f  L_reg/L_6213f806_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.817     9.338    L_reg/L_6213f806_remainder0__0_carry_i_14_n_0
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.152     9.490 f  L_reg/L_6213f806_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.713    10.203    L_reg/L_6213f806_remainder0__0_carry_i_11__0_n_0
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.360    10.563 r  L_reg/L_6213f806_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.029    11.593    L_reg/L_6213f806_remainder0__0_carry_i_9_n_0
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.326    11.919 r  L_reg/L_6213f806_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.919    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.808 r  aseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.854    13.661    L_reg/L_6213f806_remainder0[10]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.962 r  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.927    14.889    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.118    15.007 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=7, routed)           0.990    15.997    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.348    16.345 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=4, routed)           0.621    16.966    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.328    17.294 r  L_reg/i__carry__0_i_18/O
                         net (fo=1, routed)           0.669    17.963    L_reg/i__carry__0_i_18_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I2_O)        0.124    18.087 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.876    18.963    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124    19.087 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.027    20.114    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124    20.238 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.238    aseg_driver/decimal_renderer/i__carry__0_i_6__1_0[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.636 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.636    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.970 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.838    21.808    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.303    22.111 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.321    22.432    aseg_driver/decimal_renderer/i__carry_i_15
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.124    22.556 r  aseg_driver/decimal_renderer/i__carry__0_i_14__0/O
                         net (fo=4, routed)           1.138    23.693    L_reg/i__carry_i_9_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.817 r  L_reg/i__carry__0_i_10/O
                         net (fo=9, routed)           0.850    24.667    L_reg/i__carry__0_i_10_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    24.791 r  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.823    25.614    L_reg/i__carry_i_19_n_0
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.146    25.760 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.306    26.067    L_reg/i__carry_i_13_n_0
    SLICE_X41Y56         LUT2 (Prop_lut2_I1_O)        0.328    26.395 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.553    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_1[0]
    SLICE_X40Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.473 r  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.473    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.712 f  aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.856    28.568    aseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.302    28.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.154    29.024    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124    29.148 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           1.009    30.158    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    30.282 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.731    31.013    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.150    31.163 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.742    31.905    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.326    32.231 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.267    33.498    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I3_O)        0.124    33.622 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.346    35.968    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.490 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.490    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.995ns  (logic 10.684ns (31.428%)  route 23.311ns (68.572%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=17, routed)          1.614     7.205    L_reg/M_reg_timer[6]
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  L_reg/L_6213f806_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.804     8.133    L_reg/L_6213f806_remainder0__0_carry_i_21_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.257 r  L_reg/L_6213f806_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.796     9.053    L_reg/L_6213f806_remainder0__0_carry_i_14__1_n_0
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.177 f  L_reg/L_6213f806_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.010    10.186    L_reg/L_6213f806_remainder0__0_carry_i_12__1_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.310 r  L_reg/L_6213f806_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.780    11.091    L_reg/L_6213f806_remainder0__0_carry_i_10__1_n_0
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.215 r  L_reg/L_6213f806_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.215    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.748 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.104 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.831    12.935    L_reg/L_6213f806_remainder0_4[10]
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.301    13.236 f  L_reg/i__carry_i_24__4/O
                         net (fo=5, routed)           0.980    14.215    L_reg/i__carry_i_24__4_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I0_O)        0.124    14.339 f  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.688    15.027    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.150    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.982    16.159    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.352    16.511 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.629    17.140    L_reg/i__carry_i_31_n_0
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.328    17.468 f  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.747    18.215    L_reg/i__carry_i_15__3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124    18.339 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           1.293    19.632    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I2_O)        0.124    19.756 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    19.756    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.306 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.420 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.420    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.754 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           1.324    22.078    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.331    22.409 f  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.619    23.028    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.326    23.354 f  L_reg/i__carry_i_15__4/O
                         net (fo=3, routed)           0.817    24.172    L_reg/i__carry_i_15__4_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.296 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.001    25.297    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.421 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.839    26.260    L_reg/i__carry_i_12__3_n_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.124    26.384 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.481    26.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.385 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.385    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.708 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.801    28.509    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.306    28.815 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    29.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.372 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.983    30.355    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.479 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.983    31.462    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.124    31.586 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.182    32.768    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    32.892 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.694    35.586    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.130 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.130    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.556ns  (logic 10.666ns (31.785%)  route 22.890ns (68.215%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=17, routed)          1.614     7.205    L_reg/M_reg_timer[6]
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  L_reg/L_6213f806_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.804     8.133    L_reg/L_6213f806_remainder0__0_carry_i_21_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.257 r  L_reg/L_6213f806_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.796     9.053    L_reg/L_6213f806_remainder0__0_carry_i_14__1_n_0
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.177 f  L_reg/L_6213f806_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.010    10.186    L_reg/L_6213f806_remainder0__0_carry_i_12__1_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.310 r  L_reg/L_6213f806_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.780    11.091    L_reg/L_6213f806_remainder0__0_carry_i_10__1_n_0
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.215 r  L_reg/L_6213f806_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.215    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.748 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.104 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.831    12.935    L_reg/L_6213f806_remainder0_4[10]
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.301    13.236 f  L_reg/i__carry_i_24__4/O
                         net (fo=5, routed)           0.980    14.215    L_reg/i__carry_i_24__4_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I0_O)        0.124    14.339 f  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.688    15.027    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.150    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.982    16.159    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.352    16.511 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.629    17.140    L_reg/i__carry_i_31_n_0
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.328    17.468 f  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.747    18.215    L_reg/i__carry_i_15__3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124    18.339 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           1.293    19.632    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I2_O)        0.124    19.756 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    19.756    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.306 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.420 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.420    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.754 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           1.324    22.078    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.331    22.409 f  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.619    23.028    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.326    23.354 f  L_reg/i__carry_i_15__4/O
                         net (fo=3, routed)           0.817    24.172    L_reg/i__carry_i_15__4_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.296 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.001    25.297    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.421 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.839    26.260    L_reg/i__carry_i_12__3_n_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.124    26.384 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.481    26.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.385 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.385    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.708 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.801    28.509    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.306    28.815 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    29.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.372 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.983    30.355    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.479 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.983    31.462    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.124    31.586 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.117    32.703    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I2_O)        0.124    32.827 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.338    35.165    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.691 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.691    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.461ns  (logic 10.687ns (31.938%)  route 22.774ns (68.062%))
  Logic Levels:           31  (CARRY4=8 LUT2=4 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=17, routed)          1.614     7.205    L_reg/M_reg_timer[6]
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  L_reg/L_6213f806_remainder0__0_carry_i_21/O
                         net (fo=1, routed)           0.804     8.133    L_reg/L_6213f806_remainder0__0_carry_i_21_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.257 r  L_reg/L_6213f806_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.796     9.053    L_reg/L_6213f806_remainder0__0_carry_i_14__1_n_0
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.124     9.177 f  L_reg/L_6213f806_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.010    10.186    L_reg/L_6213f806_remainder0__0_carry_i_12__1_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.310 r  L_reg/L_6213f806_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.780    11.091    L_reg/L_6213f806_remainder0__0_carry_i_10__1_n_0
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.124    11.215 r  L_reg/L_6213f806_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.215    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.748 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.865 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.865    timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__0_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.104 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.831    12.935    L_reg/L_6213f806_remainder0_4[10]
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.301    13.236 f  L_reg/i__carry_i_24__4/O
                         net (fo=5, routed)           0.980    14.215    L_reg/i__carry_i_24__4_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I0_O)        0.124    14.339 f  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.688    15.027    L_reg/i__carry_i_20__3_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.150    15.177 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.982    16.159    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.352    16.511 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.629    17.140    L_reg/i__carry_i_31_n_0
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.328    17.468 f  L_reg/i__carry_i_15__3/O
                         net (fo=4, routed)           0.747    18.215    L_reg/i__carry_i_15__3_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124    18.339 r  L_reg/i__carry_i_3__5/O
                         net (fo=2, routed)           1.293    19.632    L_reg/D_registers_q_reg[6][4]_0[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I2_O)        0.124    19.756 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    19.756    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.306 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.306    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.420 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.420    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.754 f  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           1.324    22.078    L_reg/L_6213f806_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y58         LUT4 (Prop_lut4_I0_O)        0.331    22.409 f  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.619    23.028    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.326    23.354 f  L_reg/i__carry_i_15__4/O
                         net (fo=3, routed)           0.817    24.172    L_reg/i__carry_i_15__4_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.124    24.296 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.001    25.297    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.421 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.839    26.260    L_reg/i__carry_i_12__3_n_0
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.124    26.384 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.481    26.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.385 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.385    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.708 r  timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.801    28.509    timerseg_driver/decimal_renderer/L_6213f806_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.306    28.815 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.433    29.248    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.372 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.983    30.355    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.479 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.983    31.462    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.124    31.586 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.805    32.392    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.516 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.534    35.049    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.596 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.596    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.369ns (71.419%)  route 0.548ns (28.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.548     2.195    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.422 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.422    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.383ns (70.431%)  route 0.581ns (29.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.581     2.227    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.470 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.470    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.386ns (69.608%)  route 0.605ns (30.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.605     2.252    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.496 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.496    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.396ns (70.293%)  route 0.590ns (29.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.586     1.530    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDPE (Prop_fdpe_C_Q)         0.164     1.694 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.590     2.284    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.516 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.516    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.476ns (72.129%)  route 0.570ns (27.871%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.148     1.686 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=5, routed)           0.143     1.828    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.098     1.926 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.428     2.354    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.584 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.584    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_970579689[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.461ns (67.598%)  route 0.700ns (32.402%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.584     1.528    forLoop_idx_0_970579689[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_970579689[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  forLoop_idx_0_970579689[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.770    forLoop_idx_0_970579689[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.098     1.868 r  forLoop_idx_0_970579689[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=27, routed)          0.585     2.454    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.688 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.688    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_813102895[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 1.617ns (35.325%)  route 2.961ns (64.675%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.072     3.566    forLoop_idx_0_813102895[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.690 r  forLoop_idx_0_813102895[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.889     4.578    forLoop_idx_0_813102895[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_813102895[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.506     4.910    forLoop_idx_0_813102895[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_813102895[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_813102895[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.615ns (37.691%)  route 2.670ns (62.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.055     3.546    forLoop_idx_0_813102895[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.670 r  forLoop_idx_0_813102895[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.615     4.285    forLoop_idx_0_813102895[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_813102895[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.502     4.906    forLoop_idx_0_813102895[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_813102895[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.619ns (39.163%)  route 2.514ns (60.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.899     3.393    forLoop_idx_0_813102895[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.517 r  forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.616     4.133    forLoop_idx_0_813102895[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.502     4.906    forLoop_idx_0_813102895[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 1.625ns (39.515%)  route 2.487ns (60.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.654     3.155    forLoop_idx_0_813102895[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.279 r  forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.833     4.112    forLoop_idx_0_813102895[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.494     4.898    forLoop_idx_0_813102895[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 1.622ns (41.905%)  route 2.249ns (58.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.681     3.180    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.304 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.568     3.872    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X65Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.628ns (44.836%)  route 2.003ns (55.164%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.968    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.092 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.631    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_970579689[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.307ns (37.920%)  route 0.503ns (62.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.335     0.597    forLoop_idx_0_970579689[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.642 r  forLoop_idx_0_970579689[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.168     0.810    forLoop_idx_0_970579689[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_970579689[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.856     2.046    forLoop_idx_0_970579689[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_970579689[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_970579689[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.300ns (33.703%)  route 0.589ns (66.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.534     0.788    forLoop_idx_0_970579689[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.833 r  forLoop_idx_0_970579689[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.056     0.889    forLoop_idx_0_970579689[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_970579689[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.848     2.038    forLoop_idx_0_970579689[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_970579689[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X65Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.316ns (28.707%)  route 0.786ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.874    reset_cond/butt_reset_IBUF
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.919 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.102    reset_cond/M_reset_cond_in
    SLICE_X64Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.311ns (26.313%)  route 0.871ns (73.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.695     0.961    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.006 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.176     1.183    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.307ns (23.720%)  route 0.988ns (76.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.765     1.027    forLoop_idx_0_813102895[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.072 r  forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.224     1.296    forLoop_idx_0_813102895[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.856     2.046    forLoop_idx_0_813102895[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_813102895[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.313ns (23.521%)  route 1.019ns (76.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.643     0.911    forLoop_idx_0_813102895[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.956 r  forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.376     1.332    forLoop_idx_0_813102895[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.848     2.038    forLoop_idx_0_813102895[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_813102895[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





