verilog work ../../b200_clk_gen.v
verilog work ../example_design/b200_clk_gen_exdes.v
