;redcode
;assert 1
	SPL 0, <792
	CMP -307, <-110
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @10, 10
	SLT 31, 3
	SUB <100, @2
	SLT 31, 3
	SPL 0, <-2
	SPL 0, <792
	SPL 0, <-2
	ADD 1, 2
	ADD @121, 106
	ADD 1, 2
	SLT 31, 3
	SUB 10, -30
	SPL 0, <792
	DJN 1, <2
	SUB 300, 760
	ADD 10, -30
	SLT 10, -30
	SUB @10, 10
	DJN 1, <2
	SUB #0, @60
	SUB @-30, -0
	SLT 31, 3
	CMP @121, 103
	ADD #-30, 9
	CMP 300, 760
	SUB @-30, -0
	DJN -3, @-20
	SUB @-30, -0
	SUB @121, 106
	SPL 0, <-2
	CMP @127, 103
	SUB <100, @2
	SPL 0, <-2
	CMP 300, 760
	ADD 1, 2
	SUB @121, 106
	MOV -1, <-20
	ADD 1, 2
	SUB @121, 106
	SUB @121, 106
	DJN 1, <2
	MOV -1, <-20
	CMP -307, <-110
	SPL 0, <792
	SUB @121, 106
	SUB @10, 10
	SUB @10, 10
