
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006147                       # Number of seconds simulated
sim_ticks                                  6146848000                       # Number of ticks simulated
final_tick                                 6146848000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  42521                       # Simulator instruction rate (inst/s)
host_op_rate                                    84103                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17041923                       # Simulator tick rate (ticks/s)
host_mem_usage                                 850240                       # Number of bytes of host memory used
host_seconds                                   360.69                       # Real time elapsed on the host
sim_insts                                    15336740                       # Number of instructions simulated
sim_ops                                      30335167                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::ruby.dir_cntrl0      1028928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1028928                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0        16077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16077                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0    167391157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167391157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0    167391157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167391157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       16077                       # Number of read requests accepted
system.mem_ctrls.avgNetLat                       0.00                       # Average network latency to DRAM controller
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1028928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1028928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6146779500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16077                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.365368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.785763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.207952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2432     52.64%     52.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1111     24.05%     76.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          296      6.41%     83.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      2.97%     86.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          111      2.40%     88.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           84      1.82%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      1.13%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.56%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          371      8.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4620                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    444257106                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               745700856                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   80385000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27633.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46383.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       167.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     382333.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17064600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9047280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                58612260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             91563090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1747200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        96263310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19042560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1366707540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1699999440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            276.564384                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5941404775                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2042750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16936000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5680810250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     49586750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     186434475                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    211037775                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16000740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8485620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                56177520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             82249860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1529760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        80990160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        13439040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1383285840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1676578380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            272.754130                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5962490284                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1874001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      14596000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5749885500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     34997250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     167850215                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    177645034                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 890178                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           890178                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             8585                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              468826                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2354                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               462                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         468826                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            424689                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           44137                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         4512                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu0.clk_domain.clock                      500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  40                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     6146848000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        12293697                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            871993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2877494                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     890178                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            427043                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2406709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  17383                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles               10829                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.NoActiveThreadStallCycles      8902639                       # Number of stall cycles due to no active thread to fetch from
system.cpu0.fetch.PendingTrapStallCycles          775                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles         6383                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   844154                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2544                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          12208034                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.462981                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.708355                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                11277636     92.38%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    8073      0.07%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    3440      0.03%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   12407      0.10%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  399196      3.27%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   12234      0.10%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    6226      0.05%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    5970      0.05%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  482852      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            12208034                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.072409                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.234063                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  279558                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2308734                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   102638                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               605774                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  8691                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               5567116                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  8691                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  354543                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1393034                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3125                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   313761                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1232241                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               5525501                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               740600                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 12551                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                290593                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 56038                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            6509420                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             11880496                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         5944453                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            18308                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              6012395                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  497025                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                80                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            80                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  3921942                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              910379                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              29329                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            18873                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2073                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   5451548                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                202                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  5493495                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             6471                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         328552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       496632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           132                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     12208034                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.449990                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.084383                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            9801519     80.29%     80.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             878609      7.20%     87.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             575451      4.71%     92.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             573999      4.70%     96.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             263935      2.16%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              54802      0.45%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              24285      0.20%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              16945      0.14%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              18489      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       12208034                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   5539     15.96%     15.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   47      0.14%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 28266     81.44%     97.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  707      2.04%     99.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              105      0.30%     99.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              45      0.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             4204      0.08%      0.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4402944     80.15%     80.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                4147      0.08%     80.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1220      0.02%     80.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               4381      0.08%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1047477     19.07%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              24723      0.45%     99.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3971      0.07%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           428      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               5493495                       # Type of FU issued
system.cpu0.iq.rate                          0.446855                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      34709                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006318                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          23217879                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          5764077                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      5303268                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              18325                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             16284                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         6321                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               5514887                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   9113                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           20382                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        45514                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         9831                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       157884                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  8691                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 112609                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 5441                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            5451750                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             2260                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               910379                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               29329                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               112                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   586                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 4491                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1867                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         9040                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               10907                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              5472923                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1045516                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            20572                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     1069467                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  839413                       # Number of branches executed
system.cpu0.iew.exec_stores                     23951                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.445181                       # Inst execution rate
system.cpu0.iew.wb_sent                       5314514                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      5309589                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  3957330                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  5340111                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.431895                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.741058                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         328619                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             8647                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3255845                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.573539                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.678056                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1971730     60.56%     60.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       418936     12.87%     73.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        15834      0.49%     73.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       412984     12.68%     86.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         9102      0.28%     86.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         5385      0.17%     87.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1664      0.05%     87.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1355      0.04%     87.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       418855     12.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3255845                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2596103                       # Number of instructions committed
system.cpu0.commit.committedOps               5123198                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        884363                       # Number of memory references committed
system.cpu0.commit.loads                       864865                       # Number of loads committed
system.cpu0.commit.membars                         20                       # Number of memory barriers committed
system.cpu0.commit.branches                    826422                       # Number of branches committed
system.cpu0.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  5119665                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 707                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         1358      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4229773     82.56%     82.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4127      0.08%     82.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1186      0.02%     82.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          2391      0.05%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         864005     16.86%     99.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         19098      0.37%     99.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          860      0.02%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          400      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          5123198                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               418855                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     8288794                       # The number of ROB reads
system.cpu0.rob.rob_writes                   10953823                       # The number of ROB writes
system.cpu0.timesIdled                            801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          85663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2596103                       # Number of Instructions Simulated
system.cpu0.committedOps                      5123198                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.735443                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.735443                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.211173                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.211173                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 5882343                       # number of integer regfile reads
system.cpu0.int_regfile_writes                4446200                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     9395                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    5503                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2621124                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1778835                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                3164400                       # number of misc regfile reads
system.cpu1.branchPred.lookups                1814084                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1814084                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8833                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1276634                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 117536                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               473                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1276634                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            943292                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          333342                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         4717                       # Number of mispredicted indirect branches.
system.cpu1.clk_domain.clock                      500                       # Clock period in ticks
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls              115210                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     6146848000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        12293697                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1680816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       5256306                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1814084                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1060828                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     10502159                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  17847                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               11355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          541                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles         6995                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1651085                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2673                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          12210806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.855483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.212167                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                10308156     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  181080      1.48%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   61112      0.50%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  182046      1.49%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  402331      3.29%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   66252      0.54%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  121776      1.00%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  178970      1.47%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  709083      5.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            12210806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.147562                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.427561                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  395992                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10355665                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   669128                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               781098                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8923                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              10359390                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  8923                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  631186                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1389318                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       7878219                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   932081                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1371079                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              10316929                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents               712957                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 13235                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                281946                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 38407                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           11170819                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             23619455                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        11758714                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            18969                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             10654757                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  516062                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            115253                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        115254                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4793745                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1463534                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             138584                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4818                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             657                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  10125932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             115360                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 10246530                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             6844                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         342236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       516059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           120                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     12210806                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.839136                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.617440                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8383050     68.65%     68.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1417128     11.61%     80.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             691583      5.66%     85.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             742752      6.08%     92.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             326559      2.67%     94.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             314431      2.58%     97.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             136119      1.11%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70597      0.58%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             128587      1.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       12210806                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  63436     76.67%     76.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     76.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     76.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   48      0.06%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 18281     22.09%     98.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  797      0.96%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              136      0.16%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              46      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             4535      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8471684     82.68%     82.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               58659      0.57%     83.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 1222      0.01%     83.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               4368      0.04%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1567688     15.30%     98.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             133829      1.31%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           4117      0.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite           428      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              10246530                       # Type of FU issued
system.cpu1.iq.rate                          0.833478                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      82744                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008075                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          32774760                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         10566523                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     10087796                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              18694                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             17068                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         6291                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              10315460                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   9279                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            7251                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        47415                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        10124                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       122572                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8923                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 115534                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 5837                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           10241292                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             2192                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1463534                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              138584                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            115278                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   540                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 4917                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1913                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         9410                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               11323                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             10225589                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1565617                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            20941                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1698708                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1761625                       # Number of branches executed
system.cpu1.iew.exec_stores                    133091                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.831775                       # Inst execution rate
system.cpu1.iew.wb_sent                      10099146                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     10094087                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  6954202                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 10271416                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.821078                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.677044                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         342293                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         115240                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8871                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     12159079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.814129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.037235                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      9504870     78.17%     78.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       937005      7.71%     85.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       183855      1.51%     87.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       642898      5.29%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        66396      0.55%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         5015      0.04%     93.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        59220      0.49%     93.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        58892      0.48%     94.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       700928      5.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     12159079                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4965648                       # Number of instructions committed
system.cpu1.commit.committedOps               9899056                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1544579                       # Number of memory references committed
system.cpu1.commit.loads                      1416119                       # Number of loads committed
system.cpu1.commit.membars                         20                       # Number of memory barriers committed
system.cpu1.commit.branches                   1747824                       # Number of branches committed
system.cpu1.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  9895523                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              115877                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         1358      0.01%      0.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8290902     83.75%     83.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          58640      0.59%     84.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            1186      0.01%     84.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          2391      0.02%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1415259     14.30%     98.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        128060      1.29%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          860      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite          400      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          9899056                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               700928                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    21699487                       # The number of ROB reads
system.cpu1.rob.rob_writes                   20535140                       # The number of ROB writes
system.cpu1.timesIdled                            814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          82891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    4965648                       # Number of Instructions Simulated
system.cpu1.committedOps                      9899056                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.475749                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.475749                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.403918                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.403918                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                11620775                       # number of integer regfile reads
system.cpu1.int_regfile_writes                8368818                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     9249                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    5467                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  6081160                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 2739072                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                5584486                       # number of misc regfile reads
system.cpu2.branchPred.lookups                1518683                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          1518683                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             8898                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1407489                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  77777                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               494                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1407489                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            776709                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          630780                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         4712                       # Number of mispredicted indirect branches.
system.cpu2.clk_domain.clock                      500                       # Clock period in ticks
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls               75380                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     6146848000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        12293697                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1426334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4740174                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    1518683                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            854486                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      7845330                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  17997                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles               11172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles      2909029                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          639                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles         6618                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1397533                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 2732                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          12208138                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.755765                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.108810                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                10573237     86.61%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  121433      0.99%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   41303      0.34%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  137783      1.13%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  399051      3.27%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   62232      0.51%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   81939      0.67%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  119183      0.98%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  671977      5.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            12208138                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.123533                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.385578                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  368634                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              7668383                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   524183                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               728911                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  8998                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts               9139518                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  8998                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  576958                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1345230                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       5151293                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   767514                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1449116                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               9096269                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents               731481                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 12086                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                329190                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                132613                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           10105437                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             20644401                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        10544771                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            19831                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              9593279                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  512158                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             75416                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         75416                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4601086                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1412149                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             129864                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            78579                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9400                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   8944722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              75548                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  9211217                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             6424                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         339077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       509394                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           138                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     12208138                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.754514                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.549328                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            8728386     71.50%     71.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1321628     10.83%     82.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             581017      4.76%     87.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             757644      6.21%     93.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             258628      2.12%     95.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             254661      2.09%     97.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             114595      0.94%     98.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              73396      0.60%     99.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             118183      0.97%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       12208138                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  43479     36.50%     36.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     36.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     36.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   50      0.04%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     36.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 74633     62.66%     99.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  772      0.65%     99.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              122      0.10%     99.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              51      0.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             4343      0.05%      0.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7316478     79.43%     79.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               54105      0.59%     80.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 1222      0.01%     80.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               4483      0.05%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1700821     18.46%     98.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             125061      1.36%     99.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           4260      0.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite           444      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               9211217                       # Type of FU issued
system.cpu2.iq.rate                          0.749263                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     119107                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012931                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          30736940                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          9341624                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      8867209                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              19163                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             17786                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         6487                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               9316440                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   9541                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           70975                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        47526                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        10322                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked       323896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  8998                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 115849                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 5171                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            9020270                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2170                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1412149                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              129864                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             75453                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   499                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 4296                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            69                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1976                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         9376                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               11352                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              9189932                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1698867                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            21285                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1823164                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1467175                       # Number of branches executed
system.cpu2.iew.exec_stores                    124297                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.747532                       # Inst execution rate
system.cpu2.iew.wb_sent                       8878867                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      8873696                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  6285588                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  9066510                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.721809                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.693275                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         339127                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          75410                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             8949                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      9247688                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.938742                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.175977                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      6971267     75.38%     75.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       772802      8.36%     83.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       148500      1.61%     85.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       578883      6.26%     91.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        48532      0.52%     92.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         7680      0.08%     92.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        39471      0.43%     92.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        39036      0.42%     93.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       641517      6.94%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9247688                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             4448733                       # Number of instructions committed
system.cpu2.commit.committedOps               8681193                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1484165                       # Number of memory references committed
system.cpu2.commit.loads                      1364623                       # Number of loads committed
system.cpu2.commit.membars                         20                       # Number of memory barriers committed
system.cpu2.commit.branches                   1453769                       # Number of branches committed
system.cpu2.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  8677660                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               76047                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         1358      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         7138008     82.22%     82.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          54085      0.62%     82.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            1186      0.01%     82.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2391      0.03%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.90% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1363763     15.71%     98.61% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        119142      1.37%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          860      0.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite          400      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          8681193                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               641517                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    17626478                       # The number of ROB reads
system.cpu2.rob.rob_writes                   18092726                       # The number of ROB writes
system.cpu2.timesIdled                            810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          85559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    4448733                       # Number of Instructions Simulated
system.cpu2.committedOps                      8681193                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.763415                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.763415                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.361871                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.361871                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                10777299                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7407405                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     9678                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    5676                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  4957618                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 2556361                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                5136336                       # number of misc regfile reads
system.cpu3.branchPred.lookups                1190534                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          1190534                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             8528                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              854715                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  40304                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               501                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         854715                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            596331                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          258384                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         4386                       # Number of mispredicted indirect branches.
system.cpu3.clk_domain.clock                      500                       # Clock period in ticks
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls               37950                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     6146848000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         6297396                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1137873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       3599951                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    1190534                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            636635                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      5045090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  17249                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles               11407                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          566                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles         6875                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1109817                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 2689                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           6210460                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.150633                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.519116                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 4971677     80.05%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   65368      1.05%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   22629      0.36%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   65226      1.05%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  402869      6.49%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   27310      0.44%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   44461      0.72%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   62495      1.01%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  548425      8.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             6210460                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.189052                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.571657                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  316384                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              4943292                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   276650                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               665500                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  8624                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts               7068834                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  8624                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  445963                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1384621                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       2587446                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   506386                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1277410                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               7028241                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents               737113                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 11950                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                298377                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 35143                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            7945146                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             15541554                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         7704421                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            18665                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              7458445                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  486701                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             37991                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         37992                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  4212110                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1066247                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              59827                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             1471                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             188                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   6916581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              38101                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  6959142                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             6252                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         322962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       477721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           121                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      6210460                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.120552                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.599689                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            3310786     53.31%     53.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1103831     17.77%     71.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             591466      9.52%     80.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             681379     10.97%     91.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             253945      4.09%     95.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             131974      2.13%     97.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              56825      0.91%     98.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              30390      0.49%     99.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              49864      0.80%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        6210460                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  24360     59.50%     59.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     59.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     59.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   45      0.11%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     59.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 15606     38.12%     97.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  737      1.80%     99.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              139      0.34%     99.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              53      0.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             4122      0.06%      0.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              5709034     82.04%     82.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               19070      0.27%     82.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 1210      0.02%     82.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4371      0.06%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1161873     16.70%     99.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              54865      0.79%     99.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           4154      0.06%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite           443      0.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               6959142                       # Type of FU issued
system.cpu3.iq.rate                          1.105082                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      40940                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005883                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          20157158                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          7260999                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      6810796                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              18778                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             16708                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses         6349                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               6986624                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                   9336                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            2959                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        44680                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        10595                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked       112275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  8624                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 108289                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 5429                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            6954682                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             2258                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1066247                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               59827                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             38018                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   512                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 4559                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            67                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2071                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         8726                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               10797                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              6938685                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1160236                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            20457                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1214304                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1142390                       # Number of branches executed
system.cpu3.iew.exec_stores                     54068                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.101834                       # Inst execution rate
system.cpu3.iew.wb_sent                       6821897                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      6817145                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  4883941                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  6881077                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.082534                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.709764                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         323110                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          37980                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             8568                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      6161254                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.076359                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.306634                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      4439448     72.05%     72.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       588492      9.55%     81.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        66429      1.08%     82.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       487748      7.92%     90.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        27483      0.45%     91.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         4918      0.08%     91.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        20479      0.33%     91.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        20326      0.33%     91.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       505931      8.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      6161254                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             3326256                       # Number of instructions committed
system.cpu3.commit.committedOps               6631720                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1070799                       # Number of memory references committed
system.cpu3.commit.loads                      1021567                       # Number of loads committed
system.cpu3.commit.membars                         20                       # Number of memory barriers committed
system.cpu3.commit.branches                   1129220                       # Number of branches committed
system.cpu3.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  6628187                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               38617                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         1358      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         5536936     83.49%     83.51% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          19050      0.29%     83.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            1186      0.02%     83.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          2391      0.04%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.85% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1020707     15.39%     99.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         48832      0.74%     99.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          860      0.01%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite          400      0.01%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          6631720                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               505931                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    12610140                       # The number of ROB reads
system.cpu3.rob.rob_writes                   13959499                       # The number of ROB writes
system.cpu3.timesIdled                            809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          86936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    3326256                       # Number of Instructions Simulated
system.cpu3.committedOps                      6631720                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.893239                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.893239                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.528195                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.528195                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 7567917                       # number of integer regfile reads
system.cpu3.int_regfile_writes                5673681                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                     9463                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    5536                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3757075                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 2072392                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                3899141                       # number of misc regfile reads
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     3333                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON     6146848000                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                         1842795                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq             1696077                       # Transaction distribution
system.piobus.trans_dist::ReadResp            1696077                       # Transaction distribution
system.piobus.trans_dist::WriteReq                 44                       # Transaction distribution
system.piobus.trans_dist::WriteResp                44                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port       787480                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port       908928                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port       862686                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga.control_port       833148                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                3392242                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port      3149920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port      3635712                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port      3450744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga.control_port      3332592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                13568968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy          2272755000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              37.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy         1181220000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization             19.2                       # Layer utilization (%)
system.piobus.respLayer4.occupancy         1363392000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization             22.2                       # Layer utilization (%)
system.piobus.respLayer6.occupancy         1294029000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization             21.1                       # Layer utilization (%)
system.piobus.respLayer8.occupancy         1249722000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization             20.3                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples      8324492                      
system.ruby.outstanding_req_hist_seqr::mean     1.217131                      
system.ruby.outstanding_req_hist_seqr::gmean     1.145689                      
system.ruby.outstanding_req_hist_seqr::stdev     0.528532                      
system.ruby.outstanding_req_hist_seqr    |     6916435     83.09%     83.09% |     1374198     16.51%     99.59% |       31767      0.38%     99.97% |        1941      0.02%    100.00% |         149      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      8324492                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples        8324492                      
system.ruby.latency_hist_seqr::mean          1.325426                      
system.ruby.latency_hist_seqr::gmean         1.010889                      
system.ruby.latency_hist_seqr::stdev         7.946600                      
system.ruby.latency_hist_seqr            |     8314028     99.87%     99.87% |        9863      0.12%     99.99% |         368      0.00%    100.00% |          21      0.00%    100.00% |          83      0.00%    100.00% |         100      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |          12      0.00%    100.00%
system.ruby.latency_hist_seqr::total          8324492                      
system.ruby.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.hit_latency_hist_seqr::samples      8307822                      
system.ruby.hit_latency_hist_seqr::mean      1.006592                      
system.ruby.hit_latency_hist_seqr::gmean     1.000861                      
system.ruby.hit_latency_hist_seqr::stdev     0.432810                      
system.ruby.hit_latency_hist_seqr        |     8305802     99.98%     99.98% |        1640      0.02%    100.00% |         327      0.00%    100.00% |          40      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total      8307822                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        16670                      
system.ruby.miss_latency_hist_seqr::mean   160.222675                      
system.ruby.miss_latency_hist_seqr::gmean   145.379242                      
system.ruby.miss_latency_hist_seqr::stdev    78.373648                      
system.ruby.miss_latency_hist_seqr       |        6206     37.23%     37.23% |        9863     59.17%     96.39% |         368      2.21%     98.60% |          21      0.13%     98.73% |          83      0.50%     99.23% |         100      0.60%     99.83% |          14      0.08%     99.91% |           3      0.02%     99.93% |           0      0.00%     99.93% |          12      0.07%    100.00%
system.ruby.miss_latency_hist_seqr::total        16670                      
system.ruby.L1Cache.incomplete_times_seqr          593                      
system.ruby.Directory.incomplete_times_seqr        16073                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits       492699                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         3066                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       495765                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       842712                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1271                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       843983                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load         4437                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           66                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store         8097                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load       146269                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           947                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1106248                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses         2886                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1109134                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      1649642                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1264                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      1650906                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load         1187                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store           31                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store         1456                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load       120884                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           819                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1004645                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses         3848                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1008493                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      1396106                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1254                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      1397360                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load        18097                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.sequencer.store_waiting_on_store          113                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store        37900                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load       268739                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles          1620                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits       673629                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses         2814                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       676443                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      1108382                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1258                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      1109640                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load          271                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.sequencer.store_waiting_on_store           82                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store           96                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load       112779                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles           735                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits        31739                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses         1029                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses        32768                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits         1884                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        16806                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        18690                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized     0.186732                      
system.ruby.network.routers0.msg_count.Request_Control::1         4337                      
system.ruby.network.routers0.msg_count.Response_Data::4         3835                      
system.ruby.network.routers0.msg_count.ResponseL2hit_Data::4          502                      
system.ruby.network.routers0.msg_count.ResponseLocal_Data::4          256                      
system.ruby.network.routers0.msg_count.Response_Control::4          256                      
system.ruby.network.routers0.msg_count.Writeback_Data::4         2773                      
system.ruby.network.routers0.msg_count.Broadcast_Control::1        18690                      
system.ruby.network.routers0.msg_count.Persistent_Control::3         2248                      
system.ruby.network.routers0.msg_bytes.Request_Control::1        34696                      
system.ruby.network.routers0.msg_bytes.Response_Data::4       276120                      
system.ruby.network.routers0.msg_bytes.ResponseL2hit_Data::4        36144                      
system.ruby.network.routers0.msg_bytes.ResponseLocal_Data::4        18432                      
system.ruby.network.routers0.msg_bytes.Response_Control::4         2048                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::4       199656                      
system.ruby.network.routers0.msg_bytes.Broadcast_Control::1       149520                      
system.ruby.network.routers0.msg_bytes.Persistent_Control::3        17984                      
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized     0.175751                      
system.ruby.network.routers1.msg_count.Request_Control::1         4150                      
system.ruby.network.routers1.msg_count.Response_Data::4         3638                      
system.ruby.network.routers1.msg_count.ResponseL2hit_Data::4          509                      
system.ruby.network.routers1.msg_count.ResponseLocal_Data::4           70                      
system.ruby.network.routers1.msg_count.Response_Control::4           67                      
system.ruby.network.routers1.msg_count.Writeback_Data::4         2587                      
system.ruby.network.routers1.msg_count.Broadcast_Control::1        18690                      
system.ruby.network.routers1.msg_count.Persistent_Control::3         2282                      
system.ruby.network.routers1.msg_bytes.Request_Control::1        33200                      
system.ruby.network.routers1.msg_bytes.Response_Data::4       261936                      
system.ruby.network.routers1.msg_bytes.ResponseL2hit_Data::4        36648                      
system.ruby.network.routers1.msg_bytes.ResponseLocal_Data::4         5040                      
system.ruby.network.routers1.msg_bytes.Response_Control::4          536                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::4       186264                      
system.ruby.network.routers1.msg_bytes.Broadcast_Control::1       149520                      
system.ruby.network.routers1.msg_bytes.Persistent_Control::3        18256                      
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized     0.215442                      
system.ruby.network.routers2.msg_count.Request_Control::1         5102                      
system.ruby.network.routers2.msg_count.Response_Data::4         4597                      
system.ruby.network.routers2.msg_count.ResponseL2hit_Data::4          505                      
system.ruby.network.routers2.msg_count.ResponseLocal_Data::4          253                      
system.ruby.network.routers2.msg_count.Response_Control::4          253                      
system.ruby.network.routers2.msg_count.Writeback_Data::4         3489                      
system.ruby.network.routers2.msg_count.Broadcast_Control::1        18690                      
system.ruby.network.routers2.msg_count.Persistent_Control::3         2302                      
system.ruby.network.routers2.msg_bytes.Request_Control::1        40816                      
system.ruby.network.routers2.msg_bytes.Response_Data::4       330984                      
system.ruby.network.routers2.msg_bytes.ResponseL2hit_Data::4        36360                      
system.ruby.network.routers2.msg_bytes.ResponseLocal_Data::4        18216                      
system.ruby.network.routers2.msg_bytes.Response_Control::4         2024                      
system.ruby.network.routers2.msg_bytes.Writeback_Data::4       251208                      
system.ruby.network.routers2.msg_bytes.Broadcast_Control::1       149520                      
system.ruby.network.routers2.msg_bytes.Persistent_Control::3        18416                      
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized     0.171614                      
system.ruby.network.routers3.msg_count.Request_Control::1         4072                      
system.ruby.network.routers3.msg_count.Response_Data::4         3571                      
system.ruby.network.routers3.msg_count.ResponseL2hit_Data::4          498                      
system.ruby.network.routers3.msg_count.ResponseLocal_Data::4           14                      
system.ruby.network.routers3.msg_count.Response_Control::4            9                      
system.ruby.network.routers3.msg_count.Writeback_Data::4         2505                      
system.ruby.network.routers3.msg_count.Broadcast_Control::1        18690                      
system.ruby.network.routers3.msg_count.Persistent_Control::3         2328                      
system.ruby.network.routers3.msg_bytes.Request_Control::1        32576                      
system.ruby.network.routers3.msg_bytes.Response_Data::4       257112                      
system.ruby.network.routers3.msg_bytes.ResponseL2hit_Data::4        35856                      
system.ruby.network.routers3.msg_bytes.ResponseLocal_Data::4         1008                      
system.ruby.network.routers3.msg_bytes.Response_Control::4           72                      
system.ruby.network.routers3.msg_bytes.Writeback_Data::4       180360                      
system.ruby.network.routers3.msg_bytes.Broadcast_Control::1       149520                      
system.ruby.network.routers3.msg_bytes.Persistent_Control::3        18624                      
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.percent_links_utilized     0.067539                      
system.ruby.network.routers4.msg_count.Request_Control::1         1029                      
system.ruby.network.routers4.msg_count.Response_Data::4          436                      
system.ruby.network.routers4.msg_count.ResponseL2hit_Data::4            6                      
system.ruby.network.routers4.msg_count.ResponseLocal_Data::4          593                      
system.ruby.network.routers4.msg_count.Response_Control::4            6                      
system.ruby.network.routers4.msg_count.Writeback_Data::4          256                      
system.ruby.network.routers4.msg_count.Broadcast_Control::1        18690                      
system.ruby.network.routers4.msg_count.Persistent_Control::3         1868                      
system.ruby.network.routers4.msg_bytes.Request_Control::1         8232                      
system.ruby.network.routers4.msg_bytes.Response_Data::4        31392                      
system.ruby.network.routers4.msg_bytes.ResponseL2hit_Data::4          432                      
system.ruby.network.routers4.msg_bytes.ResponseLocal_Data::4        42696                      
system.ruby.network.routers4.msg_bytes.Response_Control::4           48                      
system.ruby.network.routers4.msg_bytes.Writeback_Data::4        18432                      
system.ruby.network.routers4.msg_bytes.Broadcast_Control::1       149520                      
system.ruby.network.routers4.msg_bytes.Persistent_Control::3        14944                      
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.percent_links_utilized     0.332156                      
system.ruby.network.routers5.msg_count.Request_Control::2        16806                      
system.ruby.network.routers5.msg_count.Response_Data::4        16077                      
system.ruby.network.routers5.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers5.msg_bytes.Request_Control::2       134448                      
system.ruby.network.routers5.msg_bytes.Response_Data::4      1157544                      
system.ruby.network.routers5.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.percent_links_utilized     0.326580                      
system.ruby.network.routers6.msg_count.Request_Control::1        18690                      
system.ruby.network.routers6.msg_count.Request_Control::2        16806                      
system.ruby.network.routers6.msg_count.ResponseL2hit_Data::4         2020                      
system.ruby.network.routers6.msg_count.Response_Control::4          591                      
system.ruby.network.routers6.msg_count.Writeback_Data::4        11610                      
system.ruby.network.routers6.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers6.msg_bytes.Request_Control::1       149520                      
system.ruby.network.routers6.msg_bytes.Request_Control::2       134448                      
system.ruby.network.routers6.msg_bytes.ResponseL2hit_Data::4       145440                      
system.ruby.network.routers6.msg_bytes.Response_Control::4         4728                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::4       835920                      
system.ruby.network.routers6.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.percent_links_utilized     0.229255                      
system.ruby.network.routers7.msg_count.Request_Control::1        18690                      
system.ruby.network.routers7.msg_count.Request_Control::2        16806                      
system.ruby.network.routers7.msg_count.Response_Data::4        16077                      
system.ruby.network.routers7.msg_count.ResponseL2hit_Data::4         2020                      
system.ruby.network.routers7.msg_count.ResponseLocal_Data::4          593                      
system.ruby.network.routers7.msg_count.Response_Control::4          591                      
system.ruby.network.routers7.msg_count.Writeback_Data::4        11610                      
system.ruby.network.routers7.msg_count.Broadcast_Control::1        74760                      
system.ruby.network.routers7.msg_count.Persistent_Control::3        11028                      
system.ruby.network.routers7.msg_bytes.Request_Control::1       149520                      
system.ruby.network.routers7.msg_bytes.Request_Control::2       134448                      
system.ruby.network.routers7.msg_bytes.Response_Data::4      1157544                      
system.ruby.network.routers7.msg_bytes.ResponseL2hit_Data::4       145440                      
system.ruby.network.routers7.msg_bytes.ResponseLocal_Data::4        42696                      
system.ruby.network.routers7.msg_bytes.Response_Control::4         4728                      
system.ruby.network.routers7.msg_bytes.Writeback_Data::4       835920                      
system.ruby.network.routers7.msg_bytes.Broadcast_Control::1       598080                      
system.ruby.network.routers7.msg_bytes.Persistent_Control::3        88224                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Request_Control       106488                      
system.ruby.network.msg_count.Response_Data        48231                      
system.ruby.network.msg_count.ResponseL2hit_Data         6060                      
system.ruby.network.msg_count.ResponseLocal_Data         1779                      
system.ruby.network.msg_count.Response_Control         1773                      
system.ruby.network.msg_count.Writeback_Data        34830                      
system.ruby.network.msg_count.Broadcast_Control       168210                      
system.ruby.network.msg_count.Persistent_Control        25732                      
system.ruby.network.msg_byte.Request_Control       851904                      
system.ruby.network.msg_byte.Response_Data      3472632                      
system.ruby.network.msg_byte.ResponseL2hit_Data       436320                      
system.ruby.network.msg_byte.ResponseLocal_Data       128088                      
system.ruby.network.msg_byte.Response_Control        14184                      
system.ruby.network.msg_byte.Writeback_Data      2507760                      
system.ruby.network.msg_byte.Broadcast_Control      1345680                      
system.ruby.network.msg_byte.Persistent_Control       205856                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   6146848000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     0.224603                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4         3835                      
system.ruby.network.routers0.throttle0.msg_count.ResponseL2hit_Data::4          502                      
system.ruby.network.routers0.throttle0.msg_count.Broadcast_Control::1        14353                      
system.ruby.network.routers0.throttle0.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4       276120                      
system.ruby.network.routers0.throttle0.msg_bytes.ResponseL2hit_Data::4        36144                      
system.ruby.network.routers0.throttle0.msg_bytes.Broadcast_Control::1       114824                      
system.ruby.network.routers0.throttle0.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers0.throttle1.link_utilization     0.148861                      
system.ruby.network.routers0.throttle1.msg_count.Request_Control::1         4337                      
system.ruby.network.routers0.throttle1.msg_count.ResponseLocal_Data::4          256                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::4          256                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::4         2773                      
system.ruby.network.routers0.throttle1.msg_count.Broadcast_Control::1         4337                      
system.ruby.network.routers0.throttle1.msg_count.Persistent_Control::3          410                      
system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::1        34696                      
system.ruby.network.routers0.throttle1.msg_bytes.ResponseLocal_Data::4        18432                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::4         2048                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::4       199656                      
system.ruby.network.routers0.throttle1.msg_bytes.Broadcast_Control::1        34696                      
system.ruby.network.routers0.throttle1.msg_bytes.Persistent_Control::3         3280                      
system.ruby.network.routers1.throttle0.link_utilization     0.218518                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::4         3638                      
system.ruby.network.routers1.throttle0.msg_count.ResponseL2hit_Data::4          509                      
system.ruby.network.routers1.throttle0.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers1.throttle0.msg_count.Broadcast_Control::1        14540                      
system.ruby.network.routers1.throttle0.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::4       261936                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseL2hit_Data::4        36648                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers1.throttle0.msg_bytes.Broadcast_Control::1       116320                      
system.ruby.network.routers1.throttle0.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers1.throttle1.link_utilization     0.132983                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::1         4150                      
system.ruby.network.routers1.throttle1.msg_count.ResponseLocal_Data::4           67                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::4           67                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::4         2587                      
system.ruby.network.routers1.throttle1.msg_count.Broadcast_Control::1         4150                      
system.ruby.network.routers1.throttle1.msg_count.Persistent_Control::3          444                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::1        33200                      
system.ruby.network.routers1.throttle1.msg_bytes.ResponseLocal_Data::4         4824                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::4          536                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::4       186264                      
system.ruby.network.routers1.throttle1.msg_bytes.Broadcast_Control::1        33200                      
system.ruby.network.routers1.throttle1.msg_bytes.Persistent_Control::3         3552                      
system.ruby.network.routers2.throttle0.link_utilization     0.249494                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4         4597                      
system.ruby.network.routers2.throttle0.msg_count.ResponseL2hit_Data::4          505                      
system.ruby.network.routers2.throttle0.msg_count.Broadcast_Control::1        13588                      
system.ruby.network.routers2.throttle0.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4       330984                      
system.ruby.network.routers2.throttle0.msg_bytes.ResponseL2hit_Data::4        36360                      
system.ruby.network.routers2.throttle0.msg_bytes.Broadcast_Control::1       108704                      
system.ruby.network.routers2.throttle0.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers2.throttle1.link_utilization     0.181390                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::1         5102                      
system.ruby.network.routers2.throttle1.msg_count.ResponseLocal_Data::4          253                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::4          253                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Data::4         3489                      
system.ruby.network.routers2.throttle1.msg_count.Broadcast_Control::1         5102                      
system.ruby.network.routers2.throttle1.msg_count.Persistent_Control::3          464                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::1        40816                      
system.ruby.network.routers2.throttle1.msg_bytes.ResponseLocal_Data::4        18216                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::4         2024                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Data::4       251208                      
system.ruby.network.routers2.throttle1.msg_bytes.Broadcast_Control::1        40816                      
system.ruby.network.routers2.throttle1.msg_bytes.Persistent_Control::3         3712                      
system.ruby.network.routers3.throttle0.link_utilization     0.215981                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::4         3571                      
system.ruby.network.routers3.throttle0.msg_count.ResponseL2hit_Data::4          498                      
system.ruby.network.routers3.throttle0.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers3.throttle0.msg_count.Broadcast_Control::1        14618                      
system.ruby.network.routers3.throttle0.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4       257112                      
system.ruby.network.routers3.throttle0.msg_bytes.ResponseL2hit_Data::4        35856                      
system.ruby.network.routers3.throttle0.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers3.throttle0.msg_bytes.Broadcast_Control::1       116944                      
system.ruby.network.routers3.throttle0.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers3.throttle1.link_utilization     0.127248                      
system.ruby.network.routers3.throttle1.msg_count.Request_Control::1         4072                      
system.ruby.network.routers3.throttle1.msg_count.ResponseLocal_Data::4           11                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::4            9                      
system.ruby.network.routers3.throttle1.msg_count.Writeback_Data::4         2505                      
system.ruby.network.routers3.throttle1.msg_count.Broadcast_Control::1         4072                      
system.ruby.network.routers3.throttle1.msg_count.Persistent_Control::3          490                      
system.ruby.network.routers3.throttle1.msg_bytes.Request_Control::1        32576                      
system.ruby.network.routers3.throttle1.msg_bytes.ResponseLocal_Data::4          792                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::4           72                      
system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Data::4       180360                      
system.ruby.network.routers3.throttle1.msg_bytes.Broadcast_Control::1        32576                      
system.ruby.network.routers3.throttle1.msg_bytes.Persistent_Control::3         3920                      
system.ruby.network.routers4.throttle0.link_utilization     0.116971                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::4          436                      
system.ruby.network.routers4.throttle0.msg_count.ResponseL2hit_Data::4            6                      
system.ruby.network.routers4.throttle0.msg_count.ResponseLocal_Data::4          587                      
system.ruby.network.routers4.throttle0.msg_count.Broadcast_Control::1        17661                      
system.ruby.network.routers4.throttle0.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::4        31392                      
system.ruby.network.routers4.throttle0.msg_bytes.ResponseL2hit_Data::4          432                      
system.ruby.network.routers4.throttle0.msg_bytes.ResponseLocal_Data::4        42264                      
system.ruby.network.routers4.throttle0.msg_bytes.Broadcast_Control::1       141288                      
system.ruby.network.routers4.throttle0.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers4.throttle1.link_utilization     0.018107                      
system.ruby.network.routers4.throttle1.msg_count.Request_Control::1         1029                      
system.ruby.network.routers4.throttle1.msg_count.ResponseLocal_Data::4            6                      
system.ruby.network.routers4.throttle1.msg_count.Response_Control::4            6                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Data::4          256                      
system.ruby.network.routers4.throttle1.msg_count.Broadcast_Control::1         1029                      
system.ruby.network.routers4.throttle1.msg_count.Persistent_Control::3           30                      
system.ruby.network.routers4.throttle1.msg_bytes.Request_Control::1         8232                      
system.ruby.network.routers4.throttle1.msg_bytes.ResponseLocal_Data::4          432                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Control::4           48                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Data::4        18432                      
system.ruby.network.routers4.throttle1.msg_bytes.Broadcast_Control::1         8232                      
system.ruby.network.routers4.throttle1.msg_bytes.Persistent_Control::3          240                      
system.ruby.network.routers5.throttle0.link_utilization     0.075827                      
system.ruby.network.routers5.throttle0.msg_count.Request_Control::2        16806                      
system.ruby.network.routers5.throttle0.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers5.throttle0.msg_bytes.Request_Control::2       134448                      
system.ruby.network.routers5.throttle0.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers5.throttle1.link_utilization     0.588485                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::4        16077                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::4      1157544                      
system.ruby.network.routers6.throttle0.link_utilization     0.510868                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::1        18690                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::4          591                      
system.ruby.network.routers6.throttle0.msg_count.Writeback_Data::4        11610                      
system.ruby.network.routers6.throttle0.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::1       149520                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::4         4728                      
system.ruby.network.routers6.throttle0.msg_bytes.Writeback_Data::4       835920                      
system.ruby.network.routers6.throttle0.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers6.throttle1.link_utilization     0.142292                      
system.ruby.network.routers6.throttle1.msg_count.Request_Control::2        16806                      
system.ruby.network.routers6.throttle1.msg_count.ResponseL2hit_Data::4         2020                      
system.ruby.network.routers6.throttle1.msg_bytes.Request_Control::2       134448                      
system.ruby.network.routers6.throttle1.msg_bytes.ResponseL2hit_Data::4       145440                      
system.ruby.network.routers7.throttle0.link_utilization     0.222935                      
system.ruby.network.routers7.throttle0.msg_count.Response_Data::4         3835                      
system.ruby.network.routers7.throttle0.msg_count.ResponseL2hit_Data::4          502                      
system.ruby.network.routers7.throttle0.msg_count.Broadcast_Control::1        14353                      
system.ruby.network.routers7.throttle0.msg_count.Persistent_Control::3         1428                      
system.ruby.network.routers7.throttle0.msg_bytes.Response_Data::4       276120                      
system.ruby.network.routers7.throttle0.msg_bytes.ResponseL2hit_Data::4        36144                      
system.ruby.network.routers7.throttle0.msg_bytes.Broadcast_Control::1       114824                      
system.ruby.network.routers7.throttle0.msg_bytes.Persistent_Control::3        11424                      
system.ruby.network.routers7.throttle1.link_utilization     0.216713                      
system.ruby.network.routers7.throttle1.msg_count.Response_Data::4         3638                      
system.ruby.network.routers7.throttle1.msg_count.ResponseL2hit_Data::4          509                      
system.ruby.network.routers7.throttle1.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers7.throttle1.msg_count.Broadcast_Control::1        14540                      
system.ruby.network.routers7.throttle1.msg_count.Persistent_Control::3         1394                      
system.ruby.network.routers7.throttle1.msg_bytes.Response_Data::4       261936                      
system.ruby.network.routers7.throttle1.msg_bytes.ResponseL2hit_Data::4        36648                      
system.ruby.network.routers7.throttle1.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers7.throttle1.msg_bytes.Broadcast_Control::1       116320                      
system.ruby.network.routers7.throttle1.msg_bytes.Persistent_Control::3        11152                      
system.ruby.network.routers7.throttle2.link_utilization     0.247607                      
system.ruby.network.routers7.throttle2.msg_count.Response_Data::4         4597                      
system.ruby.network.routers7.throttle2.msg_count.ResponseL2hit_Data::4          505                      
system.ruby.network.routers7.throttle2.msg_count.Broadcast_Control::1        13588                      
system.ruby.network.routers7.throttle2.msg_count.Persistent_Control::3         1374                      
system.ruby.network.routers7.throttle2.msg_bytes.Response_Data::4       330984                      
system.ruby.network.routers7.throttle2.msg_bytes.ResponseL2hit_Data::4        36360                      
system.ruby.network.routers7.throttle2.msg_bytes.Broadcast_Control::1       108704                      
system.ruby.network.routers7.throttle2.msg_bytes.Persistent_Control::3        10992                      
system.ruby.network.routers7.throttle3.link_utilization     0.213988                      
system.ruby.network.routers7.throttle3.msg_count.Response_Data::4         3571                      
system.ruby.network.routers7.throttle3.msg_count.ResponseL2hit_Data::4          498                      
system.ruby.network.routers7.throttle3.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers7.throttle3.msg_count.Broadcast_Control::1        14618                      
system.ruby.network.routers7.throttle3.msg_count.Persistent_Control::3         1348                      
system.ruby.network.routers7.throttle3.msg_bytes.Response_Data::4       257112                      
system.ruby.network.routers7.throttle3.msg_bytes.ResponseL2hit_Data::4        35856                      
system.ruby.network.routers7.throttle3.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers7.throttle3.msg_bytes.Broadcast_Control::1       116944                      
system.ruby.network.routers7.throttle3.msg_bytes.Persistent_Control::3        10784                      
system.ruby.network.routers7.throttle4.link_utilization     0.116849                      
system.ruby.network.routers7.throttle4.msg_count.Response_Data::4          436                      
system.ruby.network.routers7.throttle4.msg_count.ResponseL2hit_Data::4            6                      
system.ruby.network.routers7.throttle4.msg_count.ResponseLocal_Data::4          587                      
system.ruby.network.routers7.throttle4.msg_count.Broadcast_Control::1        17661                      
system.ruby.network.routers7.throttle4.msg_count.Persistent_Control::3         1808                      
system.ruby.network.routers7.throttle4.msg_bytes.Response_Data::4        31392                      
system.ruby.network.routers7.throttle4.msg_bytes.ResponseL2hit_Data::4          432                      
system.ruby.network.routers7.throttle4.msg_bytes.ResponseLocal_Data::4        42264                      
system.ruby.network.routers7.throttle4.msg_bytes.Broadcast_Control::1       141288                      
system.ruby.network.routers7.throttle4.msg_bytes.Persistent_Control::3        14464                      
system.ruby.network.routers7.throttle5.link_utilization     0.075827                      
system.ruby.network.routers7.throttle5.msg_count.Request_Control::2        16806                      
system.ruby.network.routers7.throttle5.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers7.throttle5.msg_bytes.Request_Control::2       134448                      
system.ruby.network.routers7.throttle5.msg_bytes.Persistent_Control::3        14704                      
system.ruby.network.routers7.throttle6.link_utilization     0.510868                      
system.ruby.network.routers7.throttle6.msg_count.Request_Control::1        18690                      
system.ruby.network.routers7.throttle6.msg_count.Response_Control::4          591                      
system.ruby.network.routers7.throttle6.msg_count.Writeback_Data::4        11610                      
system.ruby.network.routers7.throttle6.msg_count.Persistent_Control::3         1838                      
system.ruby.network.routers7.throttle6.msg_bytes.Request_Control::1       149520                      
system.ruby.network.routers7.throttle6.msg_bytes.Response_Control::4         4728                      
system.ruby.network.routers7.throttle6.msg_bytes.Writeback_Data::4       835920                      
system.ruby.network.routers7.throttle6.msg_bytes.Persistent_Control::3        14704                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples      2987635                      
system.ruby.LD.latency_hist_seqr::mean       1.466476                      
system.ruby.LD.latency_hist_seqr::gmean      1.016164                      
system.ruby.LD.latency_hist_seqr::stdev      9.361282                      
system.ruby.LD.latency_hist_seqr         |     2982147     99.82%     99.82% |        5193      0.17%     99.99% |         166      0.01%    100.00% |          15      0.00%    100.00% |          55      0.00%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total       2987635                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.hit_latency_hist_seqr::samples      2978773                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.011751                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.001485                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.591347                      
system.ruby.LD.hit_latency_hist_seqr     |     2977532     99.96%     99.96% |         952      0.03%     99.99% |         245      0.01%    100.00% |          35      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total      2978773                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         8862                      
system.ruby.LD.miss_latency_hist_seqr::mean   154.312458                      
system.ruby.LD.miss_latency_hist_seqr::gmean   135.239353                      
system.ruby.LD.miss_latency_hist_seqr::stdev    77.430853                      
system.ruby.LD.miss_latency_hist_seqr    |        3374     38.07%     38.07% |        5193     58.60%     96.67% |         166      1.87%     98.54% |          15      0.17%     98.71% |          55      0.62%     99.33% |          53      0.60%     99.93% |           4      0.05%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         8862                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples       333032                      
system.ruby.ST.latency_hist_seqr::mean       2.525520                      
system.ruby.ST.latency_hist_seqr::gmean      1.052362                      
system.ruby.ST.latency_hist_seqr::stdev     17.129684                      
system.ruby.ST.latency_hist_seqr         |      331476     99.53%     99.53% |        1456      0.44%     99.97% |          57      0.02%     99.99% |           1      0.00%     99.99% |          19      0.01%     99.99% |          14      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        333032                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.hit_latency_hist_seqr::samples       329875                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.022906                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.003539                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.754161                      
system.ruby.ST.hit_latency_hist_seqr     |      329577     99.91%     99.91% |           0      0.00%     99.91% |          95      0.03%     99.94% |         170      0.05%     99.99% |          23      0.01%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       329875                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         3157                      
system.ruby.ST.miss_latency_hist_seqr::mean   159.533735                      
system.ruby.ST.miss_latency_hist_seqr::gmean   150.632559                      
system.ruby.ST.miss_latency_hist_seqr::stdev    77.513880                      
system.ruby.ST.miss_latency_hist_seqr    |        1601     50.71%     50.71% |        1456     46.12%     96.83% |          57      1.81%     98.64% |           1      0.03%     98.67% |          19      0.60%     99.27% |          14      0.44%     99.71% |           5      0.16%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           4      0.13%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         3157                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples      5001889                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.159776                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.004992                      
system.ruby.IFETCH.latency_hist_seqr::stdev     5.723762                      
system.ruby.IFETCH.latency_hist_seqr     |     4998499     99.93%     99.93% |        3186      0.06%    100.00% |         144      0.00%    100.00% |           5      0.00%    100.00% |           9      0.00%    100.00% |          32      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total      5001889                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples      4997274                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.002185                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000281                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.240721                      
system.ruby.IFETCH.hit_latency_hist_seqr |     4996842     99.99%     99.99% |           0      0.00%     99.99% |          10      0.00%     99.99% |         376      0.01%    100.00% |          34      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total      4997274                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4615                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   171.804550                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   162.752851                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    79.372689                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1225     26.54%     26.54% |        3186     69.04%     95.58% |         144      3.12%     98.70% |           5      0.11%     98.81% |           9      0.20%     99.00% |          32      0.69%     99.70% |           5      0.11%     99.80% |           3      0.07%     99.87% |           0      0.00%     99.87% |           6      0.13%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4615                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples         1856                      
system.ruby.RMW_Read.latency_hist_seqr::mean     5.372845                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.205427                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    29.052402                      
system.ruby.RMW_Read.latency_hist_seqr   |        1826     98.38%     98.38% |          28      1.51%     99.89% |           1      0.05%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         1856                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         1820                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.704945                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.091789                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     4.464665                      
system.ruby.RMW_Read.hit_latency_hist_seqr |        1771     97.31%     97.31% |           0      0.00%     97.31% |          20      1.10%     98.41% |          17      0.93%     99.34% |           7      0.38%     99.73% |           2      0.11%     99.84% |           3      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         1820                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   190.805556                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   179.946381                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.355373                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           6     16.67%     16.67% |          28     77.78%     94.44% |           1      2.78%     97.22% |           0      0.00%     97.22% |           0      0.00%     97.22% |           1      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           36                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           40                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples      8305802                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.000085                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.000059                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     0.009232                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |     8305094     99.99%     99.99% |         708      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total      8305802                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples          593                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    18.774030                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    18.585328                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     2.923495                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         587     98.99%     98.99% |           2      0.34%     99.33% |           2      0.34%     99.66% |           2      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total          593                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples         2020                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    27.759406                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    27.033852                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     7.362915                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |        1640     81.19%     81.19% |         327     16.19%     97.38% |          40      1.98%     99.36% |          12      0.59%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total         2020                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples        16077                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   165.440007                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   156.838598                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    74.856120                      
system.ruby.Directory.miss_mach_latency_hist_seqr |        5613     34.91%     34.91% |        9863     61.35%     96.26% |         368      2.29%     98.55% |          21      0.13%     98.68% |          83      0.52%     99.20% |         100      0.62%     99.82% |          14      0.09%     99.91% |           3      0.02%     99.93% |           0      0.00%     99.93% |          12      0.07%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total        16077                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean          161                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   160.336572                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    16.832508                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total            4                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      2977532                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.000137                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.000095                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.011691                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     2977125     99.99%     99.99% |         407      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      2977532                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples          591                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    18.780034                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    18.590937                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     2.926618                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         585     98.98%     98.98% |           2      0.34%     99.32% |           2      0.34%     99.66% |           2      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total          591                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples         1241                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    28.879130                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    28.072755                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     7.884952                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         952     76.71%     76.71% |         245     19.74%     96.45% |          35      2.82%     99.27% |           8      0.64%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total         1241                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples         8271                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   163.996856                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   155.841344                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    70.829924                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |        2783     33.65%     33.65% |        5193     62.79%     96.43% |         166      2.01%     98.44% |          15      0.18%     98.62% |          55      0.66%     99.29% |          53      0.64%     99.93% |           4      0.05%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total         8271                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples       329577                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.000913                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.000633                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.030207                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      329276     99.91%     99.91% |         301      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total       329577                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples            2                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean           17                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean           17                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples          298                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    25.345638                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    24.779979                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     6.047901                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          95     31.88%     31.88% |         170     57.05%     88.93% |          23      7.72%     96.64% |           8      2.68%     99.33% |           0      0.00%     99.33% |           1      0.34%     99.66% |           1      0.34%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total          298                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3155                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   159.624089                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   150.841023                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    77.455283                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |        1599     50.68%     50.68% |        1456     46.15%     96.83% |          57      1.81%     98.64% |           1      0.03%     98.67% |          19      0.60%     99.27% |          14      0.44%     99.71% |           5      0.16%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           4      0.13%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total         3155                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples      4996842                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     4996842    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total      4996842                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples          432                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    26.273148                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    25.863053                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     5.630908                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          10      2.31%      2.31% |         376     87.04%     89.35% |          34      7.87%     97.22% |           8      1.85%     99.07% |           0      0.00%     99.07% |           1      0.23%     99.31% |           2      0.46%     99.77% |           1      0.23%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total          432                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4615                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   171.804550                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   162.752851                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    79.372689                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1225     26.54%     26.54% |        3186     69.04%     95.58% |         144      3.12%     98.70% |           5      0.11%     98.81% |           9      0.20%     99.00% |          32      0.69%     99.70% |           5      0.11%     99.80% |           3      0.07%     99.87% |           0      0.00%     99.87% |           6      0.13%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4615                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples         1771                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |        1771    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total         1771                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples           49                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    27.183673                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    26.096519                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     8.623305                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          20     40.82%     40.82% |          17     34.69%     75.51% |           7     14.29%     89.80% |           2      4.08%     93.88% |           3      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total           49                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   190.805556                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   179.946381                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    87.355373                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           6     16.67%     16.67% |          28     77.78%     94.44% |           1      2.78%     97.22% |           0      0.00%     97.22% |           0      0.00%     97.22% |           1      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           36                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::total           40                      
system.ruby.Directory_Controller.GETX            3329      0.00%      0.00%
system.ruby.Directory_Controller.GETS           13477      0.00%      0.00%
system.ruby.Directory_Controller.Lockdown          919      0.00%      0.00%
system.ruby.Directory_Controller.Unlockdown          919      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        16077      0.00%      0.00%
system.ruby.Directory_Controller.O.GETX          3191      0.00%      0.00%
system.ruby.Directory_Controller.O.GETS         12886      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX          138      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS          591      0.00%      0.00%
system.ruby.Directory_Controller.NO.Lockdown          274      0.00%      0.00%
system.ruby.Directory_Controller.L.Unlockdown          919      0.00%      0.00%
system.ruby.Directory_Controller.L_NO_W.Memory_Data          645      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Lockdown          645      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Memory_Data        15432      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |      475806     15.93%     15.93% |      980248     32.81%     48.74% |      888412     29.74%     78.47% |      626785     20.98%     99.45% |       16384      0.55%    100.00%
system.ruby.L1Cache_Controller.Load::total      2987635                      
system.ruby.L1Cache_Controller.Ifetch    |      843983     16.87%     16.87% |     1650906     33.01%     49.88% |     1397360     27.94%     77.82% |     1109640     22.18%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      5001889                      
system.ruby.L1Cache_Controller.Store     |       19959      5.96%      5.96% |      128886     38.48%     44.44% |      120081     35.85%     80.28% |       49658     14.82%     95.11% |       16384      4.89%    100.00%
system.ruby.L1Cache_Controller.Store::total       334968                      
system.ruby.L1Cache_Controller.L1_Replacement |        2775     23.80%     23.80% |        2590     22.21%     46.00% |        3536     30.32%     76.32% |        2505     21.48%     97.80% |         256      2.20%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11662                      
system.ruby.L1Cache_Controller.Data_Shared |         420     25.07%     25.07% |         429     25.61%     50.69% |         418     24.96%     75.64% |         403     24.06%     99.70% |           5      0.30%    100.00%
system.ruby.L1Cache_Controller.Data_Shared::total         1675                      
system.ruby.L1Cache_Controller.Data_All_Tokens |        3917     23.02%     23.02% |        3721     21.87%     44.89% |        4684     27.53%     72.42% |        3669     21.56%     93.98% |        1024      6.02%    100.00%
system.ruby.L1Cache_Controller.Data_All_Tokens::total        17015                      
system.ruby.L1Cache_Controller.Transient_Local_GETX |        2740     19.35%     19.35% |        2937     20.74%     40.09% |        1969     13.91%     54.00% |        2979     21.04%     75.04% |        3535     24.96%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETX::total        14160                      
system.ruby.L1Cache_Controller.Transient_Local_GETS |       11613     19.16%     19.16% |       11603     19.15%     38.31% |       11619     19.17%     57.48% |       11639     19.21%     76.69% |       14126     23.31%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETS::total        60600                      
system.ruby.L1Cache_Controller.Persistent_GETX |         137     19.57%     19.57% |         133     19.00%     38.57% |         133     19.00%     57.57% |         122     17.43%     75.00% |         175     25.00%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETX::total          700                      
system.ruby.L1Cache_Controller.Persistent_GETS |         577     19.39%     19.39% |         564     18.95%     38.34% |         554     18.62%     56.96% |         552     18.55%     75.50% |         729     24.50%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETS::total         2976                      
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock |        1124     20.38%     20.38% |        1141     20.69%     41.08% |        1151     20.87%     61.95% |        1164     21.11%     83.06% |         934     16.94%    100.00%
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock::total         5514                      
system.ruby.L1Cache_Controller.Request_Timeout |        1262     26.25%     26.25% |        1180     24.54%     50.79% |        1329     27.64%     78.43% |        1022     21.26%     99.69% |          15      0.31%    100.00%
system.ruby.L1Cache_Controller.Request_Timeout::total         4808                      
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers |        3917     23.02%     23.02% |        3719     21.86%     44.88% |        4684     27.53%     72.42% |        3669     21.57%     93.98% |        1024      6.02%    100.00%
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers::total        17013                      
system.ruby.L1Cache_Controller.NP.Load   |        2266     22.43%     22.43% |        2283     22.60%     45.03% |        2277     22.54%     67.56% |        2253     22.30%     89.86% |        1024     10.14%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total        10103                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1271     25.18%     25.18% |        1264     25.04%     50.23% |        1254     24.85%     75.07% |        1258     24.93%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5047                      
system.ruby.L1Cache_Controller.NP.Store  |         768     22.57%     22.57% |         573     16.84%     39.42% |        1537     45.18%     84.60% |         524     15.40%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3402                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX |        2740     19.35%     19.35% |        2937     20.74%     40.10% |        1969     13.91%     54.00% |        2977     21.03%     75.03% |        3535     24.97%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX::total        14158                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS |       11357     18.93%     18.93% |       11536     19.22%     38.15% |       11366     18.94%     57.09% |       11630     19.38%     76.47% |       14120     23.53%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS::total        60009                      
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock |         714     19.42%     19.42% |         697     18.96%     38.38% |         687     18.69%     57.07% |         674     18.34%     75.41% |         904     24.59%    100.00%
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock::total         3676                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           2      3.92%      3.92% |           3      5.88%      9.80% |          46     90.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           51                      
system.ruby.L1Cache_Controller.S.Load    |        4546      0.52%      0.52% |      235106     27.04%     27.56% |      549755     63.23%     90.79% |       80010      9.20%     99.99% |          75      0.01%    100.00%
system.ruby.L1Cache_Controller.S.Load::total       869492                      
system.ruby.L1Cache_Controller.S.Ifetch  |      395143     19.62%     19.62% |      576932     28.64%     48.26% |      378169     18.77%     67.03% |      664115     32.97%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total      2014359                      
system.ruby.L1Cache_Controller.S.Store   |          32     23.19%     23.19% |          30     21.74%     44.93% |          34     24.64%     69.57% |          37     26.81%     96.38% |           5      3.62%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          138                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         219     23.35%     23.35% |         234     24.95%     48.29% |         299     31.88%     80.17% |         186     19.83%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          938                      
system.ruby.L1Cache_Controller.O.Transient_Local_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Transient_Local_GETX::total            2                      
system.ruby.L1Cache_Controller.M.Load    |       15116     19.29%     19.29% |       16422     20.95%     40.24% |       17076     21.79%     62.02% |       15853     20.23%     82.25% |       13914     17.75%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        78381                      
system.ruby.L1Cache_Controller.M.Ifetch  |      447140     15.00%     15.00% |     1072274     35.97%     50.97% |     1017513     34.14%     85.11% |      443832     14.89%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      2980759                      
system.ruby.L1Cache_Controller.M.Store   |          49      4.02%      4.02% |          51      4.18%      8.20% |          50      4.10%     12.31% |          50      4.10%     16.41% |        1019     83.59%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         1219                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2037     24.68%     24.68% |        1844     22.35%     47.03% |        2575     31.20%     78.24% |        1796     21.76%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         8252                      
system.ruby.L1Cache_Controller.M.Transient_Local_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Transient_Local_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock |         167     22.48%     22.48% |         179     24.09%     46.57% |         190     25.57%     72.14% |         192     25.84%     97.98% |          15      2.02%    100.00%
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock::total          743                      
system.ruby.L1Cache_Controller.MM.Load   |      442475     22.31%     22.31% |      715020     36.05%     58.36% |      308220     15.54%     73.90% |      517646     26.10%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      1983361                      
system.ruby.L1Cache_Controller.MM.Store  |       14510      4.70%      4.70% |      125605     40.70%     45.40% |      106205     34.41%     79.81% |       46969     15.22%     95.03% |       15355      4.97%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total       308644                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |         517     21.36%     21.36% |         509     21.03%     42.40% |         615     25.41%     67.81% |         523     21.61%     89.42% |         256     10.58%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total         2420                      
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS |         256     43.46%     43.46% |          67     11.38%     54.84% |         253     42.95%     97.79% |           7      1.19%     98.98% |           6      1.02%    100.00%
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS::total          589                      
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock |          38     21.59%     21.59% |          43     24.43%     46.02% |          42     23.86%     69.89% |          53     30.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock::total          176                      
system.ruby.L1Cache_Controller.M_W.Load  |       11367     24.62%     24.62% |       11386     24.66%     49.29% |       11045     23.93%     73.21% |       10994     23.82%     97.03% |        1371      2.97%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total        46163                      
system.ruby.L1Cache_Controller.M_W.Ifetch |         429     24.88%     24.88% |         436     25.29%     50.17% |         424     24.59%     74.77% |         435     25.23%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total         1724                      
system.ruby.L1Cache_Controller.M_W.Store |          10     24.39%     24.39% |          12     29.27%     53.66% |           9     21.95%     75.61% |          10     24.39%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total           41                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock |          19     22.62%     22.62% |          19     22.62%     45.24% |          21     25.00%     70.24% |          25     29.76%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock::total           84                      
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers |        3107     23.13%     23.13% |        3104     23.11%     46.24% |        3104     23.11%     69.35% |        3098     23.06%     92.41% |        1019      7.59%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers::total        13432                      
system.ruby.L1Cache_Controller.MM_W.Load |          36     26.67%     26.67% |          31     22.96%     49.63% |          39     28.89%     78.52% |          29     21.48%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total          135                      
system.ruby.L1Cache_Controller.MM_W.Store |        4590     21.33%     21.33% |        2615     12.15%     33.47% |       12246     56.89%     90.37% |        2068      9.61%     99.98% |           5      0.02%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total        21524                      
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock |           9     29.03%     29.03% |           6     19.35%     48.39% |           5     16.13%     64.52% |          11     35.48%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock::total           31                      
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers |         810     22.62%     22.62% |         615     17.17%     39.79% |        1580     44.12%     83.92% |         571     15.95%     99.86% |           5      0.14%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers::total         3581                      
system.ruby.L1Cache_Controller.IM.Data_All_Tokens |         768     22.57%     22.57% |         573     16.84%     39.42% |        1537     45.18%     84.60% |         524     15.40%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_All_Tokens::total         3402                      
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock |          29     20.14%     20.14% |          36     25.00%     45.14% |          37     25.69%     70.83% |          42     29.17%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock::total          144                      
system.ruby.L1Cache_Controller.IM.Request_Timeout |         109     21.00%     21.00% |         153     29.48%     50.48% |         151     29.09%     79.58% |         106     20.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Request_Timeout::total          519                      
system.ruby.L1Cache_Controller.SM.Data_All_Tokens |          32     23.19%     23.19% |          30     21.74%     44.93% |          34     24.64%     69.57% |          37     26.81%     96.38% |           5      3.62%    100.00%
system.ruby.L1Cache_Controller.SM.Data_All_Tokens::total          138                      
system.ruby.L1Cache_Controller.IS.Data_Shared |         420     25.07%     25.07% |         429     25.61%     50.69% |         418     24.96%     75.64% |         403     24.06%     99.70% |           5      0.30%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Shared::total         1675                      
system.ruby.L1Cache_Controller.IS.Data_All_Tokens |        3117     23.13%     23.13% |        3118     23.14%     46.27% |        3113     23.10%     69.37% |        3108     23.06%     92.44% |        1019      7.56%    100.00%
system.ruby.L1Cache_Controller.IS.Data_All_Tokens::total        13475                      
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock |         148     22.42%     22.42% |         161     24.39%     46.82% |         169     25.61%     72.42% |         167     25.30%     97.73% |          15      2.27%    100.00%
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock::total          660                      
system.ruby.L1Cache_Controller.IS.Request_Timeout |        1153     26.88%     26.88% |        1027     23.94%     50.83% |        1178     27.47%     78.29% |         916     21.36%     99.65% |          15      0.35%    100.00%
system.ruby.L1Cache_Controller.IS.Request_Timeout::total         4289                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETX |         137     19.57%     19.57% |         133     19.00%     38.57% |         133     19.00%     57.57% |         122     17.43%     75.00% |         175     25.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETX::total          700                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETS |         577     19.39%     19.39% |         564     18.95%     38.34% |         554     18.62%     56.96% |         552     18.55%     75.50% |         729     24.50%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETS::total         2976                      
system.ruby.L2Cache_Controller.L1_GETS          15150      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3540      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_INV             591      0.00%      0.00%
system.ruby.L2Cache_Controller.Writeback_Shared_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.Writeback_All_Tokens        11607      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETX          175      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETS          744      0.00%      0.00%
system.ruby.L2Cache_Controller.Own_Lock_or_Unlock          919      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS        13476      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3193      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_INV          590      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Writeback_All_Tokens        10516      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Own_Lock_or_Unlock          919      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.I.L1_INV             1      0.00%      0.00%
system.ruby.L2Cache_Controller.I.Writeback_All_Tokens          156      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETX          136      0.00%      0.00%
system.ruby.L2Cache_Controller.O.Writeback_Shared_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.O.Writeback_All_Tokens          935      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         1670      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          211      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETX          175      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETS          744      0.00%      0.00%

---------- End Simulation Statistics   ----------
