// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="rayTriangleIntersect_rayTriangleIntersect,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=25337,HLS_SYN_TPT=none,HLS_SYN_MEM=142,HLS_SYN_DSP=0,HLS_SYN_FF=8918,HLS_SYN_LUT=8482,HLS_VERSION=2021_1}" *)

module rayTriangleIntersect (
        ap_clk,
        ap_rst_n,
        m_axi_dir_AWVALID,
        m_axi_dir_AWREADY,
        m_axi_dir_AWADDR,
        m_axi_dir_AWID,
        m_axi_dir_AWLEN,
        m_axi_dir_AWSIZE,
        m_axi_dir_AWBURST,
        m_axi_dir_AWLOCK,
        m_axi_dir_AWCACHE,
        m_axi_dir_AWPROT,
        m_axi_dir_AWQOS,
        m_axi_dir_AWREGION,
        m_axi_dir_AWUSER,
        m_axi_dir_WVALID,
        m_axi_dir_WREADY,
        m_axi_dir_WDATA,
        m_axi_dir_WSTRB,
        m_axi_dir_WLAST,
        m_axi_dir_WID,
        m_axi_dir_WUSER,
        m_axi_dir_ARVALID,
        m_axi_dir_ARREADY,
        m_axi_dir_ARADDR,
        m_axi_dir_ARID,
        m_axi_dir_ARLEN,
        m_axi_dir_ARSIZE,
        m_axi_dir_ARBURST,
        m_axi_dir_ARLOCK,
        m_axi_dir_ARCACHE,
        m_axi_dir_ARPROT,
        m_axi_dir_ARQOS,
        m_axi_dir_ARREGION,
        m_axi_dir_ARUSER,
        m_axi_dir_RVALID,
        m_axi_dir_RREADY,
        m_axi_dir_RDATA,
        m_axi_dir_RLAST,
        m_axi_dir_RID,
        m_axi_dir_RUSER,
        m_axi_dir_RRESP,
        m_axi_dir_BVALID,
        m_axi_dir_BREADY,
        m_axi_dir_BRESP,
        m_axi_dir_BID,
        m_axi_dir_BUSER,
        m_axi_P1_DRAM_AWVALID,
        m_axi_P1_DRAM_AWREADY,
        m_axi_P1_DRAM_AWADDR,
        m_axi_P1_DRAM_AWID,
        m_axi_P1_DRAM_AWLEN,
        m_axi_P1_DRAM_AWSIZE,
        m_axi_P1_DRAM_AWBURST,
        m_axi_P1_DRAM_AWLOCK,
        m_axi_P1_DRAM_AWCACHE,
        m_axi_P1_DRAM_AWPROT,
        m_axi_P1_DRAM_AWQOS,
        m_axi_P1_DRAM_AWREGION,
        m_axi_P1_DRAM_AWUSER,
        m_axi_P1_DRAM_WVALID,
        m_axi_P1_DRAM_WREADY,
        m_axi_P1_DRAM_WDATA,
        m_axi_P1_DRAM_WSTRB,
        m_axi_P1_DRAM_WLAST,
        m_axi_P1_DRAM_WID,
        m_axi_P1_DRAM_WUSER,
        m_axi_P1_DRAM_ARVALID,
        m_axi_P1_DRAM_ARREADY,
        m_axi_P1_DRAM_ARADDR,
        m_axi_P1_DRAM_ARID,
        m_axi_P1_DRAM_ARLEN,
        m_axi_P1_DRAM_ARSIZE,
        m_axi_P1_DRAM_ARBURST,
        m_axi_P1_DRAM_ARLOCK,
        m_axi_P1_DRAM_ARCACHE,
        m_axi_P1_DRAM_ARPROT,
        m_axi_P1_DRAM_ARQOS,
        m_axi_P1_DRAM_ARREGION,
        m_axi_P1_DRAM_ARUSER,
        m_axi_P1_DRAM_RVALID,
        m_axi_P1_DRAM_RREADY,
        m_axi_P1_DRAM_RDATA,
        m_axi_P1_DRAM_RLAST,
        m_axi_P1_DRAM_RID,
        m_axi_P1_DRAM_RUSER,
        m_axi_P1_DRAM_RRESP,
        m_axi_P1_DRAM_BVALID,
        m_axi_P1_DRAM_BREADY,
        m_axi_P1_DRAM_BRESP,
        m_axi_P1_DRAM_BID,
        m_axi_P1_DRAM_BUSER,
        m_axi_P2_DRAM_AWVALID,
        m_axi_P2_DRAM_AWREADY,
        m_axi_P2_DRAM_AWADDR,
        m_axi_P2_DRAM_AWID,
        m_axi_P2_DRAM_AWLEN,
        m_axi_P2_DRAM_AWSIZE,
        m_axi_P2_DRAM_AWBURST,
        m_axi_P2_DRAM_AWLOCK,
        m_axi_P2_DRAM_AWCACHE,
        m_axi_P2_DRAM_AWPROT,
        m_axi_P2_DRAM_AWQOS,
        m_axi_P2_DRAM_AWREGION,
        m_axi_P2_DRAM_AWUSER,
        m_axi_P2_DRAM_WVALID,
        m_axi_P2_DRAM_WREADY,
        m_axi_P2_DRAM_WDATA,
        m_axi_P2_DRAM_WSTRB,
        m_axi_P2_DRAM_WLAST,
        m_axi_P2_DRAM_WID,
        m_axi_P2_DRAM_WUSER,
        m_axi_P2_DRAM_ARVALID,
        m_axi_P2_DRAM_ARREADY,
        m_axi_P2_DRAM_ARADDR,
        m_axi_P2_DRAM_ARID,
        m_axi_P2_DRAM_ARLEN,
        m_axi_P2_DRAM_ARSIZE,
        m_axi_P2_DRAM_ARBURST,
        m_axi_P2_DRAM_ARLOCK,
        m_axi_P2_DRAM_ARCACHE,
        m_axi_P2_DRAM_ARPROT,
        m_axi_P2_DRAM_ARQOS,
        m_axi_P2_DRAM_ARREGION,
        m_axi_P2_DRAM_ARUSER,
        m_axi_P2_DRAM_RVALID,
        m_axi_P2_DRAM_RREADY,
        m_axi_P2_DRAM_RDATA,
        m_axi_P2_DRAM_RLAST,
        m_axi_P2_DRAM_RID,
        m_axi_P2_DRAM_RUSER,
        m_axi_P2_DRAM_RRESP,
        m_axi_P2_DRAM_BVALID,
        m_axi_P2_DRAM_BREADY,
        m_axi_P2_DRAM_BRESP,
        m_axi_P2_DRAM_BID,
        m_axi_P2_DRAM_BUSER,
        m_axi_P3_DRAM_AWVALID,
        m_axi_P3_DRAM_AWREADY,
        m_axi_P3_DRAM_AWADDR,
        m_axi_P3_DRAM_AWID,
        m_axi_P3_DRAM_AWLEN,
        m_axi_P3_DRAM_AWSIZE,
        m_axi_P3_DRAM_AWBURST,
        m_axi_P3_DRAM_AWLOCK,
        m_axi_P3_DRAM_AWCACHE,
        m_axi_P3_DRAM_AWPROT,
        m_axi_P3_DRAM_AWQOS,
        m_axi_P3_DRAM_AWREGION,
        m_axi_P3_DRAM_AWUSER,
        m_axi_P3_DRAM_WVALID,
        m_axi_P3_DRAM_WREADY,
        m_axi_P3_DRAM_WDATA,
        m_axi_P3_DRAM_WSTRB,
        m_axi_P3_DRAM_WLAST,
        m_axi_P3_DRAM_WID,
        m_axi_P3_DRAM_WUSER,
        m_axi_P3_DRAM_ARVALID,
        m_axi_P3_DRAM_ARREADY,
        m_axi_P3_DRAM_ARADDR,
        m_axi_P3_DRAM_ARID,
        m_axi_P3_DRAM_ARLEN,
        m_axi_P3_DRAM_ARSIZE,
        m_axi_P3_DRAM_ARBURST,
        m_axi_P3_DRAM_ARLOCK,
        m_axi_P3_DRAM_ARCACHE,
        m_axi_P3_DRAM_ARPROT,
        m_axi_P3_DRAM_ARQOS,
        m_axi_P3_DRAM_ARREGION,
        m_axi_P3_DRAM_ARUSER,
        m_axi_P3_DRAM_RVALID,
        m_axi_P3_DRAM_RREADY,
        m_axi_P3_DRAM_RDATA,
        m_axi_P3_DRAM_RLAST,
        m_axi_P3_DRAM_RID,
        m_axi_P3_DRAM_RUSER,
        m_axi_P3_DRAM_RRESP,
        m_axi_P3_DRAM_BVALID,
        m_axi_P3_DRAM_BREADY,
        m_axi_P3_DRAM_BRESP,
        m_axi_P3_DRAM_BID,
        m_axi_P3_DRAM_BUSER,
        intersectIndex,
        intersectIndex_ap_vld,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_DIR_ID_WIDTH = 1;
parameter    C_M_AXI_DIR_ADDR_WIDTH = 64;
parameter    C_M_AXI_DIR_DATA_WIDTH = 32;
parameter    C_M_AXI_DIR_AWUSER_WIDTH = 1;
parameter    C_M_AXI_DIR_ARUSER_WIDTH = 1;
parameter    C_M_AXI_DIR_WUSER_WIDTH = 1;
parameter    C_M_AXI_DIR_RUSER_WIDTH = 1;
parameter    C_M_AXI_DIR_BUSER_WIDTH = 1;
parameter    C_M_AXI_DIR_USER_VALUE = 0;
parameter    C_M_AXI_DIR_PROT_VALUE = 0;
parameter    C_M_AXI_DIR_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_P1_DRAM_ID_WIDTH = 1;
parameter    C_M_AXI_P1_DRAM_ADDR_WIDTH = 64;
parameter    C_M_AXI_P1_DRAM_DATA_WIDTH = 32;
parameter    C_M_AXI_P1_DRAM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_P1_DRAM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_P1_DRAM_WUSER_WIDTH = 1;
parameter    C_M_AXI_P1_DRAM_RUSER_WIDTH = 1;
parameter    C_M_AXI_P1_DRAM_BUSER_WIDTH = 1;
parameter    C_M_AXI_P1_DRAM_USER_VALUE = 0;
parameter    C_M_AXI_P1_DRAM_PROT_VALUE = 0;
parameter    C_M_AXI_P1_DRAM_CACHE_VALUE = 3;
parameter    C_M_AXI_P2_DRAM_ID_WIDTH = 1;
parameter    C_M_AXI_P2_DRAM_ADDR_WIDTH = 64;
parameter    C_M_AXI_P2_DRAM_DATA_WIDTH = 32;
parameter    C_M_AXI_P2_DRAM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_P2_DRAM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_P2_DRAM_WUSER_WIDTH = 1;
parameter    C_M_AXI_P2_DRAM_RUSER_WIDTH = 1;
parameter    C_M_AXI_P2_DRAM_BUSER_WIDTH = 1;
parameter    C_M_AXI_P2_DRAM_USER_VALUE = 0;
parameter    C_M_AXI_P2_DRAM_PROT_VALUE = 0;
parameter    C_M_AXI_P2_DRAM_CACHE_VALUE = 3;
parameter    C_M_AXI_P3_DRAM_ID_WIDTH = 1;
parameter    C_M_AXI_P3_DRAM_ADDR_WIDTH = 64;
parameter    C_M_AXI_P3_DRAM_DATA_WIDTH = 32;
parameter    C_M_AXI_P3_DRAM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_P3_DRAM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_P3_DRAM_WUSER_WIDTH = 1;
parameter    C_M_AXI_P3_DRAM_RUSER_WIDTH = 1;
parameter    C_M_AXI_P3_DRAM_BUSER_WIDTH = 1;
parameter    C_M_AXI_P3_DRAM_USER_VALUE = 0;
parameter    C_M_AXI_P3_DRAM_PROT_VALUE = 0;
parameter    C_M_AXI_P3_DRAM_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_DIR_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_P1_DRAM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_P2_DRAM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_P3_DRAM_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_dir_AWVALID;
input   m_axi_dir_AWREADY;
output  [C_M_AXI_DIR_ADDR_WIDTH - 1:0] m_axi_dir_AWADDR;
output  [C_M_AXI_DIR_ID_WIDTH - 1:0] m_axi_dir_AWID;
output  [7:0] m_axi_dir_AWLEN;
output  [2:0] m_axi_dir_AWSIZE;
output  [1:0] m_axi_dir_AWBURST;
output  [1:0] m_axi_dir_AWLOCK;
output  [3:0] m_axi_dir_AWCACHE;
output  [2:0] m_axi_dir_AWPROT;
output  [3:0] m_axi_dir_AWQOS;
output  [3:0] m_axi_dir_AWREGION;
output  [C_M_AXI_DIR_AWUSER_WIDTH - 1:0] m_axi_dir_AWUSER;
output   m_axi_dir_WVALID;
input   m_axi_dir_WREADY;
output  [C_M_AXI_DIR_DATA_WIDTH - 1:0] m_axi_dir_WDATA;
output  [C_M_AXI_DIR_WSTRB_WIDTH - 1:0] m_axi_dir_WSTRB;
output   m_axi_dir_WLAST;
output  [C_M_AXI_DIR_ID_WIDTH - 1:0] m_axi_dir_WID;
output  [C_M_AXI_DIR_WUSER_WIDTH - 1:0] m_axi_dir_WUSER;
output   m_axi_dir_ARVALID;
input   m_axi_dir_ARREADY;
output  [C_M_AXI_DIR_ADDR_WIDTH - 1:0] m_axi_dir_ARADDR;
output  [C_M_AXI_DIR_ID_WIDTH - 1:0] m_axi_dir_ARID;
output  [7:0] m_axi_dir_ARLEN;
output  [2:0] m_axi_dir_ARSIZE;
output  [1:0] m_axi_dir_ARBURST;
output  [1:0] m_axi_dir_ARLOCK;
output  [3:0] m_axi_dir_ARCACHE;
output  [2:0] m_axi_dir_ARPROT;
output  [3:0] m_axi_dir_ARQOS;
output  [3:0] m_axi_dir_ARREGION;
output  [C_M_AXI_DIR_ARUSER_WIDTH - 1:0] m_axi_dir_ARUSER;
input   m_axi_dir_RVALID;
output   m_axi_dir_RREADY;
input  [C_M_AXI_DIR_DATA_WIDTH - 1:0] m_axi_dir_RDATA;
input   m_axi_dir_RLAST;
input  [C_M_AXI_DIR_ID_WIDTH - 1:0] m_axi_dir_RID;
input  [C_M_AXI_DIR_RUSER_WIDTH - 1:0] m_axi_dir_RUSER;
input  [1:0] m_axi_dir_RRESP;
input   m_axi_dir_BVALID;
output   m_axi_dir_BREADY;
input  [1:0] m_axi_dir_BRESP;
input  [C_M_AXI_DIR_ID_WIDTH - 1:0] m_axi_dir_BID;
input  [C_M_AXI_DIR_BUSER_WIDTH - 1:0] m_axi_dir_BUSER;
output   m_axi_P1_DRAM_AWVALID;
input   m_axi_P1_DRAM_AWREADY;
output  [C_M_AXI_P1_DRAM_ADDR_WIDTH - 1:0] m_axi_P1_DRAM_AWADDR;
output  [C_M_AXI_P1_DRAM_ID_WIDTH - 1:0] m_axi_P1_DRAM_AWID;
output  [7:0] m_axi_P1_DRAM_AWLEN;
output  [2:0] m_axi_P1_DRAM_AWSIZE;
output  [1:0] m_axi_P1_DRAM_AWBURST;
output  [1:0] m_axi_P1_DRAM_AWLOCK;
output  [3:0] m_axi_P1_DRAM_AWCACHE;
output  [2:0] m_axi_P1_DRAM_AWPROT;
output  [3:0] m_axi_P1_DRAM_AWQOS;
output  [3:0] m_axi_P1_DRAM_AWREGION;
output  [C_M_AXI_P1_DRAM_AWUSER_WIDTH - 1:0] m_axi_P1_DRAM_AWUSER;
output   m_axi_P1_DRAM_WVALID;
input   m_axi_P1_DRAM_WREADY;
output  [C_M_AXI_P1_DRAM_DATA_WIDTH - 1:0] m_axi_P1_DRAM_WDATA;
output  [C_M_AXI_P1_DRAM_WSTRB_WIDTH - 1:0] m_axi_P1_DRAM_WSTRB;
output   m_axi_P1_DRAM_WLAST;
output  [C_M_AXI_P1_DRAM_ID_WIDTH - 1:0] m_axi_P1_DRAM_WID;
output  [C_M_AXI_P1_DRAM_WUSER_WIDTH - 1:0] m_axi_P1_DRAM_WUSER;
output   m_axi_P1_DRAM_ARVALID;
input   m_axi_P1_DRAM_ARREADY;
output  [C_M_AXI_P1_DRAM_ADDR_WIDTH - 1:0] m_axi_P1_DRAM_ARADDR;
output  [C_M_AXI_P1_DRAM_ID_WIDTH - 1:0] m_axi_P1_DRAM_ARID;
output  [7:0] m_axi_P1_DRAM_ARLEN;
output  [2:0] m_axi_P1_DRAM_ARSIZE;
output  [1:0] m_axi_P1_DRAM_ARBURST;
output  [1:0] m_axi_P1_DRAM_ARLOCK;
output  [3:0] m_axi_P1_DRAM_ARCACHE;
output  [2:0] m_axi_P1_DRAM_ARPROT;
output  [3:0] m_axi_P1_DRAM_ARQOS;
output  [3:0] m_axi_P1_DRAM_ARREGION;
output  [C_M_AXI_P1_DRAM_ARUSER_WIDTH - 1:0] m_axi_P1_DRAM_ARUSER;
input   m_axi_P1_DRAM_RVALID;
output   m_axi_P1_DRAM_RREADY;
input  [C_M_AXI_P1_DRAM_DATA_WIDTH - 1:0] m_axi_P1_DRAM_RDATA;
input   m_axi_P1_DRAM_RLAST;
input  [C_M_AXI_P1_DRAM_ID_WIDTH - 1:0] m_axi_P1_DRAM_RID;
input  [C_M_AXI_P1_DRAM_RUSER_WIDTH - 1:0] m_axi_P1_DRAM_RUSER;
input  [1:0] m_axi_P1_DRAM_RRESP;
input   m_axi_P1_DRAM_BVALID;
output   m_axi_P1_DRAM_BREADY;
input  [1:0] m_axi_P1_DRAM_BRESP;
input  [C_M_AXI_P1_DRAM_ID_WIDTH - 1:0] m_axi_P1_DRAM_BID;
input  [C_M_AXI_P1_DRAM_BUSER_WIDTH - 1:0] m_axi_P1_DRAM_BUSER;
output   m_axi_P2_DRAM_AWVALID;
input   m_axi_P2_DRAM_AWREADY;
output  [C_M_AXI_P2_DRAM_ADDR_WIDTH - 1:0] m_axi_P2_DRAM_AWADDR;
output  [C_M_AXI_P2_DRAM_ID_WIDTH - 1:0] m_axi_P2_DRAM_AWID;
output  [7:0] m_axi_P2_DRAM_AWLEN;
output  [2:0] m_axi_P2_DRAM_AWSIZE;
output  [1:0] m_axi_P2_DRAM_AWBURST;
output  [1:0] m_axi_P2_DRAM_AWLOCK;
output  [3:0] m_axi_P2_DRAM_AWCACHE;
output  [2:0] m_axi_P2_DRAM_AWPROT;
output  [3:0] m_axi_P2_DRAM_AWQOS;
output  [3:0] m_axi_P2_DRAM_AWREGION;
output  [C_M_AXI_P2_DRAM_AWUSER_WIDTH - 1:0] m_axi_P2_DRAM_AWUSER;
output   m_axi_P2_DRAM_WVALID;
input   m_axi_P2_DRAM_WREADY;
output  [C_M_AXI_P2_DRAM_DATA_WIDTH - 1:0] m_axi_P2_DRAM_WDATA;
output  [C_M_AXI_P2_DRAM_WSTRB_WIDTH - 1:0] m_axi_P2_DRAM_WSTRB;
output   m_axi_P2_DRAM_WLAST;
output  [C_M_AXI_P2_DRAM_ID_WIDTH - 1:0] m_axi_P2_DRAM_WID;
output  [C_M_AXI_P2_DRAM_WUSER_WIDTH - 1:0] m_axi_P2_DRAM_WUSER;
output   m_axi_P2_DRAM_ARVALID;
input   m_axi_P2_DRAM_ARREADY;
output  [C_M_AXI_P2_DRAM_ADDR_WIDTH - 1:0] m_axi_P2_DRAM_ARADDR;
output  [C_M_AXI_P2_DRAM_ID_WIDTH - 1:0] m_axi_P2_DRAM_ARID;
output  [7:0] m_axi_P2_DRAM_ARLEN;
output  [2:0] m_axi_P2_DRAM_ARSIZE;
output  [1:0] m_axi_P2_DRAM_ARBURST;
output  [1:0] m_axi_P2_DRAM_ARLOCK;
output  [3:0] m_axi_P2_DRAM_ARCACHE;
output  [2:0] m_axi_P2_DRAM_ARPROT;
output  [3:0] m_axi_P2_DRAM_ARQOS;
output  [3:0] m_axi_P2_DRAM_ARREGION;
output  [C_M_AXI_P2_DRAM_ARUSER_WIDTH - 1:0] m_axi_P2_DRAM_ARUSER;
input   m_axi_P2_DRAM_RVALID;
output   m_axi_P2_DRAM_RREADY;
input  [C_M_AXI_P2_DRAM_DATA_WIDTH - 1:0] m_axi_P2_DRAM_RDATA;
input   m_axi_P2_DRAM_RLAST;
input  [C_M_AXI_P2_DRAM_ID_WIDTH - 1:0] m_axi_P2_DRAM_RID;
input  [C_M_AXI_P2_DRAM_RUSER_WIDTH - 1:0] m_axi_P2_DRAM_RUSER;
input  [1:0] m_axi_P2_DRAM_RRESP;
input   m_axi_P2_DRAM_BVALID;
output   m_axi_P2_DRAM_BREADY;
input  [1:0] m_axi_P2_DRAM_BRESP;
input  [C_M_AXI_P2_DRAM_ID_WIDTH - 1:0] m_axi_P2_DRAM_BID;
input  [C_M_AXI_P2_DRAM_BUSER_WIDTH - 1:0] m_axi_P2_DRAM_BUSER;
output   m_axi_P3_DRAM_AWVALID;
input   m_axi_P3_DRAM_AWREADY;
output  [C_M_AXI_P3_DRAM_ADDR_WIDTH - 1:0] m_axi_P3_DRAM_AWADDR;
output  [C_M_AXI_P3_DRAM_ID_WIDTH - 1:0] m_axi_P3_DRAM_AWID;
output  [7:0] m_axi_P3_DRAM_AWLEN;
output  [2:0] m_axi_P3_DRAM_AWSIZE;
output  [1:0] m_axi_P3_DRAM_AWBURST;
output  [1:0] m_axi_P3_DRAM_AWLOCK;
output  [3:0] m_axi_P3_DRAM_AWCACHE;
output  [2:0] m_axi_P3_DRAM_AWPROT;
output  [3:0] m_axi_P3_DRAM_AWQOS;
output  [3:0] m_axi_P3_DRAM_AWREGION;
output  [C_M_AXI_P3_DRAM_AWUSER_WIDTH - 1:0] m_axi_P3_DRAM_AWUSER;
output   m_axi_P3_DRAM_WVALID;
input   m_axi_P3_DRAM_WREADY;
output  [C_M_AXI_P3_DRAM_DATA_WIDTH - 1:0] m_axi_P3_DRAM_WDATA;
output  [C_M_AXI_P3_DRAM_WSTRB_WIDTH - 1:0] m_axi_P3_DRAM_WSTRB;
output   m_axi_P3_DRAM_WLAST;
output  [C_M_AXI_P3_DRAM_ID_WIDTH - 1:0] m_axi_P3_DRAM_WID;
output  [C_M_AXI_P3_DRAM_WUSER_WIDTH - 1:0] m_axi_P3_DRAM_WUSER;
output   m_axi_P3_DRAM_ARVALID;
input   m_axi_P3_DRAM_ARREADY;
output  [C_M_AXI_P3_DRAM_ADDR_WIDTH - 1:0] m_axi_P3_DRAM_ARADDR;
output  [C_M_AXI_P3_DRAM_ID_WIDTH - 1:0] m_axi_P3_DRAM_ARID;
output  [7:0] m_axi_P3_DRAM_ARLEN;
output  [2:0] m_axi_P3_DRAM_ARSIZE;
output  [1:0] m_axi_P3_DRAM_ARBURST;
output  [1:0] m_axi_P3_DRAM_ARLOCK;
output  [3:0] m_axi_P3_DRAM_ARCACHE;
output  [2:0] m_axi_P3_DRAM_ARPROT;
output  [3:0] m_axi_P3_DRAM_ARQOS;
output  [3:0] m_axi_P3_DRAM_ARREGION;
output  [C_M_AXI_P3_DRAM_ARUSER_WIDTH - 1:0] m_axi_P3_DRAM_ARUSER;
input   m_axi_P3_DRAM_RVALID;
output   m_axi_P3_DRAM_RREADY;
input  [C_M_AXI_P3_DRAM_DATA_WIDTH - 1:0] m_axi_P3_DRAM_RDATA;
input   m_axi_P3_DRAM_RLAST;
input  [C_M_AXI_P3_DRAM_ID_WIDTH - 1:0] m_axi_P3_DRAM_RID;
input  [C_M_AXI_P3_DRAM_RUSER_WIDTH - 1:0] m_axi_P3_DRAM_RUSER;
input  [1:0] m_axi_P3_DRAM_RRESP;
input   m_axi_P3_DRAM_BVALID;
output   m_axi_P3_DRAM_BREADY;
input  [1:0] m_axi_P3_DRAM_BRESP;
input  [C_M_AXI_P3_DRAM_ID_WIDTH - 1:0] m_axi_P3_DRAM_BID;
input  [C_M_AXI_P3_DRAM_BUSER_WIDTH - 1:0] m_axi_P3_DRAM_BUSER;
output  [31:0] intersectIndex;
output   intersectIndex_ap_vld;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg intersectIndex_ap_vld;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] dir_DRAM;
wire   [63:0] P1_DRAM_offset;
wire   [63:0] P2_DRAM_offset;
wire   [63:0] P3_DRAM_offset;
reg    dir_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    P1_DRAM_blk_n_AR;
reg    P2_DRAM_blk_n_AR;
reg    P3_DRAM_blk_n_AR;
reg   [61:0] trunc_ln_reg_364;
reg   [61:0] trunc_ln1_reg_370;
reg   [61:0] trunc_ln20_1_reg_376;
reg   [61:0] trunc_ln20_2_reg_382;
reg   [12:0] P1_V_0_address0;
reg    P1_V_0_ce0;
reg    P1_V_0_we0;
wire   [31:0] P1_V_0_q0;
reg   [12:0] P1_V_1_address0;
reg    P1_V_1_ce0;
reg    P1_V_1_we0;
wire   [31:0] P1_V_1_q0;
reg   [12:0] P1_V_2_address0;
reg    P1_V_2_ce0;
reg    P1_V_2_we0;
wire   [31:0] P1_V_2_q0;
reg   [12:0] P2_V_0_address0;
reg    P2_V_0_ce0;
reg    P2_V_0_we0;
wire   [31:0] P2_V_0_q0;
reg   [12:0] P2_V_1_address0;
reg    P2_V_1_ce0;
reg    P2_V_1_we0;
wire   [31:0] P2_V_1_q0;
reg   [12:0] P2_V_2_address0;
reg    P2_V_2_ce0;
reg    P2_V_2_we0;
wire   [31:0] P2_V_2_q0;
reg   [12:0] P3_V_0_address0;
reg    P3_V_0_ce0;
reg    P3_V_0_we0;
wire   [31:0] P3_V_0_q0;
reg   [12:0] P3_V_1_address0;
reg    P3_V_1_ce0;
reg    P3_V_1_we0;
wire   [31:0] P3_V_1_q0;
reg   [12:0] P3_V_2_address0;
reg    P3_V_2_ce0;
reg    P3_V_2_we0;
wire   [31:0] P3_V_2_q0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_done;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_idle;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_ready;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WVALID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WDATA;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WSTRB;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WLAST;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WID;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_RREADY;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_BREADY;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out_ap_vld;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out_ap_vld;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out_ap_vld;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_done;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_idle;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_ready;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WVALID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WDATA;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WSTRB;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WLAST;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WID;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_RREADY;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_BREADY;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WVALID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WDATA;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WSTRB;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WLAST;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WID;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_RREADY;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_BREADY;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WVALID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WDATA;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WSTRB;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WLAST;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WID;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARVALID;
wire   [63:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARADDR;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARID;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLEN;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARSIZE;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARBURST;
wire   [1:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLOCK;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARCACHE;
wire   [2:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARPROT;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARQOS;
wire   [3:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARREGION;
wire   [0:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARUSER;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_RREADY;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_BREADY;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_d0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_address0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_ce0;
wire    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_we0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_d0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_idle;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_ready;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_ce0;
wire   [12:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_address0;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_ce0;
wire   [31:0] grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out;
wire    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out_ap_vld;
wire    dir_AWREADY;
wire    dir_WREADY;
reg    dir_ARVALID;
wire    dir_ARREADY;
reg   [63:0] dir_ARADDR;
reg   [0:0] dir_ARID;
reg   [31:0] dir_ARLEN;
reg   [2:0] dir_ARSIZE;
reg   [1:0] dir_ARBURST;
reg   [1:0] dir_ARLOCK;
reg   [3:0] dir_ARCACHE;
reg   [2:0] dir_ARPROT;
reg   [3:0] dir_ARQOS;
reg   [3:0] dir_ARREGION;
reg   [0:0] dir_ARUSER;
wire    dir_RVALID;
reg    dir_RREADY;
wire   [31:0] dir_RDATA;
wire    dir_RLAST;
wire   [0:0] dir_RID;
wire   [0:0] dir_RUSER;
wire   [1:0] dir_RRESP;
wire    dir_BVALID;
wire   [1:0] dir_BRESP;
wire   [0:0] dir_BID;
wire   [0:0] dir_BUSER;
wire    P1_DRAM_AWREADY;
wire    P1_DRAM_WREADY;
reg    P1_DRAM_ARVALID;
wire    P1_DRAM_ARREADY;
reg   [63:0] P1_DRAM_ARADDR;
reg   [0:0] P1_DRAM_ARID;
reg   [31:0] P1_DRAM_ARLEN;
reg   [2:0] P1_DRAM_ARSIZE;
reg   [1:0] P1_DRAM_ARBURST;
reg   [1:0] P1_DRAM_ARLOCK;
reg   [3:0] P1_DRAM_ARCACHE;
reg   [2:0] P1_DRAM_ARPROT;
reg   [3:0] P1_DRAM_ARQOS;
reg   [3:0] P1_DRAM_ARREGION;
reg   [0:0] P1_DRAM_ARUSER;
wire    P1_DRAM_RVALID;
reg    P1_DRAM_RREADY;
wire   [31:0] P1_DRAM_RDATA;
wire    P1_DRAM_RLAST;
wire   [0:0] P1_DRAM_RID;
wire   [0:0] P1_DRAM_RUSER;
wire   [1:0] P1_DRAM_RRESP;
wire    P1_DRAM_BVALID;
wire   [1:0] P1_DRAM_BRESP;
wire   [0:0] P1_DRAM_BID;
wire   [0:0] P1_DRAM_BUSER;
wire    P2_DRAM_AWREADY;
wire    P2_DRAM_WREADY;
reg    P2_DRAM_ARVALID;
wire    P2_DRAM_ARREADY;
reg   [63:0] P2_DRAM_ARADDR;
reg   [0:0] P2_DRAM_ARID;
reg   [31:0] P2_DRAM_ARLEN;
reg   [2:0] P2_DRAM_ARSIZE;
reg   [1:0] P2_DRAM_ARBURST;
reg   [1:0] P2_DRAM_ARLOCK;
reg   [3:0] P2_DRAM_ARCACHE;
reg   [2:0] P2_DRAM_ARPROT;
reg   [3:0] P2_DRAM_ARQOS;
reg   [3:0] P2_DRAM_ARREGION;
reg   [0:0] P2_DRAM_ARUSER;
wire    P2_DRAM_RVALID;
reg    P2_DRAM_RREADY;
wire   [31:0] P2_DRAM_RDATA;
wire    P2_DRAM_RLAST;
wire   [0:0] P2_DRAM_RID;
wire   [0:0] P2_DRAM_RUSER;
wire   [1:0] P2_DRAM_RRESP;
wire    P2_DRAM_BVALID;
wire   [1:0] P2_DRAM_BRESP;
wire   [0:0] P2_DRAM_BID;
wire   [0:0] P2_DRAM_BUSER;
wire    P3_DRAM_AWREADY;
wire    P3_DRAM_WREADY;
reg    P3_DRAM_ARVALID;
wire    P3_DRAM_ARREADY;
reg   [63:0] P3_DRAM_ARADDR;
reg   [0:0] P3_DRAM_ARID;
reg   [31:0] P3_DRAM_ARLEN;
reg   [2:0] P3_DRAM_ARSIZE;
reg   [1:0] P3_DRAM_ARBURST;
reg   [1:0] P3_DRAM_ARLOCK;
reg   [3:0] P3_DRAM_ARCACHE;
reg   [2:0] P3_DRAM_ARPROT;
reg   [3:0] P3_DRAM_ARQOS;
reg   [3:0] P3_DRAM_ARREGION;
reg   [0:0] P3_DRAM_ARUSER;
wire    P3_DRAM_RVALID;
reg    P3_DRAM_RREADY;
wire   [31:0] P3_DRAM_RDATA;
wire    P3_DRAM_RLAST;
wire   [0:0] P3_DRAM_RID;
wire   [0:0] P3_DRAM_RUSER;
wire   [1:0] P3_DRAM_RRESP;
wire    P3_DRAM_BVALID;
wire   [1:0] P3_DRAM_BRESP;
wire   [0:0] P3_DRAM_BID;
wire   [0:0] P3_DRAM_BUSER;
reg    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg;
reg    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln15_fu_284_p1;
wire  signed [63:0] sext_ln20_fu_294_p1;
wire  signed [63:0] sext_ln20_1_fu_304_p1;
wire  signed [63:0] sext_ln20_2_fu_314_p1;
reg    ap_block_state2_io;
wire    ap_CS_fsm_state13;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg = 1'b0;
#0 grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg = 1'b0;
#0 grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg = 1'b0;
end

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P1_V_0_address0),
    .ce0(P1_V_0_ce0),
    .we0(P1_V_0_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_d0),
    .q0(P1_V_0_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P1_V_1_address0),
    .ce0(P1_V_1_ce0),
    .we0(P1_V_1_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_d0),
    .q0(P1_V_1_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P1_V_2_address0),
    .ce0(P1_V_2_ce0),
    .we0(P1_V_2_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_d0),
    .q0(P1_V_2_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P2_V_0_address0),
    .ce0(P2_V_0_ce0),
    .we0(P2_V_0_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_d0),
    .q0(P2_V_0_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P2_V_1_address0),
    .ce0(P2_V_1_ce0),
    .we0(P2_V_1_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_d0),
    .q0(P2_V_1_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P2_V_2_address0),
    .ce0(P2_V_2_ce0),
    .we0(P2_V_2_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_d0),
    .q0(P2_V_2_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P3_V_0_address0),
    .ce0(P3_V_0_ce0),
    .we0(P3_V_0_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_d0),
    .q0(P3_V_0_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P3_V_1_address0),
    .ce0(P3_V_1_ce0),
    .we0(P3_V_1_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_d0),
    .q0(P3_V_1_q0)
);

rayTriangleIntersect_P1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6320 ),
    .AddressWidth( 13 ))
P3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(P3_V_2_address0),
    .ce0(P3_V_2_ce0),
    .we0(P3_V_2_we0),
    .d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_d0),
    .q0(P3_V_2_q0)
);

rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1 grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start),
    .ap_done(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_done),
    .ap_idle(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_idle),
    .ap_ready(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_ready),
    .m_axi_dir_AWVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWVALID),
    .m_axi_dir_AWREADY(1'b0),
    .m_axi_dir_AWADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWADDR),
    .m_axi_dir_AWID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWID),
    .m_axi_dir_AWLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLEN),
    .m_axi_dir_AWSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWSIZE),
    .m_axi_dir_AWBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWBURST),
    .m_axi_dir_AWLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLOCK),
    .m_axi_dir_AWCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWCACHE),
    .m_axi_dir_AWPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWPROT),
    .m_axi_dir_AWQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWQOS),
    .m_axi_dir_AWREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWREGION),
    .m_axi_dir_AWUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWUSER),
    .m_axi_dir_WVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WVALID),
    .m_axi_dir_WREADY(1'b0),
    .m_axi_dir_WDATA(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WDATA),
    .m_axi_dir_WSTRB(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WSTRB),
    .m_axi_dir_WLAST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WLAST),
    .m_axi_dir_WID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WID),
    .m_axi_dir_WUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WUSER),
    .m_axi_dir_ARVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARVALID),
    .m_axi_dir_ARREADY(dir_ARREADY),
    .m_axi_dir_ARADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARADDR),
    .m_axi_dir_ARID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARID),
    .m_axi_dir_ARLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLEN),
    .m_axi_dir_ARSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARSIZE),
    .m_axi_dir_ARBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARBURST),
    .m_axi_dir_ARLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLOCK),
    .m_axi_dir_ARCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARCACHE),
    .m_axi_dir_ARPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARPROT),
    .m_axi_dir_ARQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARQOS),
    .m_axi_dir_ARREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARREGION),
    .m_axi_dir_ARUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARUSER),
    .m_axi_dir_RVALID(dir_RVALID),
    .m_axi_dir_RREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_RREADY),
    .m_axi_dir_RDATA(dir_RDATA),
    .m_axi_dir_RLAST(dir_RLAST),
    .m_axi_dir_RID(dir_RID),
    .m_axi_dir_RUSER(dir_RUSER),
    .m_axi_dir_RRESP(dir_RRESP),
    .m_axi_dir_BVALID(1'b0),
    .m_axi_dir_BREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_BREADY),
    .m_axi_dir_BRESP(2'd0),
    .m_axi_dir_BID(1'd0),
    .m_axi_dir_BUSER(1'd0),
    .sext_ln15(trunc_ln_reg_364),
    .r_V_2_out(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out),
    .r_V_2_out_ap_vld(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out_ap_vld),
    .r_V_out(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out),
    .r_V_out_ap_vld(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out_ap_vld),
    .r_V_5_out(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out),
    .r_V_5_out_ap_vld(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out_ap_vld)
);

rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start),
    .ap_done(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_done),
    .ap_idle(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_idle),
    .ap_ready(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_ready),
    .m_axi_P1_DRAM_AWVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWVALID),
    .m_axi_P1_DRAM_AWREADY(1'b0),
    .m_axi_P1_DRAM_AWADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWADDR),
    .m_axi_P1_DRAM_AWID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWID),
    .m_axi_P1_DRAM_AWLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLEN),
    .m_axi_P1_DRAM_AWSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWSIZE),
    .m_axi_P1_DRAM_AWBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWBURST),
    .m_axi_P1_DRAM_AWLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLOCK),
    .m_axi_P1_DRAM_AWCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWCACHE),
    .m_axi_P1_DRAM_AWPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWPROT),
    .m_axi_P1_DRAM_AWQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWQOS),
    .m_axi_P1_DRAM_AWREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWREGION),
    .m_axi_P1_DRAM_AWUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWUSER),
    .m_axi_P1_DRAM_WVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WVALID),
    .m_axi_P1_DRAM_WREADY(1'b0),
    .m_axi_P1_DRAM_WDATA(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WDATA),
    .m_axi_P1_DRAM_WSTRB(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WSTRB),
    .m_axi_P1_DRAM_WLAST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WLAST),
    .m_axi_P1_DRAM_WID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WID),
    .m_axi_P1_DRAM_WUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WUSER),
    .m_axi_P1_DRAM_ARVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARVALID),
    .m_axi_P1_DRAM_ARREADY(P1_DRAM_ARREADY),
    .m_axi_P1_DRAM_ARADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARADDR),
    .m_axi_P1_DRAM_ARID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARID),
    .m_axi_P1_DRAM_ARLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLEN),
    .m_axi_P1_DRAM_ARSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARSIZE),
    .m_axi_P1_DRAM_ARBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARBURST),
    .m_axi_P1_DRAM_ARLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLOCK),
    .m_axi_P1_DRAM_ARCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARCACHE),
    .m_axi_P1_DRAM_ARPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARPROT),
    .m_axi_P1_DRAM_ARQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARQOS),
    .m_axi_P1_DRAM_ARREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARREGION),
    .m_axi_P1_DRAM_ARUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARUSER),
    .m_axi_P1_DRAM_RVALID(P1_DRAM_RVALID),
    .m_axi_P1_DRAM_RREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_RREADY),
    .m_axi_P1_DRAM_RDATA(P1_DRAM_RDATA),
    .m_axi_P1_DRAM_RLAST(P1_DRAM_RLAST),
    .m_axi_P1_DRAM_RID(P1_DRAM_RID),
    .m_axi_P1_DRAM_RUSER(P1_DRAM_RUSER),
    .m_axi_P1_DRAM_RRESP(P1_DRAM_RRESP),
    .m_axi_P1_DRAM_BVALID(1'b0),
    .m_axi_P1_DRAM_BREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_BREADY),
    .m_axi_P1_DRAM_BRESP(2'd0),
    .m_axi_P1_DRAM_BID(1'd0),
    .m_axi_P1_DRAM_BUSER(1'd0),
    .m_axi_P2_DRAM_AWVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWVALID),
    .m_axi_P2_DRAM_AWREADY(1'b0),
    .m_axi_P2_DRAM_AWADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWADDR),
    .m_axi_P2_DRAM_AWID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWID),
    .m_axi_P2_DRAM_AWLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLEN),
    .m_axi_P2_DRAM_AWSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWSIZE),
    .m_axi_P2_DRAM_AWBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWBURST),
    .m_axi_P2_DRAM_AWLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLOCK),
    .m_axi_P2_DRAM_AWCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWCACHE),
    .m_axi_P2_DRAM_AWPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWPROT),
    .m_axi_P2_DRAM_AWQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWQOS),
    .m_axi_P2_DRAM_AWREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWREGION),
    .m_axi_P2_DRAM_AWUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWUSER),
    .m_axi_P2_DRAM_WVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WVALID),
    .m_axi_P2_DRAM_WREADY(1'b0),
    .m_axi_P2_DRAM_WDATA(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WDATA),
    .m_axi_P2_DRAM_WSTRB(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WSTRB),
    .m_axi_P2_DRAM_WLAST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WLAST),
    .m_axi_P2_DRAM_WID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WID),
    .m_axi_P2_DRAM_WUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WUSER),
    .m_axi_P2_DRAM_ARVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARVALID),
    .m_axi_P2_DRAM_ARREADY(P2_DRAM_ARREADY),
    .m_axi_P2_DRAM_ARADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARADDR),
    .m_axi_P2_DRAM_ARID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARID),
    .m_axi_P2_DRAM_ARLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLEN),
    .m_axi_P2_DRAM_ARSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARSIZE),
    .m_axi_P2_DRAM_ARBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARBURST),
    .m_axi_P2_DRAM_ARLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLOCK),
    .m_axi_P2_DRAM_ARCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARCACHE),
    .m_axi_P2_DRAM_ARPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARPROT),
    .m_axi_P2_DRAM_ARQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARQOS),
    .m_axi_P2_DRAM_ARREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARREGION),
    .m_axi_P2_DRAM_ARUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARUSER),
    .m_axi_P2_DRAM_RVALID(P2_DRAM_RVALID),
    .m_axi_P2_DRAM_RREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_RREADY),
    .m_axi_P2_DRAM_RDATA(P2_DRAM_RDATA),
    .m_axi_P2_DRAM_RLAST(P2_DRAM_RLAST),
    .m_axi_P2_DRAM_RID(P2_DRAM_RID),
    .m_axi_P2_DRAM_RUSER(P2_DRAM_RUSER),
    .m_axi_P2_DRAM_RRESP(P2_DRAM_RRESP),
    .m_axi_P2_DRAM_BVALID(1'b0),
    .m_axi_P2_DRAM_BREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_BREADY),
    .m_axi_P2_DRAM_BRESP(2'd0),
    .m_axi_P2_DRAM_BID(1'd0),
    .m_axi_P2_DRAM_BUSER(1'd0),
    .m_axi_P3_DRAM_AWVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWVALID),
    .m_axi_P3_DRAM_AWREADY(1'b0),
    .m_axi_P3_DRAM_AWADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWADDR),
    .m_axi_P3_DRAM_AWID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWID),
    .m_axi_P3_DRAM_AWLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLEN),
    .m_axi_P3_DRAM_AWSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWSIZE),
    .m_axi_P3_DRAM_AWBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWBURST),
    .m_axi_P3_DRAM_AWLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLOCK),
    .m_axi_P3_DRAM_AWCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWCACHE),
    .m_axi_P3_DRAM_AWPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWPROT),
    .m_axi_P3_DRAM_AWQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWQOS),
    .m_axi_P3_DRAM_AWREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWREGION),
    .m_axi_P3_DRAM_AWUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWUSER),
    .m_axi_P3_DRAM_WVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WVALID),
    .m_axi_P3_DRAM_WREADY(1'b0),
    .m_axi_P3_DRAM_WDATA(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WDATA),
    .m_axi_P3_DRAM_WSTRB(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WSTRB),
    .m_axi_P3_DRAM_WLAST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WLAST),
    .m_axi_P3_DRAM_WID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WID),
    .m_axi_P3_DRAM_WUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WUSER),
    .m_axi_P3_DRAM_ARVALID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARVALID),
    .m_axi_P3_DRAM_ARREADY(P3_DRAM_ARREADY),
    .m_axi_P3_DRAM_ARADDR(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARADDR),
    .m_axi_P3_DRAM_ARID(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARID),
    .m_axi_P3_DRAM_ARLEN(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLEN),
    .m_axi_P3_DRAM_ARSIZE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARSIZE),
    .m_axi_P3_DRAM_ARBURST(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARBURST),
    .m_axi_P3_DRAM_ARLOCK(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLOCK),
    .m_axi_P3_DRAM_ARCACHE(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARCACHE),
    .m_axi_P3_DRAM_ARPROT(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARPROT),
    .m_axi_P3_DRAM_ARQOS(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARQOS),
    .m_axi_P3_DRAM_ARREGION(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARREGION),
    .m_axi_P3_DRAM_ARUSER(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARUSER),
    .m_axi_P3_DRAM_RVALID(P3_DRAM_RVALID),
    .m_axi_P3_DRAM_RREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_RREADY),
    .m_axi_P3_DRAM_RDATA(P3_DRAM_RDATA),
    .m_axi_P3_DRAM_RLAST(P3_DRAM_RLAST),
    .m_axi_P3_DRAM_RID(P3_DRAM_RID),
    .m_axi_P3_DRAM_RUSER(P3_DRAM_RUSER),
    .m_axi_P3_DRAM_RRESP(P3_DRAM_RRESP),
    .m_axi_P3_DRAM_BVALID(1'b0),
    .m_axi_P3_DRAM_BREADY(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_BREADY),
    .m_axi_P3_DRAM_BRESP(2'd0),
    .m_axi_P3_DRAM_BID(1'd0),
    .m_axi_P3_DRAM_BUSER(1'd0),
    .sext_ln20_2(trunc_ln20_2_reg_382),
    .sext_ln20_1(trunc_ln20_1_reg_376),
    .sext_ln20(trunc_ln1_reg_370),
    .P1_V_0_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_address0),
    .P1_V_0_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_ce0),
    .P1_V_0_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_we0),
    .P1_V_0_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_d0),
    .P2_V_0_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_address0),
    .P2_V_0_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_ce0),
    .P2_V_0_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_we0),
    .P2_V_0_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_d0),
    .P3_V_0_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_address0),
    .P3_V_0_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_ce0),
    .P3_V_0_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_we0),
    .P3_V_0_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_d0),
    .P1_V_1_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_address0),
    .P1_V_1_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_ce0),
    .P1_V_1_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_we0),
    .P1_V_1_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_d0),
    .P2_V_1_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_address0),
    .P2_V_1_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_ce0),
    .P2_V_1_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_we0),
    .P2_V_1_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_d0),
    .P3_V_1_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_address0),
    .P3_V_1_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_ce0),
    .P3_V_1_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_we0),
    .P3_V_1_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_d0),
    .P1_V_2_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_address0),
    .P1_V_2_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_ce0),
    .P1_V_2_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_we0),
    .P1_V_2_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_d0),
    .P2_V_2_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_address0),
    .P2_V_2_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_ce0),
    .P2_V_2_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_we0),
    .P2_V_2_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_d0),
    .P3_V_2_address0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_address0),
    .P3_V_2_ce0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_ce0),
    .P3_V_2_we0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_we0),
    .P3_V_2_d0(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_d0)
);

rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start),
    .ap_done(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done),
    .ap_idle(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_idle),
    .ap_ready(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_ready),
    .sext_ln69(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out),
    .dir_V_1_068_cast(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out),
    .dir_V_21_069_cast(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out),
    .P2_V_0_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_address0),
    .P2_V_0_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_ce0),
    .P2_V_0_q0(P2_V_0_q0),
    .P1_V_0_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_address0),
    .P1_V_0_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_ce0),
    .P1_V_0_q0(P1_V_0_q0),
    .P2_V_1_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_address0),
    .P2_V_1_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_ce0),
    .P2_V_1_q0(P2_V_1_q0),
    .P1_V_1_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_address0),
    .P1_V_1_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_ce0),
    .P1_V_1_q0(P1_V_1_q0),
    .P2_V_2_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_address0),
    .P2_V_2_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_ce0),
    .P2_V_2_q0(P2_V_2_q0),
    .P1_V_2_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_address0),
    .P1_V_2_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_ce0),
    .P1_V_2_q0(P1_V_2_q0),
    .P3_V_0_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_address0),
    .P3_V_0_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_ce0),
    .P3_V_0_q0(P3_V_0_q0),
    .P3_V_1_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_address0),
    .P3_V_1_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_ce0),
    .P3_V_1_q0(P3_V_1_q0),
    .P3_V_2_address0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_address0),
    .P3_V_2_ce0(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_ce0),
    .P3_V_2_q0(P3_V_2_q0),
    .intersectIndex_BRAM_out(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out),
    .intersectIndex_BRAM_out_ap_vld(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out_ap_vld)
);

rayTriangleIntersect_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .dir_DRAM(dir_DRAM),
    .P1_DRAM_offset(P1_DRAM_offset),
    .P2_DRAM_offset(P2_DRAM_offset),
    .P3_DRAM_offset(P3_DRAM_offset),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

rayTriangleIntersect_dir_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_DIR_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_DIR_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_DIR_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_DIR_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_DIR_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_DIR_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_DIR_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_DIR_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_DIR_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_DIR_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_DIR_CACHE_VALUE ))
dir_m_axi_U(
    .AWVALID(m_axi_dir_AWVALID),
    .AWREADY(m_axi_dir_AWREADY),
    .AWADDR(m_axi_dir_AWADDR),
    .AWID(m_axi_dir_AWID),
    .AWLEN(m_axi_dir_AWLEN),
    .AWSIZE(m_axi_dir_AWSIZE),
    .AWBURST(m_axi_dir_AWBURST),
    .AWLOCK(m_axi_dir_AWLOCK),
    .AWCACHE(m_axi_dir_AWCACHE),
    .AWPROT(m_axi_dir_AWPROT),
    .AWQOS(m_axi_dir_AWQOS),
    .AWREGION(m_axi_dir_AWREGION),
    .AWUSER(m_axi_dir_AWUSER),
    .WVALID(m_axi_dir_WVALID),
    .WREADY(m_axi_dir_WREADY),
    .WDATA(m_axi_dir_WDATA),
    .WSTRB(m_axi_dir_WSTRB),
    .WLAST(m_axi_dir_WLAST),
    .WID(m_axi_dir_WID),
    .WUSER(m_axi_dir_WUSER),
    .ARVALID(m_axi_dir_ARVALID),
    .ARREADY(m_axi_dir_ARREADY),
    .ARADDR(m_axi_dir_ARADDR),
    .ARID(m_axi_dir_ARID),
    .ARLEN(m_axi_dir_ARLEN),
    .ARSIZE(m_axi_dir_ARSIZE),
    .ARBURST(m_axi_dir_ARBURST),
    .ARLOCK(m_axi_dir_ARLOCK),
    .ARCACHE(m_axi_dir_ARCACHE),
    .ARPROT(m_axi_dir_ARPROT),
    .ARQOS(m_axi_dir_ARQOS),
    .ARREGION(m_axi_dir_ARREGION),
    .ARUSER(m_axi_dir_ARUSER),
    .RVALID(m_axi_dir_RVALID),
    .RREADY(m_axi_dir_RREADY),
    .RDATA(m_axi_dir_RDATA),
    .RLAST(m_axi_dir_RLAST),
    .RID(m_axi_dir_RID),
    .RUSER(m_axi_dir_RUSER),
    .RRESP(m_axi_dir_RRESP),
    .BVALID(m_axi_dir_BVALID),
    .BREADY(m_axi_dir_BREADY),
    .BRESP(m_axi_dir_BRESP),
    .BID(m_axi_dir_BID),
    .BUSER(m_axi_dir_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(dir_ARVALID),
    .I_ARREADY(dir_ARREADY),
    .I_ARADDR(dir_ARADDR),
    .I_ARID(dir_ARID),
    .I_ARLEN(dir_ARLEN),
    .I_ARSIZE(dir_ARSIZE),
    .I_ARLOCK(dir_ARLOCK),
    .I_ARCACHE(dir_ARCACHE),
    .I_ARQOS(dir_ARQOS),
    .I_ARPROT(dir_ARPROT),
    .I_ARUSER(dir_ARUSER),
    .I_ARBURST(dir_ARBURST),
    .I_ARREGION(dir_ARREGION),
    .I_RVALID(dir_RVALID),
    .I_RREADY(dir_RREADY),
    .I_RDATA(dir_RDATA),
    .I_RID(dir_RID),
    .I_RUSER(dir_RUSER),
    .I_RRESP(dir_RRESP),
    .I_RLAST(dir_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(dir_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(dir_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(dir_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(dir_BRESP),
    .I_BID(dir_BID),
    .I_BUSER(dir_BUSER)
);

rayTriangleIntersect_P1_DRAM_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_P1_DRAM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_P1_DRAM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_P1_DRAM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_P1_DRAM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_P1_DRAM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_P1_DRAM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_P1_DRAM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_P1_DRAM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_P1_DRAM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_P1_DRAM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_P1_DRAM_CACHE_VALUE ))
P1_DRAM_m_axi_U(
    .AWVALID(m_axi_P1_DRAM_AWVALID),
    .AWREADY(m_axi_P1_DRAM_AWREADY),
    .AWADDR(m_axi_P1_DRAM_AWADDR),
    .AWID(m_axi_P1_DRAM_AWID),
    .AWLEN(m_axi_P1_DRAM_AWLEN),
    .AWSIZE(m_axi_P1_DRAM_AWSIZE),
    .AWBURST(m_axi_P1_DRAM_AWBURST),
    .AWLOCK(m_axi_P1_DRAM_AWLOCK),
    .AWCACHE(m_axi_P1_DRAM_AWCACHE),
    .AWPROT(m_axi_P1_DRAM_AWPROT),
    .AWQOS(m_axi_P1_DRAM_AWQOS),
    .AWREGION(m_axi_P1_DRAM_AWREGION),
    .AWUSER(m_axi_P1_DRAM_AWUSER),
    .WVALID(m_axi_P1_DRAM_WVALID),
    .WREADY(m_axi_P1_DRAM_WREADY),
    .WDATA(m_axi_P1_DRAM_WDATA),
    .WSTRB(m_axi_P1_DRAM_WSTRB),
    .WLAST(m_axi_P1_DRAM_WLAST),
    .WID(m_axi_P1_DRAM_WID),
    .WUSER(m_axi_P1_DRAM_WUSER),
    .ARVALID(m_axi_P1_DRAM_ARVALID),
    .ARREADY(m_axi_P1_DRAM_ARREADY),
    .ARADDR(m_axi_P1_DRAM_ARADDR),
    .ARID(m_axi_P1_DRAM_ARID),
    .ARLEN(m_axi_P1_DRAM_ARLEN),
    .ARSIZE(m_axi_P1_DRAM_ARSIZE),
    .ARBURST(m_axi_P1_DRAM_ARBURST),
    .ARLOCK(m_axi_P1_DRAM_ARLOCK),
    .ARCACHE(m_axi_P1_DRAM_ARCACHE),
    .ARPROT(m_axi_P1_DRAM_ARPROT),
    .ARQOS(m_axi_P1_DRAM_ARQOS),
    .ARREGION(m_axi_P1_DRAM_ARREGION),
    .ARUSER(m_axi_P1_DRAM_ARUSER),
    .RVALID(m_axi_P1_DRAM_RVALID),
    .RREADY(m_axi_P1_DRAM_RREADY),
    .RDATA(m_axi_P1_DRAM_RDATA),
    .RLAST(m_axi_P1_DRAM_RLAST),
    .RID(m_axi_P1_DRAM_RID),
    .RUSER(m_axi_P1_DRAM_RUSER),
    .RRESP(m_axi_P1_DRAM_RRESP),
    .BVALID(m_axi_P1_DRAM_BVALID),
    .BREADY(m_axi_P1_DRAM_BREADY),
    .BRESP(m_axi_P1_DRAM_BRESP),
    .BID(m_axi_P1_DRAM_BID),
    .BUSER(m_axi_P1_DRAM_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(P1_DRAM_ARVALID),
    .I_ARREADY(P1_DRAM_ARREADY),
    .I_ARADDR(P1_DRAM_ARADDR),
    .I_ARID(P1_DRAM_ARID),
    .I_ARLEN(P1_DRAM_ARLEN),
    .I_ARSIZE(P1_DRAM_ARSIZE),
    .I_ARLOCK(P1_DRAM_ARLOCK),
    .I_ARCACHE(P1_DRAM_ARCACHE),
    .I_ARQOS(P1_DRAM_ARQOS),
    .I_ARPROT(P1_DRAM_ARPROT),
    .I_ARUSER(P1_DRAM_ARUSER),
    .I_ARBURST(P1_DRAM_ARBURST),
    .I_ARREGION(P1_DRAM_ARREGION),
    .I_RVALID(P1_DRAM_RVALID),
    .I_RREADY(P1_DRAM_RREADY),
    .I_RDATA(P1_DRAM_RDATA),
    .I_RID(P1_DRAM_RID),
    .I_RUSER(P1_DRAM_RUSER),
    .I_RRESP(P1_DRAM_RRESP),
    .I_RLAST(P1_DRAM_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(P1_DRAM_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(P1_DRAM_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(P1_DRAM_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(P1_DRAM_BRESP),
    .I_BID(P1_DRAM_BID),
    .I_BUSER(P1_DRAM_BUSER)
);

rayTriangleIntersect_P2_DRAM_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_P2_DRAM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_P2_DRAM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_P2_DRAM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_P2_DRAM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_P2_DRAM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_P2_DRAM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_P2_DRAM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_P2_DRAM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_P2_DRAM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_P2_DRAM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_P2_DRAM_CACHE_VALUE ))
P2_DRAM_m_axi_U(
    .AWVALID(m_axi_P2_DRAM_AWVALID),
    .AWREADY(m_axi_P2_DRAM_AWREADY),
    .AWADDR(m_axi_P2_DRAM_AWADDR),
    .AWID(m_axi_P2_DRAM_AWID),
    .AWLEN(m_axi_P2_DRAM_AWLEN),
    .AWSIZE(m_axi_P2_DRAM_AWSIZE),
    .AWBURST(m_axi_P2_DRAM_AWBURST),
    .AWLOCK(m_axi_P2_DRAM_AWLOCK),
    .AWCACHE(m_axi_P2_DRAM_AWCACHE),
    .AWPROT(m_axi_P2_DRAM_AWPROT),
    .AWQOS(m_axi_P2_DRAM_AWQOS),
    .AWREGION(m_axi_P2_DRAM_AWREGION),
    .AWUSER(m_axi_P2_DRAM_AWUSER),
    .WVALID(m_axi_P2_DRAM_WVALID),
    .WREADY(m_axi_P2_DRAM_WREADY),
    .WDATA(m_axi_P2_DRAM_WDATA),
    .WSTRB(m_axi_P2_DRAM_WSTRB),
    .WLAST(m_axi_P2_DRAM_WLAST),
    .WID(m_axi_P2_DRAM_WID),
    .WUSER(m_axi_P2_DRAM_WUSER),
    .ARVALID(m_axi_P2_DRAM_ARVALID),
    .ARREADY(m_axi_P2_DRAM_ARREADY),
    .ARADDR(m_axi_P2_DRAM_ARADDR),
    .ARID(m_axi_P2_DRAM_ARID),
    .ARLEN(m_axi_P2_DRAM_ARLEN),
    .ARSIZE(m_axi_P2_DRAM_ARSIZE),
    .ARBURST(m_axi_P2_DRAM_ARBURST),
    .ARLOCK(m_axi_P2_DRAM_ARLOCK),
    .ARCACHE(m_axi_P2_DRAM_ARCACHE),
    .ARPROT(m_axi_P2_DRAM_ARPROT),
    .ARQOS(m_axi_P2_DRAM_ARQOS),
    .ARREGION(m_axi_P2_DRAM_ARREGION),
    .ARUSER(m_axi_P2_DRAM_ARUSER),
    .RVALID(m_axi_P2_DRAM_RVALID),
    .RREADY(m_axi_P2_DRAM_RREADY),
    .RDATA(m_axi_P2_DRAM_RDATA),
    .RLAST(m_axi_P2_DRAM_RLAST),
    .RID(m_axi_P2_DRAM_RID),
    .RUSER(m_axi_P2_DRAM_RUSER),
    .RRESP(m_axi_P2_DRAM_RRESP),
    .BVALID(m_axi_P2_DRAM_BVALID),
    .BREADY(m_axi_P2_DRAM_BREADY),
    .BRESP(m_axi_P2_DRAM_BRESP),
    .BID(m_axi_P2_DRAM_BID),
    .BUSER(m_axi_P2_DRAM_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(P2_DRAM_ARVALID),
    .I_ARREADY(P2_DRAM_ARREADY),
    .I_ARADDR(P2_DRAM_ARADDR),
    .I_ARID(P2_DRAM_ARID),
    .I_ARLEN(P2_DRAM_ARLEN),
    .I_ARSIZE(P2_DRAM_ARSIZE),
    .I_ARLOCK(P2_DRAM_ARLOCK),
    .I_ARCACHE(P2_DRAM_ARCACHE),
    .I_ARQOS(P2_DRAM_ARQOS),
    .I_ARPROT(P2_DRAM_ARPROT),
    .I_ARUSER(P2_DRAM_ARUSER),
    .I_ARBURST(P2_DRAM_ARBURST),
    .I_ARREGION(P2_DRAM_ARREGION),
    .I_RVALID(P2_DRAM_RVALID),
    .I_RREADY(P2_DRAM_RREADY),
    .I_RDATA(P2_DRAM_RDATA),
    .I_RID(P2_DRAM_RID),
    .I_RUSER(P2_DRAM_RUSER),
    .I_RRESP(P2_DRAM_RRESP),
    .I_RLAST(P2_DRAM_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(P2_DRAM_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(P2_DRAM_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(P2_DRAM_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(P2_DRAM_BRESP),
    .I_BID(P2_DRAM_BID),
    .I_BUSER(P2_DRAM_BUSER)
);

rayTriangleIntersect_P3_DRAM_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_P3_DRAM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_P3_DRAM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_P3_DRAM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_P3_DRAM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_P3_DRAM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_P3_DRAM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_P3_DRAM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_P3_DRAM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_P3_DRAM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_P3_DRAM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_P3_DRAM_CACHE_VALUE ))
P3_DRAM_m_axi_U(
    .AWVALID(m_axi_P3_DRAM_AWVALID),
    .AWREADY(m_axi_P3_DRAM_AWREADY),
    .AWADDR(m_axi_P3_DRAM_AWADDR),
    .AWID(m_axi_P3_DRAM_AWID),
    .AWLEN(m_axi_P3_DRAM_AWLEN),
    .AWSIZE(m_axi_P3_DRAM_AWSIZE),
    .AWBURST(m_axi_P3_DRAM_AWBURST),
    .AWLOCK(m_axi_P3_DRAM_AWLOCK),
    .AWCACHE(m_axi_P3_DRAM_AWCACHE),
    .AWPROT(m_axi_P3_DRAM_AWPROT),
    .AWQOS(m_axi_P3_DRAM_AWQOS),
    .AWREGION(m_axi_P3_DRAM_AWREGION),
    .AWUSER(m_axi_P3_DRAM_AWUSER),
    .WVALID(m_axi_P3_DRAM_WVALID),
    .WREADY(m_axi_P3_DRAM_WREADY),
    .WDATA(m_axi_P3_DRAM_WDATA),
    .WSTRB(m_axi_P3_DRAM_WSTRB),
    .WLAST(m_axi_P3_DRAM_WLAST),
    .WID(m_axi_P3_DRAM_WID),
    .WUSER(m_axi_P3_DRAM_WUSER),
    .ARVALID(m_axi_P3_DRAM_ARVALID),
    .ARREADY(m_axi_P3_DRAM_ARREADY),
    .ARADDR(m_axi_P3_DRAM_ARADDR),
    .ARID(m_axi_P3_DRAM_ARID),
    .ARLEN(m_axi_P3_DRAM_ARLEN),
    .ARSIZE(m_axi_P3_DRAM_ARSIZE),
    .ARBURST(m_axi_P3_DRAM_ARBURST),
    .ARLOCK(m_axi_P3_DRAM_ARLOCK),
    .ARCACHE(m_axi_P3_DRAM_ARCACHE),
    .ARPROT(m_axi_P3_DRAM_ARPROT),
    .ARQOS(m_axi_P3_DRAM_ARQOS),
    .ARREGION(m_axi_P3_DRAM_ARREGION),
    .ARUSER(m_axi_P3_DRAM_ARUSER),
    .RVALID(m_axi_P3_DRAM_RVALID),
    .RREADY(m_axi_P3_DRAM_RREADY),
    .RDATA(m_axi_P3_DRAM_RDATA),
    .RLAST(m_axi_P3_DRAM_RLAST),
    .RID(m_axi_P3_DRAM_RID),
    .RUSER(m_axi_P3_DRAM_RUSER),
    .RRESP(m_axi_P3_DRAM_RRESP),
    .BVALID(m_axi_P3_DRAM_BVALID),
    .BREADY(m_axi_P3_DRAM_BREADY),
    .BRESP(m_axi_P3_DRAM_BRESP),
    .BID(m_axi_P3_DRAM_BID),
    .BUSER(m_axi_P3_DRAM_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(P3_DRAM_ARVALID),
    .I_ARREADY(P3_DRAM_ARREADY),
    .I_ARADDR(P3_DRAM_ARADDR),
    .I_ARID(P3_DRAM_ARID),
    .I_ARLEN(P3_DRAM_ARLEN),
    .I_ARSIZE(P3_DRAM_ARSIZE),
    .I_ARLOCK(P3_DRAM_ARLOCK),
    .I_ARCACHE(P3_DRAM_ARCACHE),
    .I_ARQOS(P3_DRAM_ARQOS),
    .I_ARPROT(P3_DRAM_ARPROT),
    .I_ARUSER(P3_DRAM_ARUSER),
    .I_ARBURST(P3_DRAM_ARBURST),
    .I_ARREGION(P3_DRAM_ARREGION),
    .I_RVALID(P3_DRAM_RVALID),
    .I_RREADY(P3_DRAM_RREADY),
    .I_RDATA(P3_DRAM_RDATA),
    .I_RID(P3_DRAM_RID),
    .I_RUSER(P3_DRAM_RUSER),
    .I_RRESP(P3_DRAM_RRESP),
    .I_RLAST(P3_DRAM_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(P3_DRAM_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(P3_DRAM_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(P3_DRAM_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(P3_DRAM_BRESP),
    .I_BID(P3_DRAM_BID),
    .I_BUSER(P3_DRAM_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg <= 1'b1;
        end else if ((grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_ready == 1'b1)) begin
            grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg <= 1'b1;
        end else if ((grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_ready == 1'b1)) begin
            grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg <= 1'b1;
        end else if ((grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_ready == 1'b1)) begin
            grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln1_reg_370 <= {{P1_DRAM_offset[63:2]}};
        trunc_ln20_1_reg_376 <= {{P2_DRAM_offset[63:2]}};
        trunc_ln20_2_reg_382 <= {{P3_DRAM_offset[63:2]}};
        trunc_ln_reg_364 <= {{dir_DRAM[63:2]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P1_DRAM_ARADDR = sext_ln20_fu_294_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARADDR = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARADDR;
    end else begin
        P1_DRAM_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARBURST = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARBURST;
    end else begin
        P1_DRAM_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARCACHE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARCACHE;
    end else begin
        P1_DRAM_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARID;
    end else begin
        P1_DRAM_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P1_DRAM_ARLEN = 32'd18960;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARLEN = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLEN;
    end else begin
        P1_DRAM_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARLOCK = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLOCK;
    end else begin
        P1_DRAM_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARPROT = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARPROT;
    end else begin
        P1_DRAM_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARQOS = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARQOS;
    end else begin
        P1_DRAM_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARREGION = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARREGION;
    end else begin
        P1_DRAM_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARSIZE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARSIZE;
    end else begin
        P1_DRAM_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARUSER = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARUSER;
    end else begin
        P1_DRAM_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P1_DRAM_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_ARVALID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARVALID;
    end else begin
        P1_DRAM_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P1_DRAM_RREADY = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_RREADY;
    end else begin
        P1_DRAM_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        P1_DRAM_blk_n_AR = m_axi_P1_DRAM_ARREADY;
    end else begin
        P1_DRAM_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P1_V_0_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_0_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_address0;
    end else begin
        P1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P1_V_0_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_0_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_ce0;
    end else begin
        P1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_0_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_we0;
    end else begin
        P1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P1_V_1_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_1_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_address0;
    end else begin
        P1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P1_V_1_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_1_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_ce0;
    end else begin
        P1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_1_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_we0;
    end else begin
        P1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P1_V_2_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_2_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_address0;
    end else begin
        P1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P1_V_2_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_2_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_ce0;
    end else begin
        P1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P1_V_2_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_we0;
    end else begin
        P1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P2_DRAM_ARADDR = sext_ln20_1_fu_304_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARADDR = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARADDR;
    end else begin
        P2_DRAM_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARBURST = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARBURST;
    end else begin
        P2_DRAM_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARCACHE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARCACHE;
    end else begin
        P2_DRAM_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARID;
    end else begin
        P2_DRAM_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P2_DRAM_ARLEN = 32'd18960;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARLEN = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLEN;
    end else begin
        P2_DRAM_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARLOCK = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLOCK;
    end else begin
        P2_DRAM_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARPROT = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARPROT;
    end else begin
        P2_DRAM_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARQOS = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARQOS;
    end else begin
        P2_DRAM_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARREGION = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARREGION;
    end else begin
        P2_DRAM_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARSIZE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARSIZE;
    end else begin
        P2_DRAM_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARUSER = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARUSER;
    end else begin
        P2_DRAM_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P2_DRAM_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_ARVALID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARVALID;
    end else begin
        P2_DRAM_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P2_DRAM_RREADY = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_RREADY;
    end else begin
        P2_DRAM_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        P2_DRAM_blk_n_AR = m_axi_P2_DRAM_ARREADY;
    end else begin
        P2_DRAM_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P2_V_0_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_0_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_address0;
    end else begin
        P2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P2_V_0_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_0_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_ce0;
    end else begin
        P2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_0_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_we0;
    end else begin
        P2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P2_V_1_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_1_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_address0;
    end else begin
        P2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P2_V_1_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_1_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_ce0;
    end else begin
        P2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_1_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_we0;
    end else begin
        P2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P2_V_2_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_2_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_address0;
    end else begin
        P2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P2_V_2_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_2_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_ce0;
    end else begin
        P2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P2_V_2_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_we0;
    end else begin
        P2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P3_DRAM_ARADDR = sext_ln20_2_fu_314_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARADDR = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARADDR;
    end else begin
        P3_DRAM_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARBURST = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARBURST;
    end else begin
        P3_DRAM_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARCACHE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARCACHE;
    end else begin
        P3_DRAM_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARID;
    end else begin
        P3_DRAM_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P3_DRAM_ARLEN = 32'd18960;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARLEN = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLEN;
    end else begin
        P3_DRAM_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARLOCK = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLOCK;
    end else begin
        P3_DRAM_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARPROT = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARPROT;
    end else begin
        P3_DRAM_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARQOS = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARQOS;
    end else begin
        P3_DRAM_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARREGION = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARREGION;
    end else begin
        P3_DRAM_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARSIZE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARSIZE;
    end else begin
        P3_DRAM_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARUSER = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARUSER;
    end else begin
        P3_DRAM_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        P3_DRAM_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_ARVALID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARVALID;
    end else begin
        P3_DRAM_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        P3_DRAM_RREADY = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_RREADY;
    end else begin
        P3_DRAM_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        P3_DRAM_blk_n_AR = m_axi_P3_DRAM_ARREADY;
    end else begin
        P3_DRAM_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P3_V_0_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_0_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_address0;
    end else begin
        P3_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P3_V_0_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_0_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_ce0;
    end else begin
        P3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_0_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_we0;
    end else begin
        P3_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P3_V_1_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_1_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_address0;
    end else begin
        P3_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P3_V_1_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_1_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_ce0;
    end else begin
        P3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_1_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_we0;
    end else begin
        P3_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P3_V_2_address0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_2_address0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_address0;
    end else begin
        P3_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        P3_V_2_ce0 = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_2_ce0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_ce0;
    end else begin
        P3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        P3_V_2_we0 = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_we0;
    end else begin
        P3_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_io)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        dir_ARADDR = sext_ln15_fu_284_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARADDR = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARADDR;
    end else begin
        dir_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARBURST = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARBURST;
    end else begin
        dir_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARCACHE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARCACHE;
    end else begin
        dir_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARID;
    end else begin
        dir_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        dir_ARLEN = 32'd3;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARLEN = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLEN;
    end else begin
        dir_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARLOCK = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLOCK;
    end else begin
        dir_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARPROT = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARPROT;
    end else begin
        dir_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARQOS = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARQOS;
    end else begin
        dir_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARREGION = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARREGION;
    end else begin
        dir_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARSIZE = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARSIZE;
    end else begin
        dir_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARUSER = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARUSER;
    end else begin
        dir_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        dir_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_ARVALID = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARVALID;
    end else begin
        dir_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        dir_RREADY = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_RREADY;
    end else begin
        dir_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dir_blk_n_AR = m_axi_dir_ARREADY;
    end else begin
        dir_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        intersectIndex_ap_vld = 1'b1;
    end else begin
        intersectIndex_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_done == 1'b0) | (grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((dir_ARREADY == 1'b0) | (1'b0 == P3_DRAM_ARREADY) | (1'b0 == P2_DRAM_ARREADY) | (1'b0 == P1_DRAM_ARREADY));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg;

assign grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg;

assign grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start = grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg;

assign intersectIndex = grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out;

assign sext_ln15_fu_284_p1 = $signed(trunc_ln_reg_364);

assign sext_ln20_1_fu_304_p1 = $signed(trunc_ln20_1_reg_376);

assign sext_ln20_2_fu_314_p1 = $signed(trunc_ln20_2_reg_382);

assign sext_ln20_fu_294_p1 = $signed(trunc_ln1_reg_370);

endmodule //rayTriangleIntersect
