Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\rasool\IUT\t4\FPGA\HWs\HW4\HW4_project\Q1.v" into library work
Parsing module <Correlation>.
Parsing module <Winner>.
Parsing module <Decision>.
Parsing module <Top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_module>.

Elaborating module <Correlation(N=32)>.

Elaborating module <Winner(N=32)>.

Elaborating module <Decision>.
WARNING:HDLCompiler:413 - "E:\rasool\IUT\t4\FPGA\HWs\HW4\HW4_project\Q1.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_module>.
    Related source file is "E:\rasool\IUT\t4\FPGA\HWs\HW4\HW4_project\Q1.v".
        N = 32
    Summary:
	no macro.
Unit <Top_module> synthesized.

Synthesizing Unit <Correlation>.
    Related source file is "E:\rasool\IUT\t4\FPGA\HWs\HW4\HW4_project\Q1.v".
        N = 32
    Found 35-bit register for signal <Out_2>.
    Found 35-bit register for signal <Out_1>.
    Found 2-bit adder for signal <n0330[1:0]> created at line 30.
    Found 3-bit adder for signal <n0333[2:0]> created at line 30.
    Found 4-bit adder for signal <n0336[3:0]> created at line 30.
    Found 5-bit adder for signal <n0339[4:0]> created at line 30.
    Found 6-bit adder for signal <n0342[5:0]> created at line 30.
    Found 7-bit adder for signal <n0345[6:0]> created at line 30.
    Found 8-bit adder for signal <n0348[7:0]> created at line 30.
    Found 9-bit adder for signal <n0351[8:0]> created at line 30.
    Found 10-bit adder for signal <n0354[9:0]> created at line 30.
    Found 11-bit adder for signal <n0357[10:0]> created at line 30.
    Found 12-bit adder for signal <n0360[11:0]> created at line 30.
    Found 13-bit adder for signal <n0363[12:0]> created at line 30.
    Found 14-bit adder for signal <n0366[13:0]> created at line 30.
    Found 15-bit adder for signal <n0369[14:0]> created at line 30.
    Found 16-bit adder for signal <n0372[15:0]> created at line 30.
    Found 17-bit adder for signal <n0375[16:0]> created at line 30.
    Found 18-bit adder for signal <n0378[17:0]> created at line 30.
    Found 19-bit adder for signal <n0381[18:0]> created at line 30.
    Found 20-bit adder for signal <n0384[19:0]> created at line 30.
    Found 21-bit adder for signal <n0387[20:0]> created at line 30.
    Found 22-bit adder for signal <n0390[21:0]> created at line 30.
    Found 23-bit adder for signal <n0393[22:0]> created at line 30.
    Found 24-bit adder for signal <n0396[23:0]> created at line 30.
    Found 25-bit adder for signal <n0399[24:0]> created at line 30.
    Found 26-bit adder for signal <n0402[25:0]> created at line 30.
    Found 27-bit adder for signal <n0405[26:0]> created at line 30.
    Found 28-bit adder for signal <n0408[27:0]> created at line 30.
    Found 29-bit adder for signal <n0411[28:0]> created at line 30.
    Found 30-bit adder for signal <n0414[29:0]> created at line 30.
    Found 31-bit adder for signal <n0417[30:0]> created at line 30.
    Found 32-bit adder for signal <n0420[31:0]> created at line 30.
    Found 35-bit adder for signal <Out_1[34]_GND_2_o_add_66_OUT> created at line 40.
    Found 2-bit adder for signal <n0426[1:0]> created at line 30.
    Found 3-bit adder for signal <n0429[2:0]> created at line 30.
    Found 4-bit adder for signal <n0432[3:0]> created at line 30.
    Found 5-bit adder for signal <n0435[4:0]> created at line 30.
    Found 6-bit adder for signal <n0438[5:0]> created at line 30.
    Found 7-bit adder for signal <n0441[6:0]> created at line 30.
    Found 8-bit adder for signal <n0444[7:0]> created at line 30.
    Found 9-bit adder for signal <n0447[8:0]> created at line 30.
    Found 10-bit adder for signal <n0450[9:0]> created at line 30.
    Found 11-bit adder for signal <n0453[10:0]> created at line 30.
    Found 12-bit adder for signal <n0456[11:0]> created at line 30.
    Found 13-bit adder for signal <n0459[12:0]> created at line 30.
    Found 14-bit adder for signal <n0462[13:0]> created at line 30.
    Found 15-bit adder for signal <n0465[14:0]> created at line 30.
    Found 16-bit adder for signal <n0468[15:0]> created at line 30.
    Found 17-bit adder for signal <n0471[16:0]> created at line 30.
    Found 18-bit adder for signal <n0474[17:0]> created at line 30.
    Found 19-bit adder for signal <n0477[18:0]> created at line 30.
    Found 20-bit adder for signal <n0480[19:0]> created at line 30.
    Found 21-bit adder for signal <n0483[20:0]> created at line 30.
    Found 22-bit adder for signal <n0486[21:0]> created at line 30.
    Found 23-bit adder for signal <n0489[22:0]> created at line 30.
    Found 24-bit adder for signal <n0492[23:0]> created at line 30.
    Found 25-bit adder for signal <n0495[24:0]> created at line 30.
    Found 26-bit adder for signal <n0498[25:0]> created at line 30.
    Found 27-bit adder for signal <n0501[26:0]> created at line 30.
    Found 28-bit adder for signal <n0504[27:0]> created at line 30.
    Found 29-bit adder for signal <n0507[28:0]> created at line 30.
    Found 30-bit adder for signal <n0510[29:0]> created at line 30.
    Found 31-bit adder for signal <n0513[30:0]> created at line 30.
    Found 32-bit adder for signal <n0516[31:0]> created at line 30.
    Found 35-bit adder for signal <Out_2[34]_GND_2_o_add_130_OUT> created at line 41.
    Found 32-bit comparator equal for signal <Second_Num[31]_Target_Num[31]_equal_1_o> created at line 20
    Found 32-bit comparator equal for signal <First_Num[31]_Target_Num[31]_equal_2_o> created at line 20
    Found 1-bit comparator equal for signal <First_Num[0]_Target_Num[0]_equal_4_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[1]_Target_Num[1]_equal_5_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[2]_Target_Num[2]_equal_7_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[3]_Target_Num[3]_equal_9_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[4]_Target_Num[4]_equal_11_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[5]_Target_Num[5]_equal_13_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[6]_Target_Num[6]_equal_15_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[7]_Target_Num[7]_equal_17_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[8]_Target_Num[8]_equal_19_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[9]_Target_Num[9]_equal_21_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[10]_Target_Num[10]_equal_23_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[11]_Target_Num[11]_equal_25_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[12]_Target_Num[12]_equal_27_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[13]_Target_Num[13]_equal_29_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[14]_Target_Num[14]_equal_31_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[15]_Target_Num[15]_equal_33_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[16]_Target_Num[16]_equal_35_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[17]_Target_Num[17]_equal_37_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[18]_Target_Num[18]_equal_39_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[19]_Target_Num[19]_equal_41_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[20]_Target_Num[20]_equal_43_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[21]_Target_Num[21]_equal_45_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[22]_Target_Num[22]_equal_47_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[23]_Target_Num[23]_equal_49_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[24]_Target_Num[24]_equal_51_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[25]_Target_Num[25]_equal_53_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[26]_Target_Num[26]_equal_55_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[27]_Target_Num[27]_equal_57_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[28]_Target_Num[28]_equal_59_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[29]_Target_Num[29]_equal_61_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[30]_Target_Num[30]_equal_63_o> created at line 30
    Found 1-bit comparator equal for signal <First_Num[31]_Target_Num[31]_equal_65_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[0]_Target_Num[0]_equal_68_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[1]_Target_Num[1]_equal_69_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[2]_Target_Num[2]_equal_71_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[3]_Target_Num[3]_equal_73_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[4]_Target_Num[4]_equal_75_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[5]_Target_Num[5]_equal_77_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[6]_Target_Num[6]_equal_79_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[7]_Target_Num[7]_equal_81_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[8]_Target_Num[8]_equal_83_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[9]_Target_Num[9]_equal_85_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[10]_Target_Num[10]_equal_87_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[11]_Target_Num[11]_equal_89_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[12]_Target_Num[12]_equal_91_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[13]_Target_Num[13]_equal_93_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[14]_Target_Num[14]_equal_95_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[15]_Target_Num[15]_equal_97_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[16]_Target_Num[16]_equal_99_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[17]_Target_Num[17]_equal_101_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[18]_Target_Num[18]_equal_103_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[19]_Target_Num[19]_equal_105_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[20]_Target_Num[20]_equal_107_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[21]_Target_Num[21]_equal_109_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[22]_Target_Num[22]_equal_111_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[23]_Target_Num[23]_equal_113_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[24]_Target_Num[24]_equal_115_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[25]_Target_Num[25]_equal_117_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[26]_Target_Num[26]_equal_119_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[27]_Target_Num[27]_equal_121_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[28]_Target_Num[28]_equal_123_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[29]_Target_Num[29]_equal_125_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[30]_Target_Num[30]_equal_127_o> created at line 30
    Found 1-bit comparator equal for signal <Second_Num[31]_Target_Num[31]_equal_129_o> created at line 30
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred  66 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Correlation> synthesized.

Synthesizing Unit <Winner>.
    Related source file is "E:\rasool\IUT\t4\FPGA\HWs\HW4\HW4_project\Q1.v".
        N = 32
    Found 35-bit comparator lessequal for signal <n0000> created at line 55
    Found 35-bit comparator lessequal for signal <n0002> created at line 55
    Summary:
	inferred   2 Comparator(s).
Unit <Winner> synthesized.

Synthesizing Unit <Decision>.
    Related source file is "E:\rasool\IUT\t4\FPGA\HWs\HW4\HW4_project\Q1.v".
    Found 4-bit register for signal <counter>.
    Found 2-bit register for signal <Result>.
    Found 4-bit adder for signal <counter[3]_GND_4_o_add_2_OUT> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Decision> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 65
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 3-bit adder                                           : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 35-bit adder                                          : 2
 4-bit adder                                           : 3
 5-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 4
 2-bit register                                        : 1
 35-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 68
 1-bit comparator equal                                : 64
 32-bit comparator equal                               : 2
 35-bit comparator lessequal                           : 2
# Multiplexers                                         : 2
 2-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Correlation>.
The following registers are absorbed into accumulator <Out_1>: 1 register on signal <Out_1>.
The following registers are absorbed into accumulator <Out_2>: 1 register on signal <Out_2>.
	The following adders/subtractors are grouped into adder tree <Madd_n0417[30:0]_Madd1> :
 	<Madd_n0333[2:0]_Madd> in block <Correlation>, 	<Madd_n0339[4:0]_Madd> in block <Correlation>, 	<Madd_n0345[6:0]_Madd> in block <Correlation>, 	<Madd_n0351[8:0]_Madd> in block <Correlation>, 	<Madd_n0357[10:0]_Madd> in block <Correlation>, 	<Madd_n0363[12:0]_Madd> in block <Correlation>, 	<Madd_n0369[14:0]_Madd> in block <Correlation>, 	<Madd_n0375[16:0]_Madd> in block <Correlation>, 	<Madd_n0381[18:0]_Madd> in block <Correlation>, 	<Madd_n0387[20:0]_Madd> in block <Correlation>, 	<Madd_n0393[22:0]_Madd> in block <Correlation>, 	<Madd_n0399[24:0]_Madd> in block <Correlation>, 	<Madd_n0405[26:0]_Madd> in block <Correlation>, 	<Madd_n0411[28:0]_Madd> in block <Correlation>, 	<Madd_n0417[30:0]_Madd> in block <Correlation>.
	The following adders/subtractors are grouped into adder tree <Madd_n0513[30:0]_Madd1> :
 	<Madd_n0429[2:0]_Madd> in block <Correlation>, 	<Madd_n0435[4:0]_Madd> in block <Correlation>, 	<Madd_n0441[6:0]_Madd> in block <Correlation>, 	<Madd_n0447[8:0]_Madd> in block <Correlation>, 	<Madd_n0453[10:0]_Madd> in block <Correlation>, 	<Madd_n0459[12:0]_Madd> in block <Correlation>, 	<Madd_n0465[14:0]_Madd> in block <Correlation>, 	<Madd_n0471[16:0]_Madd> in block <Correlation>, 	<Madd_n0477[18:0]_Madd> in block <Correlation>, 	<Madd_n0483[20:0]_Madd> in block <Correlation>, 	<Madd_n0489[22:0]_Madd> in block <Correlation>, 	<Madd_n0495[24:0]_Madd> in block <Correlation>, 	<Madd_n0501[26:0]_Madd> in block <Correlation>, 	<Madd_n0507[28:0]_Madd> in block <Correlation>, 	<Madd_n0513[30:0]_Madd> in block <Correlation>.
Unit <Correlation> synthesized (advanced).

Synthesizing (advanced) Unit <Decision>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Decision> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adder Trees                                          : 2
 31-bit / 16-inputs adder tree                         : 2
# Counters                                             : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 2
 35-bit up accumulator cin                             : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 68
 1-bit comparator equal                                : 64
 32-bit comparator equal                               : 2
 35-bit comparator lessequal                           : 2
# Multiplexers                                         : 1
 2-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_module> ...

Optimizing unit <Correlation> ...

Optimizing unit <Decision> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_module, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 499
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 60
#      LUT2                        : 45
#      LUT3                        : 2
#      LUT4                        : 85
#      LUT5                        : 3
#      LUT6                        : 101
#      MUXCY                       : 130
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 76
#      FDC                         : 70
#      FDCE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 97
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  18224     0%  
 Number of Slice LUTs:                  297  out of   9112     3%  
    Number used as Logic:               297  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    299
   Number with an unused Flip Flop:     223  out of    299    74%  
   Number with an unused LUT:             2  out of    299     0%  
   Number of fully used LUT-FF pairs:    74  out of    299    24%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    232    43%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.254ns (Maximum Frequency: 307.281MHz)
   Minimum input arrival time before clock: 11.776ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 3.254ns (frequency: 307.281MHz)
  Total number of paths / destination ports: 1890 / 82
-------------------------------------------------------------------------
Delay:               3.254ns (Levels of Logic = 2)
  Source:            decision/counter_2 (FF)
  Destination:       decision/Result_1 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: decision/counter_2 to decision/Result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.879  decision/counter_2 (decision/counter_2)
     LUT3:I0->O            1   0.205   0.580  decision/_n0037_inv_SW0 (N10)
     LUT6:I5->O            2   0.205   0.616  decision/_n0037_inv (decision/_n0037_inv)
     FDCE:CE                   0.322          decision/Result_0
    ----------------------------------------
    Total                      3.254ns (1.179ns logic, 2.075ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 185408 / 154
-------------------------------------------------------------------------
Offset:              11.776ns (Levels of Logic = 41)
  Source:            Target_Num<2> (PAD)
  Destination:       correlation/Out_2_34 (FF)
  Destination Clock: Clock rising

  Data Path: Target_Num<2> to correlation/Out_2_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   1.089  Target_Num_2_IBUF (Target_Num_2_IBUF)
     LUT6:I1->O            2   0.203   0.981  correlation/ADDERTREE_INTERNAL_Madd15_cy<0>11 (correlation/ADDERTREE_INTERNAL_Madd15_cy<0>)
     LUT6:I0->O            2   0.203   0.981  correlation/ADDERTREE_INTERNAL_Madd17_lut<1>1 (correlation/ADDERTREE_INTERNAL_Madd17_lut<1>)
     LUT6:I0->O            3   0.203   1.015  correlation/ADDERTREE_INTERNAL_Madd17_xor<1>11 (correlation/ADDERTREE_INTERNAL_Madd_1101)
     LUT6:I0->O            2   0.203   0.981  correlation/ADDERTREE_INTERNAL_Madd21_lut<1>1 (correlation/ADDERTREE_INTERNAL_Madd21_lut<1>)
     LUT6:I0->O            3   0.203   0.995  correlation/ADDERTREE_INTERNAL_Madd21_xor<1>11 (correlation/ADDERTREE_INTERNAL_Madd_1105)
     LUT5:I0->O            3   0.203   0.879  correlation/ADDERTREE_INTERNAL_Madd29_lut<1>1 (correlation/ADDERTREE_INTERNAL_Madd29_lut<1>)
     LUT6:I3->O            2   0.205   0.981  correlation/ADDERTREE_INTERNAL_Madd29_cy<2>1 (correlation/ADDERTREE_INTERNAL_Madd29_cy<2>)
     LUT6:I0->O            1   0.203   0.000  correlation/Maccum_Out_2_lut<3> (correlation/Maccum_Out_2_lut<3>)
     MUXCY:S->O            1   0.172   0.000  correlation/Maccum_Out_2_cy<3> (correlation/Maccum_Out_2_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<4> (correlation/Maccum_Out_2_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<5> (correlation/Maccum_Out_2_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<6> (correlation/Maccum_Out_2_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<7> (correlation/Maccum_Out_2_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<8> (correlation/Maccum_Out_2_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<9> (correlation/Maccum_Out_2_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<10> (correlation/Maccum_Out_2_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<11> (correlation/Maccum_Out_2_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<12> (correlation/Maccum_Out_2_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<13> (correlation/Maccum_Out_2_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<14> (correlation/Maccum_Out_2_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<15> (correlation/Maccum_Out_2_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<16> (correlation/Maccum_Out_2_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<17> (correlation/Maccum_Out_2_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<18> (correlation/Maccum_Out_2_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<19> (correlation/Maccum_Out_2_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<20> (correlation/Maccum_Out_2_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<21> (correlation/Maccum_Out_2_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<22> (correlation/Maccum_Out_2_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<23> (correlation/Maccum_Out_2_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<24> (correlation/Maccum_Out_2_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<25> (correlation/Maccum_Out_2_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<26> (correlation/Maccum_Out_2_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<27> (correlation/Maccum_Out_2_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<28> (correlation/Maccum_Out_2_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<29> (correlation/Maccum_Out_2_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<30> (correlation/Maccum_Out_2_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<31> (correlation/Maccum_Out_2_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  correlation/Maccum_Out_2_cy<32> (correlation/Maccum_Out_2_cy<32>)
     MUXCY:CI->O           0   0.019   0.000  correlation/Maccum_Out_2_cy<33> (correlation/Maccum_Out_2_cy<33>)
     XORCY:CI->O           1   0.180   0.000  correlation/Maccum_Out_2_xor<34> (correlation/Result<34>)
     FDC:D                     0.102          correlation/Out_2_34
    ----------------------------------------
    Total                     11.776ns (3.872ns logic, 7.904ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            decision/Result_1 (FF)
  Destination:       Result<1> (PAD)
  Source Clock:      Clock rising

  Data Path: decision/Result_1 to Result<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  decision/Result_1 (decision/Result_1)
     OBUF:I->O                 2.571          Result_1_OBUF (Result<1>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    3.254|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.37 secs
 
--> 

Total memory usage is 4502036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

