Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Jan 28 23:09:56 2022
| Host         : angelo-desktop running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sdcard_interface_timing_summary_routed.rpt -pb sdcard_interface_timing_summary_routed.pb -rpx sdcard_interface_timing_summary_routed.rpx -warn_on_violation
| Design       : sdcard_interface
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.579        0.000                      0                 1897        0.086        0.000                      0                 1897       40.410        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        73.579        0.000                      0                 1897        0.086        0.000                      0                 1897       40.410        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.579ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_320_383_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 2.134ns (23.523%)  route 6.938ns (76.477%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 r  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          1.013     8.086    m0/state_d0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.357     8.443 f  m0/rd_data_q[7]_i_3/O
                         net (fo=15, routed)          1.248     9.691    m0/rd_data_q[7]_i_3_n_0
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.352    10.043 r  m0/rd_data_q[3]_i_1/O
                         net (fo=5, routed)           1.166    11.208    m0/rd_data[3]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354    11.562 r  m0/array_reg_reg_0_63_3_5_i_1/O
                         net (fo=16, routed)          2.669    14.231    m1/m4/array_reg_reg_320_383_3_5/DIA
    SLICE_X32Y18         RAMD64E                                      r  m1/m4/array_reg_reg_320_383_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.439    88.117    m1/m4/array_reg_reg_320_383_3_5/WCLK
    SLICE_X32Y18         RAMD64E                                      r  m1/m4/array_reg_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.259    88.376    
                         clock uncertainty           -0.035    88.341    
    SLICE_X32Y18         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.531    87.810    m1/m4/array_reg_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         87.810    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 73.579    

Slack (MET) :             73.620ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_640_703_6_7/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.005ns (21.736%)  route 7.219ns (78.264%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 f  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          0.778     7.851    m0/state_d0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.329     8.180 r  m0/counter_q[9]_i_7/O
                         net (fo=17, routed)          0.872     9.052    m0/counter_q[9]_i_7_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.176 f  m0/wr_data_q[7]_i_8/O
                         net (fo=8, routed)           1.203    10.379    m0/wr_data_q[7]_i_8_n_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.154    10.533 f  m0/wr_data_q[7]_i_6/O
                         net (fo=2, routed)           0.694    11.228    m0/wr_data_q[7]_i_6_n_0
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.327    11.555 r  m0/array_reg_reg_0_63_6_7_i_2/O
                         net (fo=16, routed)          2.829    14.383    m1/m4/array_reg_reg_640_703_6_7/DIB
    SLICE_X28Y19         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437    88.115    m1/m4/array_reg_reg_640_703_6_7/WCLK
    SLICE_X28Y19         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_6_7/RAMB/CLK
                         clock pessimism              0.259    88.374    
                         clock uncertainty           -0.035    88.339    
    SLICE_X28Y19         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    88.004    m1/m4/array_reg_reg_640_703_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                 73.620    

Slack (MET) :             73.703ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.134ns (23.852%)  route 6.813ns (76.148%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 r  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          1.013     8.086    m0/state_d0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.357     8.443 f  m0/rd_data_q[7]_i_3/O
                         net (fo=15, routed)          1.248     9.691    m0/rd_data_q[7]_i_3_n_0
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.352    10.043 r  m0/rd_data_q[3]_i_1/O
                         net (fo=5, routed)           1.166    11.208    m0/rd_data[3]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354    11.562 r  m0/array_reg_reg_0_63_3_5_i_1/O
                         net (fo=16, routed)          2.543    14.106    m1/m4/array_reg_reg_0_63_3_5/DIA
    SLICE_X32Y19         RAMD64E                                      r  m1/m4/array_reg_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.438    88.116    m1/m4/array_reg_reg_0_63_3_5/WCLK
    SLICE_X32Y19         RAMD64E                                      r  m1/m4/array_reg_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.259    88.375    
                         clock uncertainty           -0.035    88.340    
    SLICE_X32Y19         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.531    87.809    m1/m4/array_reg_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         87.809    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                 73.703    

Slack (MET) :             73.711ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_256_319_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 2.134ns (23.878%)  route 6.803ns (76.122%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 r  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          1.013     8.086    m0/state_d0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.357     8.443 f  m0/rd_data_q[7]_i_3/O
                         net (fo=15, routed)          1.248     9.691    m0/rd_data_q[7]_i_3_n_0
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.352    10.043 r  m0/rd_data_q[3]_i_1/O
                         net (fo=5, routed)           1.166    11.208    m0/rd_data[3]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354    11.562 r  m0/array_reg_reg_0_63_3_5_i_1/O
                         net (fo=16, routed)          2.534    14.096    m1/m4/array_reg_reg_256_319_3_5/DIA
    SLICE_X28Y20         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437    88.115    m1/m4/array_reg_reg_256_319_3_5/WCLK
    SLICE_X28Y20         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_3_5/RAMA/CLK
                         clock pessimism              0.259    88.374    
                         clock uncertainty           -0.035    88.339    
    SLICE_X28Y20         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.531    87.808    m1/m4/array_reg_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         87.808    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                 73.711    

Slack (MET) :             73.722ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_448_511_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 2.134ns (23.902%)  route 6.794ns (76.098%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 r  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          1.013     8.086    m0/state_d0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.357     8.443 f  m0/rd_data_q[7]_i_3/O
                         net (fo=15, routed)          1.248     9.691    m0/rd_data_q[7]_i_3_n_0
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.352    10.043 r  m0/rd_data_q[3]_i_1/O
                         net (fo=5, routed)           1.166    11.208    m0/rd_data[3]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354    11.562 r  m0/array_reg_reg_0_63_3_5_i_1/O
                         net (fo=16, routed)          2.525    14.087    m1/m4/array_reg_reg_448_511_3_5/DIA
    SLICE_X32Y20         RAMD64E                                      r  m1/m4/array_reg_reg_448_511_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.438    88.116    m1/m4/array_reg_reg_448_511_3_5/WCLK
    SLICE_X32Y20         RAMD64E                                      r  m1/m4/array_reg_reg_448_511_3_5/RAMA/CLK
                         clock pessimism              0.259    88.375    
                         clock uncertainty           -0.035    88.340    
    SLICE_X32Y20         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.531    87.809    m1/m4/array_reg_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         87.809    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 73.722    

Slack (MET) :             73.761ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_640_703_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 1.772ns (19.520%)  route 7.306ns (80.480%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 f  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          0.778     7.851    m0/state_d0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.329     8.180 r  m0/counter_q[9]_i_7/O
                         net (fo=17, routed)          0.872     9.052    m0/counter_q[9]_i_7_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.176 f  m0/wr_data_q[7]_i_8/O
                         net (fo=8, routed)           1.196    10.372    m0/wr_data_q[7]_i_8_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  m0/wr_data_q[1]_i_2/O
                         net (fo=2, routed)           0.812    11.308    m0/wr_data_q[1]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.432 r  m0/array_reg_reg_0_63_0_2_i_2/O
                         net (fo=16, routed)          2.805    14.237    m1/m4/array_reg_reg_640_703_0_2/DIB
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.431    88.109    m1/m4/array_reg_reg_640_703_0_2/WCLK
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMB/CLK
                         clock pessimism              0.259    88.368    
                         clock uncertainty           -0.035    88.333    
    SLICE_X26Y24         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    87.998    m1/m4/array_reg_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         87.998    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                 73.761    

Slack (MET) :             73.785ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_320_383_6_7/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.005ns (22.129%)  route 7.055ns (77.871%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 f  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          0.778     7.851    m0/state_d0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.329     8.180 r  m0/counter_q[9]_i_7/O
                         net (fo=17, routed)          0.872     9.052    m0/counter_q[9]_i_7_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.176 f  m0/wr_data_q[7]_i_8/O
                         net (fo=8, routed)           1.203    10.379    m0/wr_data_q[7]_i_8_n_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.154    10.533 f  m0/wr_data_q[7]_i_6/O
                         net (fo=2, routed)           0.694    11.228    m0/wr_data_q[7]_i_6_n_0
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.327    11.555 r  m0/array_reg_reg_0_63_6_7_i_2/O
                         net (fo=16, routed)          2.665    14.219    m1/m4/array_reg_reg_320_383_6_7/DIB
    SLICE_X30Y18         RAMD64E                                      r  m1/m4/array_reg_reg_320_383_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.438    88.116    m1/m4/array_reg_reg_320_383_6_7/WCLK
    SLICE_X30Y18         RAMD64E                                      r  m1/m4/array_reg_reg_320_383_6_7/RAMB/CLK
                         clock pessimism              0.259    88.375    
                         clock uncertainty           -0.035    88.340    
    SLICE_X30Y18         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    88.005    m1/m4/array_reg_reg_320_383_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 73.785    

Slack (MET) :             73.873ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_384_447_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 2.134ns (24.325%)  route 6.639ns (75.675%))
  Logic Levels:           5  (CARRY4=1 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 r  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          1.013     8.086    m0/state_d0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.357     8.443 f  m0/rd_data_q[7]_i_3/O
                         net (fo=15, routed)          1.248     9.691    m0/rd_data_q[7]_i_3_n_0
    SLICE_X30Y42         LUT4 (Prop_lut4_I0_O)        0.352    10.043 r  m0/rd_data_q[3]_i_1/O
                         net (fo=5, routed)           1.166    11.208    m0/rd_data[3]
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.354    11.562 r  m0/array_reg_reg_0_63_3_5_i_1/O
                         net (fo=16, routed)          2.369    13.932    m1/m4/array_reg_reg_384_447_3_5/DIA
    SLICE_X28Y22         RAMD64E                                      r  m1/m4/array_reg_reg_384_447_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.434    88.112    m1/m4/array_reg_reg_384_447_3_5/WCLK
    SLICE_X28Y22         RAMD64E                                      r  m1/m4/array_reg_reg_384_447_3_5/RAMA/CLK
                         clock pessimism              0.259    88.371    
                         clock uncertainty           -0.035    88.336    
    SLICE_X28Y22         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.531    87.805    m1/m4/array_reg_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         87.805    
                         arrival time                         -13.932    
  -------------------------------------------------------------------
                         slack                                 73.873    

Slack (MET) :             73.909ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_704_767_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 1.772ns (19.839%)  route 7.160ns (80.161%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 f  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          0.778     7.851    m0/state_d0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.329     8.180 r  m0/counter_q[9]_i_7/O
                         net (fo=17, routed)          0.872     9.052    m0/counter_q[9]_i_7_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.176 f  m0/wr_data_q[7]_i_8/O
                         net (fo=8, routed)           1.196    10.372    m0/wr_data_q[7]_i_8_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  m0/wr_data_q[1]_i_2/O
                         net (fo=2, routed)           0.812    11.308    m0/wr_data_q[1]_i_2_n_0
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.432 r  m0/array_reg_reg_0_63_0_2_i_2/O
                         net (fo=16, routed)          2.659    14.091    m1/m4/array_reg_reg_704_767_0_2/DIB
    SLICE_X28Y23         RAMD64E                                      r  m1/m4/array_reg_reg_704_767_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.433    88.111    m1/m4/array_reg_reg_704_767_0_2/WCLK
    SLICE_X28Y23         RAMD64E                                      r  m1/m4/array_reg_reg_704_767_0_2/RAMB/CLK
                         clock pessimism              0.259    88.370    
                         clock uncertainty           -0.035    88.335    
    SLICE_X28Y23         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    88.000    m1/m4/array_reg_reg_704_767_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         88.000    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                 73.909    

Slack (MET) :             73.942ns  (required time - arrival time)
  Source:                 clk_div_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_960_1023_6_7/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.005ns (22.522%)  route 6.897ns (77.478%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  clk_div_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk_div_q_reg/Q
                         net (fo=8, routed)           0.842     6.457    m0/clk_div_q
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.581 r  m0/state_d0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.581    m0/state_d0_carry_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     7.072 f  m0/state_d0_carry/CO[1]
                         net (fo=11, routed)          0.778     7.851    m0/state_d0
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.329     8.180 r  m0/counter_q[9]_i_7/O
                         net (fo=17, routed)          0.872     9.052    m0/counter_q[9]_i_7_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.176 f  m0/wr_data_q[7]_i_8/O
                         net (fo=8, routed)           1.203    10.379    m0/wr_data_q[7]_i_8_n_0
    SLICE_X35Y39         LUT4 (Prop_lut4_I0_O)        0.154    10.533 f  m0/wr_data_q[7]_i_6/O
                         net (fo=2, routed)           0.694    11.228    m0/wr_data_q[7]_i_6_n_0
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.327    11.555 r  m0/array_reg_reg_0_63_6_7_i_2/O
                         net (fo=16, routed)          2.507    14.061    m1/m4/array_reg_reg_960_1023_6_7/DIB
    SLICE_X26Y19         RAMD64E                                      r  m1/m4/array_reg_reg_960_1023_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437    88.115    m1/m4/array_reg_reg_960_1023_6_7/WCLK
    SLICE_X26Y19         RAMD64E                                      r  m1/m4/array_reg_reg_960_1023_6_7/RAMB/CLK
                         clock pessimism              0.259    88.374    
                         clock uncertainty           -0.035    88.339    
    SLICE_X26Y19         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335    88.004    m1/m4/array_reg_reg_960_1023_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                 73.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_640_703_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.552%)  route 0.267ns (65.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y23         FDCE                                         r  m1/m4/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[0]/Q
                         net (fo=249, routed)         0.267     1.850    m1/m4/array_reg_reg_640_703_0_2/ADDRD0
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_640_703_0_2/WCLK
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X26Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.764    m1/m4/array_reg_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_640_703_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.552%)  route 0.267ns (65.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y23         FDCE                                         r  m1/m4/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[0]/Q
                         net (fo=249, routed)         0.267     1.850    m1/m4/array_reg_reg_640_703_0_2/ADDRD0
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_640_703_0_2/WCLK
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X26Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.764    m1/m4/array_reg_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_640_703_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.552%)  route 0.267ns (65.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y23         FDCE                                         r  m1/m4/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[0]/Q
                         net (fo=249, routed)         0.267     1.850    m1/m4/array_reg_reg_640_703_0_2/ADDRD0
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_640_703_0_2/WCLK
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMC/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X26Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.764    m1/m4/array_reg_reg_640_703_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_640_703_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.552%)  route 0.267ns (65.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y23         FDCE                                         r  m1/m4/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[0]/Q
                         net (fo=249, routed)         0.267     1.850    m1/m4/array_reg_reg_640_703_0_2/ADDRD0
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_640_703_0_2/WCLK
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMD/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X26Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.764    m1/m4/array_reg_reg_640_703_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_256_319_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.194%)  route 0.284ns (66.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y26         FDCE                                         r  m1/m4/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[1]/Q
                         net (fo=248, routed)         0.284     1.867    m1/m4/array_reg_reg_256_319_6_7/ADDRD1
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_256_319_6_7/WCLK
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X28Y25         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.763    m1/m4/array_reg_reg_256_319_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_256_319_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.194%)  route 0.284ns (66.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y26         FDCE                                         r  m1/m4/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[1]/Q
                         net (fo=248, routed)         0.284     1.867    m1/m4/array_reg_reg_256_319_6_7/ADDRD1
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_256_319_6_7/WCLK
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMB/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X28Y25         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.763    m1/m4/array_reg_reg_256_319_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_256_319_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.194%)  route 0.284ns (66.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y26         FDCE                                         r  m1/m4/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[1]/Q
                         net (fo=248, routed)         0.284     1.867    m1/m4/array_reg_reg_256_319_6_7/ADDRD1
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_256_319_6_7/WCLK
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMC/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X28Y25         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.763    m1/m4/array_reg_reg_256_319_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_256_319_6_7/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.194%)  route 0.284ns (66.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y26         FDCE                                         r  m1/m4/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[1]/Q
                         net (fo=248, routed)         0.284     1.867    m1/m4/array_reg_reg_256_319_6_7/ADDRD1
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_256_319_6_7/WCLK
    SLICE_X28Y25         RAMD64E                                      r  m1/m4/array_reg_reg_256_319_6_7/RAMD/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X28Y25         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.763    m1/m4/array_reg_reg_256_319_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_576_639_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.064%)  route 0.239ns (62.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y26         FDCE                                         r  m1/m4/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[2]/Q
                         net (fo=247, routed)         0.239     1.822    m1/m4/array_reg_reg_576_639_0_2/ADDRD2
    SLICE_X26Y25         RAMD64E                                      r  m1/m4/array_reg_reg_576_639_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_576_639_0_2/WCLK
    SLICE_X26Y25         RAMD64E                                      r  m1/m4/array_reg_reg_576_639_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.708    m1/m4/array_reg_reg_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 m1/m4/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            m1/m4/array_reg_reg_576_639_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.064%)  route 0.239ns (62.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.552     1.442    m1/m4/clk_IBUF_BUFG
    SLICE_X27Y26         FDCE                                         r  m1/m4/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  m1/m4/wr_ptr_reg[2]/Q
                         net (fo=247, routed)         0.239     1.822    m1/m4/array_reg_reg_576_639_0_2/ADDRD2
    SLICE_X26Y25         RAMD64E                                      r  m1/m4/array_reg_reg_576_639_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.818     1.952    m1/m4/array_reg_reg_576_639_0_2/WCLK
    SLICE_X26Y25         RAMD64E                                      r  m1/m4/array_reg_reg_576_639_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X26Y25         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.708    m1/m4/array_reg_reg_576_639_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X35Y39   addr_counter_q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X36Y41   addr_counter_q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X36Y41   addr_counter_q_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X36Y41   addr_counter_q_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X36Y42   addr_counter_q_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X35Y43   addr_counter_q_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X36Y42   addr_counter_q_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X35Y39   addr_counter_q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         83.330      82.330     SLICE_X35Y39   addr_counter_q_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X32Y19   m1/m4/array_reg_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         41.670      40.420     SLICE_X32Y19   m1/m4/array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y20   m1/m4/array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X32Y19   m1/m4/array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         41.660      40.410     SLICE_X32Y19   m1/m4/array_reg_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 5.343ns (50.313%)  route 5.277ns (49.687%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=4, routed)           3.101    46.226    clk_IBUF
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.152    46.378 f  led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.176    48.554    led0_r_OBUF
    F2                   OBUF (Prop_obuf_I_O)         3.726    52.280 f  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    52.280    led0_r
    F2                                                                f  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.550ns  (logic 5.118ns (48.516%)  route 5.432ns (51.484%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=4, routed)           3.094    46.219    clk_IBUF
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    46.343 f  led0_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.338    48.681    led0_b_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.529    52.210 f  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    52.210    led0_b
    F1                                                                f  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 5.137ns (49.317%)  route 5.279ns (50.683%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=4, routed)           3.101    46.226    clk_IBUF
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.124    46.350 f  led0_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.179    48.528    led0_g_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.548    52.076 f  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    52.076    led0_g
    D3                                                                f  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_nCS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 4.109ns (54.112%)  route 3.485ns (45.888%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.568     5.095    clk_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.551 f  state_q_reg[1]/Q
                         net (fo=63, routed)          1.815     7.366    m0/Q[1]
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.490 r  m0/SD_nCS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     9.160    SD_nCS_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.529    12.689 r  SD_nCS_OBUF_inst/O
                         net (fo=0)                   0.000    12.689    SD_nCS
    B3                                                                r  SD_nCS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/m3/tx_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 3.972ns (54.890%)  route 3.264ns (45.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.549     5.076    m1/m3/clk_IBUF_BUFG
    SLICE_X24Y22         FDCE                                         r  m1/m3/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  m1/m3/tx_reg_reg/Q
                         net (fo=1, routed)           3.264     8.796    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.312 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.312    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/wr_data_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 4.174ns (60.492%)  route 2.726ns (39.508%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.630     5.157    m0/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  m0/wr_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.518     5.675 r  m0/wr_data_q_reg[7]/Q
                         net (fo=1, routed)           0.844     6.519    m0/p_0_in
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.643 r  m0/SD_MOSI_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.882     8.525    SD_MOSI_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.532    12.057 r  SD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    12.057    SD_MOSI
    A3                                                                r  SD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/sclk_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_DCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 3.991ns (69.667%)  route 1.738ns (30.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.632     5.159    m0/clk_IBUF_BUFG
    SLICE_X39Y40         FDCE                                         r  m0/sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  m0/sclk_q_reg/Q
                         net (fo=2, routed)           1.738     7.353    SD_DCLK_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.535    10.888 r  SD_DCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.888    SD_DCLK
    B4                                                                r  SD_DCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.527ns (48.175%)  route 1.642ns (51.825%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.042     1.275    clk_IBUF
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.320 r  led0_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.601     1.921    led0_g_OBUF
    D3                   OBUF (Prop_obuf_I_O)         1.249     3.169 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.169    led0_g
    D3                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.564ns (48.942%)  route 1.632ns (51.058%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.042     1.275    clk_IBUF
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.044     1.319 r  led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.590     1.909    led0_r_OBUF
    F2                   OBUF (Prop_obuf_I_O)         1.287     3.196 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.196    led0_r
    F2                                                                r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.508ns (46.990%)  route 1.702ns (53.010%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.041     1.274    clk_IBUF
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.319 r  led0_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.661     1.980    led0_b_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.230     3.210 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.210    led0_b
    F1                                                                r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/sclk_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_DCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.377ns (78.431%)  route 0.379ns (21.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.592     1.482    m0/clk_IBUF_BUFG
    SLICE_X39Y40         FDCE                                         r  m0/sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  m0/sclk_q_reg/Q
                         net (fo=2, routed)           0.379     2.001    SD_DCLK_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.236     3.237 r  SD_DCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.237    SD_DCLK
    B4                                                                r  SD_DCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/cs_n_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_nCS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.416ns (74.178%)  route 0.493ns (25.822%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.592     1.482    m0/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  m0/cs_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  m0/cs_n_q_reg/Q
                         net (fo=2, routed)           0.169     1.792    m0/cs_n_q_reg_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  m0/SD_nCS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.324     2.161    SD_nCS_OBUF
    B3                   OBUF (Prop_obuf_I_O)         1.230     3.391 r  SD_nCS_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    SD_nCS
    B3                                                                r  SD_nCS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/wr_data_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.442ns (67.379%)  route 0.698ns (32.621%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.591     1.481    m0/clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  m0/wr_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  m0/wr_data_q_reg[7]/Q
                         net (fo=1, routed)           0.279     1.924    m0/p_0_in
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.969 r  m0/SD_MOSI_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.419     2.388    SD_MOSI_OBUF
    A3                   OBUF (Prop_obuf_I_O)         1.233     3.620 r  SD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.620    SD_MOSI
    A3                                                                r  SD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/m3/tx_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.358ns (53.948%)  route 1.159ns (46.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.554     1.444    m1/m3/clk_IBUF_BUFG
    SLICE_X24Y22         FDCE                                         r  m1/m3/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  m1/m3/tx_reg_reg/Q
                         net (fo=1, routed)           1.159     2.744    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     3.961 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.961    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           343 Endpoints
Min Delay           343 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_576_639_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.223ns  (logic 1.726ns (23.893%)  route 5.497ns (76.107%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          2.575     7.223    m1/m4/array_reg_reg_576_639_0_2/DIA
    SLICE_X26Y25         RAMD64E                                      r  m1/m4/array_reg_reg_576_639_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.431     4.779    m1/m4/array_reg_reg_576_639_0_2/WCLK
    SLICE_X26Y25         RAMD64E                                      r  m1/m4/array_reg_reg_576_639_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_512_575_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.022ns  (logic 1.726ns (24.575%)  route 5.296ns (75.425%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          2.375     7.022    m1/m4/array_reg_reg_512_575_0_2/DIA
    SLICE_X26Y23         RAMD64E                                      r  m1/m4/array_reg_reg_512_575_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.433     4.781    m1/m4/array_reg_reg_512_575_0_2/WCLK
    SLICE_X26Y23         RAMD64E                                      r  m1/m4/array_reg_reg_512_575_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_960_1023_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.871ns  (logic 1.726ns (25.116%)  route 5.145ns (74.884%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          2.224     6.871    m1/m4/array_reg_reg_960_1023_0_2/DIA
    SLICE_X26Y21         RAMD64E                                      r  m1/m4/array_reg_reg_960_1023_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.436     4.784    m1/m4/array_reg_reg_960_1023_0_2/WCLK
    SLICE_X26Y21         RAMD64E                                      r  m1/m4/array_reg_reg_960_1023_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_448_511_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.733ns  (logic 1.726ns (25.630%)  route 5.007ns (74.370%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          2.086     6.733    m1/m4/array_reg_reg_448_511_0_2/DIA
    SLICE_X32Y21         RAMD64E                                      r  m1/m4/array_reg_reg_448_511_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437     4.785    m1/m4/array_reg_reg_448_511_0_2/WCLK
    SLICE_X32Y21         RAMD64E                                      r  m1/m4/array_reg_reg_448_511_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.700ns  (logic 1.726ns (25.755%)  route 4.975ns (74.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          2.053     6.700    m1/m4/array_reg_reg_320_383_0_2/DIA
    SLICE_X30Y19         RAMD64E                                      r  m1/m4/array_reg_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.437     4.785    m1/m4/array_reg_reg_320_383_0_2/WCLK
    SLICE_X30Y19         RAMD64E                                      r  m1/m4/array_reg_reg_320_383_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 1.726ns (26.218%)  route 4.856ns (73.782%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          1.935     6.582    m1/m4/array_reg_reg_192_255_0_2/DIA
    SLICE_X32Y22         RAMD64E                                      r  m1/m4/array_reg_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.435     4.783    m1/m4/array_reg_reg_192_255_0_2/WCLK
    SLICE_X32Y22         RAMD64E                                      r  m1/m4/array_reg_reg_192_255_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_896_959_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.458ns  (logic 1.726ns (26.722%)  route 4.732ns (73.278%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          1.811     6.458    m1/m4/array_reg_reg_896_959_0_2/DIA
    SLICE_X28Y24         RAMD64E                                      r  m1/m4/array_reg_reg_896_959_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.431     4.779    m1/m4/array_reg_reg_896_959_0_2/WCLK
    SLICE_X28Y24         RAMD64E                                      r  m1/m4/array_reg_reg_896_959_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.726ns (26.957%)  route 4.676ns (73.043%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          1.754     6.402    m1/m4/array_reg_reg_640_703_0_2/DIA
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.431     4.779    m1/m4/array_reg_reg_640_703_0_2/WCLK
    SLICE_X26Y24         RAMD64E                                      r  m1/m4/array_reg_reg_640_703_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            m1/m4/array_reg_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.396ns  (logic 1.726ns (26.981%)  route 4.670ns (73.019%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           1.015     4.523    m0/rd_data[0]
    SLICE_X32Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  m0/array_reg_reg_0_63_0_2_i_1/O
                         net (fo=16, routed)          1.749     6.396    m1/m4/array_reg_reg_128_191_0_2/DIA
    SLICE_X30Y21         RAMD64E                                      r  m1/m4/array_reg_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.436     4.784    m1/m4/array_reg_reg_128_191_0_2/WCLK
    SLICE_X30Y21         RAMD64E                                      r  m1/m4/array_reg_reg_128_191_0_2/RAMA/CLK

Slack:                    inf
  Source:                 SD_MISO
                            (input port)
  Destination:            cmd_counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.352ns  (logic 2.204ns (34.693%)  route 4.148ns (65.307%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SD_MISO (IN)
                         net (fo=0)                   0.000     0.000    SD_MISO
    A4                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SD_MISO_IBUF_inst/O
                         net (fo=3, routed)           1.906     3.384    m0/SD_MISO_IBUF
    SLICE_X31Y42         LUT4 (Prop_lut4_I1_O)        0.124     3.508 r  m0/rd_data_q[0]_i_1/O
                         net (fo=6, routed)           0.705     4.213    m0/rd_data[0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124     4.337 f  m0/cmd_counter_q[0]_i_9/O
                         net (fo=5, routed)           0.851     5.189    m0/cmd_counter_q[0]_i_9_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.150     5.339 r  m0/cmd_counter_q[1]_i_2/O
                         net (fo=1, routed)           0.685     6.024    m0/cmd_counter_q[1]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.328     6.352 r  m0/cmd_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.352    m0_n_4
    SLICE_X31Y43         FDCE                                         r  cmd_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         1.448     4.796    clk_IBUF_BUFG
    SLICE_X31Y43         FDCE                                         r  cmd_counter_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/count_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.232ns (33.770%)  route 0.454ns (66.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.454     0.686    m0/rst_IBUF
    SLICE_X39Y39         FDCE                                         f  m0/count_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.862     1.996    m0/clk_IBUF_BUFG
    SLICE_X39Y39         FDCE                                         r  m0/count_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/count_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.232ns (33.770%)  route 0.454ns (66.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.454     0.686    m0/rst_IBUF
    SLICE_X39Y39         FDCE                                         f  m0/count_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.862     1.996    m0/clk_IBUF_BUFG
    SLICE_X39Y39         FDCE                                         r  m0/count_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/count_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.232ns (33.557%)  route 0.459ns (66.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.459     0.690    m0/rst_IBUF
    SLICE_X38Y39         FDCE                                         f  m0/count_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.862     1.996    m0/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  m0/count_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/count_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.232ns (33.557%)  route 0.459ns (66.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.459     0.690    m0/rst_IBUF
    SLICE_X38Y39         FDCE                                         f  m0/count_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.862     1.996    m0/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  m0/count_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/count_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.232ns (33.557%)  route 0.459ns (66.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.459     0.690    m0/rst_IBUF
    SLICE_X38Y39         FDCE                                         f  m0/count_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.862     1.996    m0/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  m0/count_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/clk_ctr_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.232ns (32.340%)  route 0.485ns (67.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.485     0.716    m0/rst_IBUF
    SLICE_X39Y41         FDCE                                         f  m0/clk_ctr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.863     1.997    m0/clk_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  m0/clk_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/clk_ctr_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.232ns (32.340%)  route 0.485ns (67.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.485     0.716    m0/rst_IBUF
    SLICE_X39Y41         FDCE                                         f  m0/clk_ctr_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.863     1.997    m0/clk_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  m0/clk_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/clk_ctr_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.232ns (32.340%)  route 0.485ns (67.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.485     0.716    m0/rst_IBUF
    SLICE_X39Y41         FDCE                                         f  m0/clk_ctr_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.863     1.997    m0/clk_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  m0/clk_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/clk_ctr_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.232ns (32.340%)  route 0.485ns (67.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.485     0.716    m0/rst_IBUF
    SLICE_X39Y41         FDCE                                         f  m0/clk_ctr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.863     1.997    m0/clk_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  m0/clk_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m0/FSM_onehot_state_q_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.232ns (32.144%)  route 0.489ns (67.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_IBUF_inst/O
                         net (fo=234, routed)         0.489     0.720    m0/rst_IBUF
    SLICE_X38Y41         FDPE                                         f  m0/FSM_onehot_state_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=426, routed)         0.863     1.997    m0/clk_IBUF_BUFG
    SLICE_X38Y41         FDPE                                         r  m0/FSM_onehot_state_q_reg[0]/C





