Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 16 15:39:42 2023
| Host         : DESKTOP-5V7D9OL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             225 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+----------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | monopulse1/eqOp   |                      |                1 |              2 |
|  clk_IBUF_BUFG |                   | inst_IF/IF_ID_reg[0] |                2 |              6 |
|  clk_IBUF_BUFG | monopulse1/p_0_in |                      |                4 |             16 |
|  clk_IBUF_BUFG | monopulse1/E[0]   | monopulse2/SR[0]     |               10 |             24 |
|  clk_IBUF_BUFG | monopulse1/p_1_in |                      |                6 |             48 |
|  clk_IBUF_BUFG |                   |                      |               65 |            243 |
+----------------+-------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 6      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


