// Seed: 1053085971
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wand id_5,
    input wire id_6,
    output wire id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    input tri0 id_13,
    output tri0 module_1
    , id_22,
    input wand id_15,
    input uwire id_16,
    output supply1 id_17,
    output tri0 id_18,
    output tri1 id_19,
    input uwire id_20
);
  wire id_23;
  module_0(
      id_23, id_22
  );
  wire id_24;
  xnor (
      id_17,
      id_6,
      id_9,
      id_1,
      id_2,
      id_11,
      id_20,
      id_16,
      id_5,
      id_8,
      id_0,
      id_22,
      id_12,
      id_13,
      id_23,
      id_15,
      id_3
  );
  wire id_25;
endmodule
