Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar 26 07:46:26 2023
| Host         : DESKTOP-M50IQ3R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LFSR8_timing_summary_routed.rpt -pb LFSR8_timing_summary_routed.pb -rpx LFSR8_timing_summary_routed.rpx -warn_on_violation
| Design       : LFSR8
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Currstate_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.967ns  (logic 3.101ns (62.440%)  route 1.865ns (37.560%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  Currstate_reg[7]_lopt_replica/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Currstate_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.865     2.383    Currstate_reg[7]_lopt_replica_1
    V5                   OBUF (Prop_obuf_I_O)         2.583     4.967 r  output[7]_INST_0/O
                         net (fo=0)                   0.000     4.967    output[7]
    V5                                                                r  output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.803ns  (logic 3.106ns (64.675%)  route 1.697ns (35.325%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  Currstate_reg[2]_lopt_replica/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Currstate_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.697     2.215    Currstate_reg[2]_lopt_replica_1
    W7                   OBUF (Prop_obuf_I_O)         2.588     4.803 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     4.803    output[2]
    W7                                                                r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.777ns  (logic 3.105ns (65.007%)  route 1.672ns (34.993%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  Currstate_reg[6]_lopt_replica/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Currstate_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.672     2.190    Currstate_reg[6]_lopt_replica_1
    V4                   OBUF (Prop_obuf_I_O)         2.587     4.777 r  output[6]_INST_0/O
                         net (fo=0)                   0.000     4.777    output[6]
    V4                                                                r  output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.772ns  (logic 3.103ns (65.026%)  route 1.669ns (34.974%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  Currstate_reg[3]_lopt_replica/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Currstate_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.669     2.187    Currstate_reg[3]_lopt_replica_1
    V7                   OBUF (Prop_obuf_I_O)         2.585     4.772 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     4.772    output[3]
    V7                                                                r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.743ns  (logic 3.054ns (64.395%)  route 1.689ns (35.605%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE                         0.000     0.000 r  Currstate_reg[0]_lopt_replica/C
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Currstate_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.689     2.145    Currstate_reg[0]_lopt_replica_1
    W5                   OBUF (Prop_obuf_I_O)         2.598     4.743 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     4.743    output[0]
    W5                                                                r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 3.036ns (64.145%)  route 1.697ns (35.855%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  Currstate_reg[5]_lopt_replica/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Currstate_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.697     2.153    Currstate_reg[5]_lopt_replica_1
    U6                   OBUF (Prop_obuf_I_O)         2.580     4.732 r  output[5]_INST_0/O
                         net (fo=0)                   0.000     4.732    output[5]
    U6                                                                r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.646ns  (logic 3.116ns (67.077%)  route 1.530ns (32.923%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  Currstate_reg[1]_lopt_replica/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Currstate_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.530     2.048    Currstate_reg[1]_lopt_replica_1
    W6                   OBUF (Prop_obuf_I_O)         2.598     4.646 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     4.646    output[1]
    W6                                                                r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.565ns  (logic 3.036ns (66.495%)  route 1.530ns (33.505%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  Currstate_reg[4]_lopt_replica/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Currstate_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.530     1.986    Currstate_reg[4]_lopt_replica_1
    U5                   OBUF (Prop_obuf_I_O)         2.580     4.565 r  output[4]_INST_0/O
                         net (fo=0)                   0.000     4.565    output[4]
    U5                                                                r  output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 0.642ns (27.632%)  route 1.681ns (72.368%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  Currstate_reg[2]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Currstate_reg[2]/Q
                         net (fo=3, routed)           1.134     1.652    output_OBUF[2]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.124     1.776 r  Currstate[7]_i_1/O
                         net (fo=2, routed)           0.547     2.323    Nextstate[7]
    SLICE_X0Y5           FDCE                                         r  Currstate_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 0.642ns (27.632%)  route 1.681ns (72.368%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  Currstate_reg[2]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Currstate_reg[2]/Q
                         net (fo=3, routed)           1.134     1.652    output_OBUF[2]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.124     1.776 r  Currstate[7]_i_1/O
                         net (fo=2, routed)           0.547     2.323    Nextstate[7]
    SLICE_X0Y5           FDCE                                         r  Currstate_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Currstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  Currstate_reg[1]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Currstate_reg[1]/Q
                         net (fo=2, routed)           0.116     0.257    output_OBUF[1]
    SLICE_X1Y2           FDPE                                         r  Currstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  Currstate_reg[5]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Currstate_reg[5]/Q
                         net (fo=2, routed)           0.126     0.267    output_OBUF[5]
    SLICE_X0Y3           FDCE                                         r  Currstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  Currstate_reg[3]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Currstate_reg[3]/Q
                         net (fo=3, routed)           0.112     0.276    output_OBUF[3]
    SLICE_X0Y2           FDCE                                         r  Currstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (54.024%)  route 0.140ns (45.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  Currstate_reg[4]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Currstate_reg[4]/Q
                         net (fo=3, routed)           0.140     0.304    output_OBUF[4]
    SLICE_X0Y2           FDCE                                         r  Currstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  Currstate_reg[1]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Currstate_reg[1]/Q
                         net (fo=2, routed)           0.176     0.317    output_OBUF[1]
    SLICE_X1Y2           FDPE                                         r  Currstate_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  Currstate_reg[6]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Currstate_reg[6]/Q
                         net (fo=2, routed)           0.179     0.343    output_OBUF[6]
    SLICE_X1Y5           FDCE                                         r  Currstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.793%)  route 0.179ns (52.207%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  Currstate_reg[6]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Currstate_reg[6]/Q
                         net (fo=2, routed)           0.179     0.343    output_OBUF[6]
    SLICE_X1Y5           FDCE                                         r  Currstate_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.160%)  route 0.184ns (52.840%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  Currstate_reg[3]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Currstate_reg[3]/Q
                         net (fo=3, routed)           0.184     0.348    output_OBUF[3]
    SLICE_X0Y2           FDCE                                         r  Currstate_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.164ns (45.075%)  route 0.200ns (54.925%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  Currstate_reg[4]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Currstate_reg[4]/Q
                         net (fo=3, routed)           0.200     0.364    output_OBUF[4]
    SLICE_X0Y3           FDCE                                         r  Currstate_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Currstate_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Currstate_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.494%)  route 0.235ns (62.506%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  Currstate_reg[5]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Currstate_reg[5]/Q
                         net (fo=2, routed)           0.235     0.376    output_OBUF[5]
    SLICE_X1Y5           FDCE                                         r  Currstate_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





